#ifndef BCM56960_A0_ENUM_H
#define BCM56960_A0_ENUM_H
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * Copyright: (c) 2018 Broadcom. All Rights Reserved. "Broadcom" refers to 
 * Broadcom Limited and/or its subsidiaries.
 * 
 * Broadcom Switch Software License
 * 
 * This license governs the use of the accompanying Broadcom software. Your 
 * use of the software indicates your acceptance of the terms and conditions 
 * of this license. If you do not agree to the terms and conditions of this 
 * license, do not use the software.
 * 1. Definitions
 *    "Licensor" means any person or entity that distributes its Work.
 *    "Software" means the original work of authorship made available under 
 *    this license.
 *    "Work" means the Software and any additions to or derivative works of 
 *    the Software that are made available under this license.
 *    The terms "reproduce," "reproduction," "derivative works," and 
 *    "distribution" have the meaning as provided under U.S. copyright law.
 *    Works, including the Software, are "made available" under this license 
 *    by including in or with the Work either (a) a copyright notice 
 *    referencing the applicability of this license to the Work, or (b) a copy 
 *    of this license.
 * 2. Grant of Copyright License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    copyright license to reproduce, prepare derivative works of, publicly 
 *    display, publicly perform, sublicense and distribute its Work and any 
 *    resulting derivative works in any form.
 * 3. Grant of Patent License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    patent license to make, have made, use, offer to sell, sell, import, and 
 *    otherwise transfer its Work, in whole or in part. This patent license 
 *    applies only to the patent claims licensable by Licensor that would be 
 *    infringed by Licensor's Work (or portion thereof) individually and 
 *    excluding any combinations with any other materials or technology.
 *    If you institute patent litigation against any Licensor (including a 
 *    cross-claim or counterclaim in a lawsuit) to enforce any patents that 
 *    you allege are infringed by any Work, then your patent license from such 
 *    Licensor to the Work shall terminate as of the date such litigation is 
 *    filed.
 * 4. Redistribution
 *    You may reproduce or distribute the Work only if (a) you do so under 
 *    this License, (b) you include a complete copy of this License with your 
 *    distribution, and (c) you retain without modification any copyright, 
 *    patent, trademark, or attribution notices that are present in the Work.
 * 5. Derivative Works
 *    You may specify that additional or different terms apply to the use, 
 *    reproduction, and distribution of your derivative works of the Work 
 *    ("Your Terms") only if (a) Your Terms provide that the limitations of 
 *    Section 7 apply to your derivative works, and (b) you identify the 
 *    specific derivative works that are subject to Your Terms. 
 *    Notwithstanding Your Terms, this license (including the redistribution 
 *    requirements in Section 4) will continue to apply to the Work itself.
 * 6. Trademarks
 *    This license does not grant any rights to use any Licensor's or its 
 *    affiliates' names, logos, or trademarks, except as necessary to 
 *    reproduce the notices described in this license.
 * 7. Limitations
 *    Platform. The Work and any derivative works thereof may only be used, or 
 *    intended for use, with a Broadcom switch integrated circuit.
 *    No Reverse Engineering. You will not use the Work to disassemble, 
 *    reverse engineer, decompile, or attempt to ascertain the underlying 
 *    technology of a Broadcom switch integrated circuit.
 * 8. Termination
 *    If you violate any term of this license, then your rights under this 
 *    license (including the license grants of Sections 2 and 3) will 
 *    terminate immediately.
 * 9. Disclaimer of Warranty
 *    THE WORK IS PROVIDED "AS IS" WITHOUT WARRANTIES OR CONDITIONS OF ANY 
 *    KIND, EITHER EXPRESS OR IMPLIED, INCLUDING WARRANTIES OR CONDITIONS OF 
 *    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE OR 
 *    NON-INFRINGEMENT. YOU BEAR THE RISK OF UNDERTAKING ANY ACTIVITIES UNDER 
 *    THIS LICENSE. SOME STATES' CONSUMER LAWS DO NOT ALLOW EXCLUSION OF AN 
 *    IMPLIED WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO YOU.
 * 10. Limitation of Liability
 *    EXCEPT AS PROHIBITED BY APPLICABLE LAW, IN NO EVENT AND UNDER NO LEGAL 
 *    THEORY, WHETHER IN TORT (INCLUDING NEGLIGENCE), CONTRACT, OR OTHERWISE 
 *    SHALL ANY LICENSOR BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY DIRECT, 
 *    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF 
 *    OR RELATED TO THIS LICENSE, THE USE OR INABILITY TO USE THE WORK 
 *    (INCLUDING BUT NOT LIMITED TO LOSS OF GOODWILL, BUSINESS INTERRUPTION, 
 *    LOST PROFITS OR DATA, COMPUTER FAILURE OR MALFUNCTION, OR ANY OTHER 
 *    COMMERCIAL DAMAGES OR LOSSES), EVEN IF THE LICENSOR HAS BEEN ADVISED OF 
 *    THE POSSIBILITY OF SUCH DAMAGES.
 * 
 * 
 *
 * Enum definitions for the BCM56960_A0.
 */



typedef enum bcm56960_a0_enum_e {
    AGM_MONITOR_TABLEm,
    ALTERNATE_EMIRROR_BITMAPm,
    ASF_CREDIT_THRESH_HIr,
    ASF_EPORT_CFGr,
    ASF_IPORT_CFGr,
    AUX_ARB_CONTROLr,
    AUX_L2_BULK_CONTROLr,
    AVS_CTRLr,
    AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr,
    AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr,
    AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr,
    AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr,
    AVS_REG_HW_MNTR_AVS_SPAREr,
    AVS_REG_HW_MNTR_AVS_SPARE_0r,
    AVS_REG_HW_MNTR_AVS_SPARE_1r,
    AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r,
    AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r,
    AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr,
    AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r,
    AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r,
    AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr,
    AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1r,
    AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_2r,
    AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr,
    AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_2r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_3r,
    AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_4r,
    AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr,
    AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_1r,
    AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_2r,
    AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr,
    AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr,
    AVS_REG_HW_MNTR_SEQUENCER_INITr,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_2r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_3r,
    AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_4r,
    AVS_REG_HW_MNTR_SW_CONTROLSr,
    AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr,
    AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr,
    AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr,
    AVS_REG_MISC_CONTROL_0r,
    AVS_REG_MISC_CONTROL_1r,
    AVS_REG_MISC_CONTROL_2r,
    AVS_REG_MISC_CONTROL_3r,
    AVS_REG_MISC_STATUSr,
    AVS_REG_MISC_STATUS_0r,
    AVS_REG_MISC_STATUS_1r,
    AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr,
    AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr,
    AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr,
    AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr,
    AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr,
    AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr,
    AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr,
    AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr,
    AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr,
    AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr,
    AVS_REG_PMB_SLAVE_BPCM_CONTROLr,
    AVS_REG_PMB_SLAVE_BPCM_IDr,
    AVS_REG_PMB_SLAVE_BPCM_STATUSr,
    AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr,
    AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr,
    AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr,
    AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr,
    AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr,
    AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr,
    AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr,
    AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr,
    AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r,
    AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r,
    AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr,
    AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r,
    AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r,
    AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_2r,
    AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_3r,
    AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_4r,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr,
    AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr,
    AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r,
    AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r,
    AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr,
    AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r,
    AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r,
    AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_2r,
    AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_3r,
    AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_4r,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr,
    AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr,
    AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr,
    AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr,
    AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr,
    AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1r,
    AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_2r,
    AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr,
    AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr,
    AVS_REG_TOP_CTRL_AVS_STATUS_INr,
    AVS_REG_TOP_CTRL_AVS_STATUS_OUTr,
    AVS_REG_TOP_CTRL_MEMORY_ASSISTr,
    AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr,
    AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr,
    AVS_REG_TOP_CTRL_RMON_HZr,
    AVS_REG_TOP_CTRL_RMON_VTr,
    AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr,
    AVS_REG_TOP_CTRL_SPARE_HIGHr,
    AVS_REG_TOP_CTRL_SPARE_LOWr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr,
    AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr,
    AVS_REG_TOP_CTRL_START_AVS_CPUr,
    AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr,
    AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr,
    AVS_REG_TOP_CTRL_VTRAP_STATUSr,
    AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr,
    BCAST_BLOCK_MASKm,
    BFD_RX_ACH_TYPE_CONTROL0r,
    BFD_RX_ACH_TYPE_CONTROL1r,
    BFD_RX_ACH_TYPE_MPLSTPr,
    BFD_RX_ACH_TYPE_MPLSTP1_32r,
    BFD_RX_UDP_CONTROLr,
    BFD_RX_UDP_CONTROL_1r,
    CBL_ATTRIBUTEr,
    CCPMEMDEBUGr,
    CCP_STSr,
    CELL_LINK_MEM_DEBUG_TMr,
    CENTRAL_CTR_EVICTION_CONTROLr,
    CENTRAL_CTR_EVICTION_COUNTER_FLAGr,
    CENTRAL_CTR_EVICTION_FIFOm,
    CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr,
    CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr,
    CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr,
    CENTRAL_CTR_EVICTION_INTR_ENABLEr,
    CENTRAL_CTR_EVICTION_INTR_STATUSr,
    CFAPBANKFULLr,
    CFAPBANKSTATUSr,
    CFAPBSTSTATr,
    CFAPBSTTHRSr,
    CFAPCONFIGr,
    CFAPDEBUGSCRr,
    CFAPDEBUGSCR0r,
    CFAPDEBUGSCR1r,
    CFAPDEBUGSCR2r,
    CFAPFULLTHRESHOLDRESETr,
    CFAPFULLTHRESHOLDSETr,
    CFAPINITr,
    CFAPMEMDEBUGr,
    CFAPREADPOINTERr,
    CFAP_ARBITER_CONTROLr,
    CFAP_ARBITER_MASKr,
    CFAP_ARBITER_RANDOM_SEEDr,
    CFAP_ARBITER_RANKERr,
    CFG_RAM_CONTROL_1r,
    CFG_RAM_CONTROL_2r,
    CFG_SER_CONTROLr,
    CHFC2PFC_STATEr,
    CLMAC_CLEAR_ECC_STATUSr,
    CLMAC_CLEAR_FIFO_STATUSr,
    CLMAC_CLEAR_RX_LSS_STATUSr,
    CLMAC_CTRLr,
    CLMAC_E2ECC_DATA_HDR_0r,
    CLMAC_E2ECC_DATA_HDR_1r,
    CLMAC_E2ECC_MODULE_HDR_0r,
    CLMAC_E2ECC_MODULE_HDR_1r,
    CLMAC_E2EFC_DATA_HDR_0r,
    CLMAC_E2EFC_DATA_HDR_1r,
    CLMAC_E2EFC_MODULE_HDR_0r,
    CLMAC_E2EFC_MODULE_HDR_1r,
    CLMAC_E2E_CTRLr,
    CLMAC_ECC_CTRLr,
    CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr,
    CLMAC_ECC_FORCE_SINGLE_BIT_ERRr,
    CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr,
    CLMAC_EEE_CTRLr,
    CLMAC_EEE_TIMERSr,
    CLMAC_FIFO_STATUSr,
    CLMAC_GMII_EEE_CTRLr,
    CLMAC_HIGIG_HDR_0r,
    CLMAC_HIGIG_HDR_1r,
    CLMAC_LAG_FAILOVER_STATUSr,
    CLMAC_LLFC_CTRLr,
    CLMAC_MEM_CTRLr,
    CLMAC_MODEr,
    CLMAC_PAUSE_CTRLr,
    CLMAC_PFC_CTRLr,
    CLMAC_PFC_DAr,
    CLMAC_PFC_OPCODEr,
    CLMAC_PFC_TYPEr,
    CLMAC_RX_CDC_ECC_STATUSr,
    CLMAC_RX_CTRLr,
    CLMAC_RX_LLFC_MSG_FIELDSr,
    CLMAC_RX_LSS_CTRLr,
    CLMAC_RX_LSS_STATUSr,
    CLMAC_RX_MAC_SAr,
    CLMAC_RX_MAX_SIZEr,
    CLMAC_RX_TS_MEM_ECC_STATUSr,
    CLMAC_RX_VLAN_TAGr,
    CLMAC_SPARE0r,
    CLMAC_SPARE1r,
    CLMAC_TIMESTAMP_ADJUSTr,
    CLMAC_TXFIFO_CELL_CNTr,
    CLMAC_TXFIFO_CELL_REQ_CNTr,
    CLMAC_TX_CDC_ECC_STATUSr,
    CLMAC_TX_CRC_CORRUPT_CTRLr,
    CLMAC_TX_CTRLr,
    CLMAC_TX_LLFC_MSG_FIELDSr,
    CLMAC_TX_MAC_SAr,
    CLMAC_TX_TIMESTAMP_FIFO_DATAr,
    CLMAC_TX_TIMESTAMP_FIFO_STATUSr,
    CLMAC_VERSION_IDr,
    CLPORT_CNTMAXSIZEr,
    CLPORT_CONFIGr,
    CLPORT_ECC_CONTROLr,
    CLPORT_EEE_CLOCK_GATEr,
    CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr,
    CLPORT_EEE_COUNTER_MODEr,
    CLPORT_EEE_DURATION_TIMER_PULSEr,
    CLPORT_ENABLE_REGr,
    CLPORT_FAULT_LINK_STATUSr,
    CLPORT_FLOW_CONTROL_CONFIGr,
    CLPORT_FORCE_DOUBLE_BIT_ERRORr,
    CLPORT_FORCE_SINGLE_BIT_ERRORr,
    CLPORT_INTR_ENABLEr,
    CLPORT_INTR_STATUSr,
    CLPORT_LAG_FAILOVER_CONFIGr,
    CLPORT_LED_CHAIN_CONFIGr,
    CLPORT_LINKSTATUS_DOWNr,
    CLPORT_LINKSTATUS_DOWN_CLEARr,
    CLPORT_MAC_CONTROLr,
    CLPORT_MAC_RSV_MASKr,
    CLPORT_MIB_RESETr,
    CLPORT_MIB_RSC0_ECC_STATUSr,
    CLPORT_MIB_RSC1_ECC_STATUSr,
    CLPORT_MIB_RSC_ECC_STATUSr,
    CLPORT_MIB_RSC_RAM_CONTROLr,
    CLPORT_MIB_TSC0_ECC_STATUSr,
    CLPORT_MIB_TSC1_ECC_STATUSr,
    CLPORT_MIB_TSC_ECC_STATUSr,
    CLPORT_MIB_TSC_RAM_CONTROLr,
    CLPORT_MODE_REGr,
    CLPORT_POWER_SAVEr,
    CLPORT_SBUS_CONTROLr,
    CLPORT_SGNDET_EARLYCRSr,
    CLPORT_SOFT_RESETr,
    CLPORT_SPARE0_REGr,
    CLPORT_SW_FLOW_CONTROLr,
    CLPORT_TSC_PLL_LOCK_STATUSr,
    CLPORT_TS_TIMER_31_0_REGr,
    CLPORT_TS_TIMER_47_32_REGr,
    CLPORT_WC_UCMEM_CTRLr,
    CLPORT_WC_UCMEM_DATAm,
    CLPORT_XGXS0_CTRL_REGr,
    CLPORT_XGXS0_LN0_STATUS0_REGr,
    CLPORT_XGXS0_LN1_STATUS0_REGr,
    CLPORT_XGXS0_LN2_STATUS0_REGr,
    CLPORT_XGXS0_LN3_STATUS0_REGr,
    CLPORT_XGXS0_STATUS0_REGr,
    CLPORT_XGXS_COUNTER_MODEr,
    CMICM_BSPI_B0_CNTRLr,
    CMICM_BSPI_B0_STATUSr,
    CMICM_BSPI_B1_CNTRLr,
    CMICM_BSPI_B1_STATUSr,
    CMICM_BSPI_BUSY_STATUSr,
    CMICM_BSPI_B_CNTRLr,
    CMICM_BSPI_B_STATUSr,
    CMICM_BSPI_INTR_STATUSr,
    CMICM_BSPI_MAST_N_BOOTr,
    CMICM_COMMON_CONFIGr,
    CMICM_REVIDr,
    CMIC_BROADSYNC_REF_CLK_GEN_CTRLr,
    CMIC_BS0_CLK_CTRLr,
    CMIC_BS0_CONFIGr,
    CMIC_BS0_HEARTBEAT_CTRLr,
    CMIC_BS0_HEARTBEAT_DOWN_DURATIONr,
    CMIC_BS0_HEARTBEAT_UP_DURATIONr,
    CMIC_BS0_INITIAL_CRCr,
    CMIC_BS0_INPUT_TIME_0r,
    CMIC_BS0_INPUT_TIME_1r,
    CMIC_BS0_INPUT_TIME_2r,
    CMIC_BS0_OUTPUT_TIME_0r,
    CMIC_BS0_OUTPUT_TIME_1r,
    CMIC_BS0_OUTPUT_TIME_2r,
    CMIC_BS1_CLK_CTRLr,
    CMIC_BS1_CONFIGr,
    CMIC_BS1_HEARTBEAT_CTRLr,
    CMIC_BS1_HEARTBEAT_DOWN_DURATIONr,
    CMIC_BS1_HEARTBEAT_UP_DURATIONr,
    CMIC_BS1_INITIAL_CRCr,
    CMIC_BS1_INPUT_TIME_0r,
    CMIC_BS1_INPUT_TIME_1r,
    CMIC_BS1_INPUT_TIME_2r,
    CMIC_BS1_OUTPUT_TIME_0r,
    CMIC_BS1_OUTPUT_TIME_1r,
    CMIC_BS1_OUTPUT_TIME_2r,
    CMIC_CMC0_2BIT_ECC_ERROR_STATUSr,
    CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr,
    CMIC_CMC0_AXIIC_TM_CONTROL_0r,
    CMIC_CMC0_AXIIC_TM_CONTROL_1r,
    CMIC_CMC0_AXIIC_TM_CONTROL_2r,
    CMIC_CMC0_CCMDMA_TM_CONTROL_0r,
    CMIC_CMC0_CCMDMA_TM_CONTROL_1r,
    CMIC_CMC0_CCM_DMA_CFGr,
    CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr,
    CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr,
    CMIC_CMC0_CCM_DMA_ECCERR_ADDRr,
    CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr,
    CMIC_CMC0_CCM_DMA_ENTRY_COUNTr,
    CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr,
    CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr,
    CMIC_CMC0_CCM_DMA_STATr,
    CMIC_CMC0_CCM_DMA_STATUS_CLRr,
    CMIC_CMC0_CH0_COS_CTRL_RX_0r,
    CMIC_CMC0_CH0_COS_CTRL_RX_1r,
    CMIC_CMC0_CH0_DMA_CTRLr,
    CMIC_CMC0_CH0_DMA_CURR_DESCr,
    CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC0_CH1_COS_CTRL_RX_0r,
    CMIC_CMC0_CH1_COS_CTRL_RX_1r,
    CMIC_CMC0_CH1_DMA_CTRLr,
    CMIC_CMC0_CH1_DMA_CURR_DESCr,
    CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC0_CH2_COS_CTRL_RX_0r,
    CMIC_CMC0_CH2_COS_CTRL_RX_1r,
    CMIC_CMC0_CH2_DMA_CTRLr,
    CMIC_CMC0_CH2_DMA_CURR_DESCr,
    CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC0_CH3_COS_CTRL_RX_0r,
    CMIC_CMC0_CH3_COS_CTRL_RX_1r,
    CMIC_CMC0_CH3_DMA_CTRLr,
    CMIC_CMC0_CH3_DMA_CURR_DESCr,
    CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC0_CONFIGr,
    CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr,
    CMIC_CMC0_DMA_CH0_INTR_COALr,
    CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr,
    CMIC_CMC0_DMA_CH1_INTR_COALr,
    CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr,
    CMIC_CMC0_DMA_CH2_INTR_COALr,
    CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr,
    CMIC_CMC0_DMA_CH3_INTR_COALr,
    CMIC_CMC0_DMA_DESC0r,
    CMIC_CMC0_DMA_DESC1r,
    CMIC_CMC0_DMA_DESC2r,
    CMIC_CMC0_DMA_DESC3r,
    CMIC_CMC0_DMA_STATr,
    CMIC_CMC0_DMA_STAT_CLRr,
    CMIC_CMC0_DMA_STAT_HIr,
    CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r,
    CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r,
    CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_STATr,
    CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_STATr,
    CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_STATr,
    CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_STATr,
    CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr,
    CMIC_CMC0_FSCHAN_ADDRESSr,
    CMIC_CMC0_FSCHAN_DATA32r,
    CMIC_CMC0_FSCHAN_DATA64_HIr,
    CMIC_CMC0_FSCHAN_DATA64_LOr,
    CMIC_CMC0_FSCHAN_OPCODEr,
    CMIC_CMC0_FSCHAN_STATUSr,
    CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r,
    CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r,
    CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r,
    CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r,
    CMIC_CMC0_IRQ_STAT0r,
    CMIC_CMC0_IRQ_STAT1r,
    CMIC_CMC0_IRQ_STAT2r,
    CMIC_CMC0_IRQ_STAT3r,
    CMIC_CMC0_IRQ_STAT4r,
    CMIC_CMC0_IRQ_STAT5r,
    CMIC_CMC0_IRQ_STAT6r,
    CMIC_CMC0_MIIM_ADDRESSr,
    CMIC_CMC0_MIIM_CTRLr,
    CMIC_CMC0_MIIM_PARAMr,
    CMIC_CMC0_MIIM_READ_DATAr,
    CMIC_CMC0_MIIM_STATr,
    CMIC_CMC0_PCIE_IRQ_MASK0r,
    CMIC_CMC0_PCIE_IRQ_MASK1r,
    CMIC_CMC0_PCIE_IRQ_MASK2r,
    CMIC_CMC0_PCIE_IRQ_MASK3r,
    CMIC_CMC0_PCIE_IRQ_MASK4r,
    CMIC_CMC0_PCIE_IRQ_MASK5r,
    CMIC_CMC0_PCIE_IRQ_MASK6r,
    CMIC_CMC0_PCIE_MISCELr,
    CMIC_CMC0_PKT_COUNT_CH0_RXPKTr,
    CMIC_CMC0_PKT_COUNT_CH0_TXPKTr,
    CMIC_CMC0_PKT_COUNT_CH1_RXPKTr,
    CMIC_CMC0_PKT_COUNT_CH1_TXPKTr,
    CMIC_CMC0_PKT_COUNT_CH2_RXPKTr,
    CMIC_CMC0_PKT_COUNT_CH2_TXPKTr,
    CMIC_CMC0_PKT_COUNT_CH3_RXPKTr,
    CMIC_CMC0_PKT_COUNT_CH3_TXPKTr,
    CMIC_CMC0_PKT_COUNT_RXPKTr,
    CMIC_CMC0_PKT_COUNT_TXPKTr,
    CMIC_CMC0_PROGRAMMABLE_COS_MASK0r,
    CMIC_CMC0_PROGRAMMABLE_COS_MASK1r,
    CMIC_CMC0_RCPU_IRQ_MASK0r,
    CMIC_CMC0_SBUSDMA_CH0_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH0_COUNTr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr,
    CMIC_CMC0_SBUSDMA_CH0_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH0_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr,
    CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH0_STATUSr,
    CMIC_CMC0_SBUSDMA_CH0_TIMERr,
    CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r,
    CMIC_CMC0_SBUSDMA_CH1_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH1_COUNTr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr,
    CMIC_CMC0_SBUSDMA_CH1_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH1_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr,
    CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH1_STATUSr,
    CMIC_CMC0_SBUSDMA_CH1_TIMERr,
    CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r,
    CMIC_CMC0_SBUSDMA_CH2_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH2_COUNTr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr,
    CMIC_CMC0_SBUSDMA_CH2_OPCODEr,
    CMIC_CMC0_SBUSDMA_CH2_REQUESTr,
    CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr,
    CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr,
    CMIC_CMC0_SBUSDMA_CH2_STATUSr,
    CMIC_CMC0_SBUSDMA_CH2_TIMERr,
    CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r,
    CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr,
    CMIC_CMC0_SCHAN_CTRLr,
    CMIC_CMC0_SCHAN_ERRr,
    CMIC_CMC0_SCHAN_MESSAGEr,
    CMIC_CMC0_STATr,
    CMIC_CMC0_SW_INTR_CONFIGr,
    CMIC_CMC0_UC0_IRQ_MASK0r,
    CMIC_CMC0_UC0_IRQ_MASK1r,
    CMIC_CMC0_UC0_IRQ_MASK2r,
    CMIC_CMC0_UC0_IRQ_MASK3r,
    CMIC_CMC0_UC0_IRQ_MASK4r,
    CMIC_CMC0_UC0_IRQ_MASK5r,
    CMIC_CMC0_UC0_IRQ_MASK6r,
    CMIC_CMC0_UC1_IRQ_MASK0r,
    CMIC_CMC0_UC1_IRQ_MASK1r,
    CMIC_CMC0_UC1_IRQ_MASK2r,
    CMIC_CMC0_UC1_IRQ_MASK3r,
    CMIC_CMC0_UC1_IRQ_MASK4r,
    CMIC_CMC0_UC1_IRQ_MASK5r,
    CMIC_CMC0_UC1_IRQ_MASK6r,
    CMIC_CMC1_2BIT_ECC_ERROR_STATUSr,
    CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr,
    CMIC_CMC1_AXIIC_TM_CONTROL_0r,
    CMIC_CMC1_AXIIC_TM_CONTROL_1r,
    CMIC_CMC1_AXIIC_TM_CONTROL_2r,
    CMIC_CMC1_CCMDMA_TM_CONTROL_0r,
    CMIC_CMC1_CCMDMA_TM_CONTROL_1r,
    CMIC_CMC1_CCM_DMA_CFGr,
    CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr,
    CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr,
    CMIC_CMC1_CCM_DMA_ECCERR_ADDRr,
    CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr,
    CMIC_CMC1_CCM_DMA_ENTRY_COUNTr,
    CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr,
    CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr,
    CMIC_CMC1_CCM_DMA_STATr,
    CMIC_CMC1_CCM_DMA_STATUS_CLRr,
    CMIC_CMC1_CH0_COS_CTRL_RX_0r,
    CMIC_CMC1_CH0_COS_CTRL_RX_1r,
    CMIC_CMC1_CH0_DMA_CTRLr,
    CMIC_CMC1_CH0_DMA_CURR_DESCr,
    CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC1_CH1_COS_CTRL_RX_0r,
    CMIC_CMC1_CH1_COS_CTRL_RX_1r,
    CMIC_CMC1_CH1_DMA_CTRLr,
    CMIC_CMC1_CH1_DMA_CURR_DESCr,
    CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC1_CH2_COS_CTRL_RX_0r,
    CMIC_CMC1_CH2_COS_CTRL_RX_1r,
    CMIC_CMC1_CH2_DMA_CTRLr,
    CMIC_CMC1_CH2_DMA_CURR_DESCr,
    CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC1_CH3_COS_CTRL_RX_0r,
    CMIC_CMC1_CH3_COS_CTRL_RX_1r,
    CMIC_CMC1_CH3_DMA_CTRLr,
    CMIC_CMC1_CH3_DMA_CURR_DESCr,
    CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC1_CONFIGr,
    CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr,
    CMIC_CMC1_DMA_CH0_INTR_COALr,
    CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr,
    CMIC_CMC1_DMA_CH1_INTR_COALr,
    CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr,
    CMIC_CMC1_DMA_CH2_INTR_COALr,
    CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr,
    CMIC_CMC1_DMA_CH3_INTR_COALr,
    CMIC_CMC1_DMA_DESC0r,
    CMIC_CMC1_DMA_DESC1r,
    CMIC_CMC1_DMA_DESC2r,
    CMIC_CMC1_DMA_DESC3r,
    CMIC_CMC1_DMA_STATr,
    CMIC_CMC1_DMA_STAT_CLRr,
    CMIC_CMC1_DMA_STAT_HIr,
    CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r,
    CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r,
    CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_STATr,
    CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_STATr,
    CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_STATr,
    CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_STATr,
    CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr,
    CMIC_CMC1_FSCHAN_ADDRESSr,
    CMIC_CMC1_FSCHAN_DATA32r,
    CMIC_CMC1_FSCHAN_DATA64_HIr,
    CMIC_CMC1_FSCHAN_DATA64_LOr,
    CMIC_CMC1_FSCHAN_OPCODEr,
    CMIC_CMC1_FSCHAN_STATUSr,
    CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r,
    CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r,
    CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r,
    CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r,
    CMIC_CMC1_IRQ_STAT0r,
    CMIC_CMC1_IRQ_STAT1r,
    CMIC_CMC1_IRQ_STAT2r,
    CMIC_CMC1_IRQ_STAT3r,
    CMIC_CMC1_IRQ_STAT4r,
    CMIC_CMC1_IRQ_STAT5r,
    CMIC_CMC1_IRQ_STAT6r,
    CMIC_CMC1_MIIM_ADDRESSr,
    CMIC_CMC1_MIIM_CTRLr,
    CMIC_CMC1_MIIM_PARAMr,
    CMIC_CMC1_MIIM_READ_DATAr,
    CMIC_CMC1_MIIM_STATr,
    CMIC_CMC1_PCIE_IRQ_MASK0r,
    CMIC_CMC1_PCIE_IRQ_MASK1r,
    CMIC_CMC1_PCIE_IRQ_MASK2r,
    CMIC_CMC1_PCIE_IRQ_MASK3r,
    CMIC_CMC1_PCIE_IRQ_MASK4r,
    CMIC_CMC1_PCIE_IRQ_MASK5r,
    CMIC_CMC1_PCIE_IRQ_MASK6r,
    CMIC_CMC1_PCIE_MISCELr,
    CMIC_CMC1_PKT_COUNT_CH0_RXPKTr,
    CMIC_CMC1_PKT_COUNT_CH0_TXPKTr,
    CMIC_CMC1_PKT_COUNT_CH1_RXPKTr,
    CMIC_CMC1_PKT_COUNT_CH1_TXPKTr,
    CMIC_CMC1_PKT_COUNT_CH2_RXPKTr,
    CMIC_CMC1_PKT_COUNT_CH2_TXPKTr,
    CMIC_CMC1_PKT_COUNT_CH3_RXPKTr,
    CMIC_CMC1_PKT_COUNT_CH3_TXPKTr,
    CMIC_CMC1_PKT_COUNT_RXPKTr,
    CMIC_CMC1_PKT_COUNT_TXPKTr,
    CMIC_CMC1_PROGRAMMABLE_COS_MASK0r,
    CMIC_CMC1_PROGRAMMABLE_COS_MASK1r,
    CMIC_CMC1_RCPU_IRQ_MASK0r,
    CMIC_CMC1_SBUSDMA_CH0_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH0_COUNTr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr,
    CMIC_CMC1_SBUSDMA_CH0_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH0_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr,
    CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH0_STATUSr,
    CMIC_CMC1_SBUSDMA_CH0_TIMERr,
    CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r,
    CMIC_CMC1_SBUSDMA_CH1_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH1_COUNTr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr,
    CMIC_CMC1_SBUSDMA_CH1_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH1_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr,
    CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH1_STATUSr,
    CMIC_CMC1_SBUSDMA_CH1_TIMERr,
    CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r,
    CMIC_CMC1_SBUSDMA_CH2_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH2_COUNTr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr,
    CMIC_CMC1_SBUSDMA_CH2_OPCODEr,
    CMIC_CMC1_SBUSDMA_CH2_REQUESTr,
    CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr,
    CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr,
    CMIC_CMC1_SBUSDMA_CH2_STATUSr,
    CMIC_CMC1_SBUSDMA_CH2_TIMERr,
    CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r,
    CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr,
    CMIC_CMC1_SCHAN_CTRLr,
    CMIC_CMC1_SCHAN_ERRr,
    CMIC_CMC1_SCHAN_MESSAGEr,
    CMIC_CMC1_STATr,
    CMIC_CMC1_SW_INTR_CONFIGr,
    CMIC_CMC1_UC0_IRQ_MASK0r,
    CMIC_CMC1_UC0_IRQ_MASK1r,
    CMIC_CMC1_UC0_IRQ_MASK2r,
    CMIC_CMC1_UC0_IRQ_MASK3r,
    CMIC_CMC1_UC0_IRQ_MASK4r,
    CMIC_CMC1_UC0_IRQ_MASK5r,
    CMIC_CMC1_UC0_IRQ_MASK6r,
    CMIC_CMC1_UC1_IRQ_MASK0r,
    CMIC_CMC1_UC1_IRQ_MASK1r,
    CMIC_CMC1_UC1_IRQ_MASK2r,
    CMIC_CMC1_UC1_IRQ_MASK3r,
    CMIC_CMC1_UC1_IRQ_MASK4r,
    CMIC_CMC1_UC1_IRQ_MASK5r,
    CMIC_CMC1_UC1_IRQ_MASK6r,
    CMIC_CMC2_2BIT_ECC_ERROR_STATUSr,
    CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr,
    CMIC_CMC2_AXIIC_TM_CONTROL_0r,
    CMIC_CMC2_AXIIC_TM_CONTROL_1r,
    CMIC_CMC2_AXIIC_TM_CONTROL_2r,
    CMIC_CMC2_CCMDMA_TM_CONTROL_0r,
    CMIC_CMC2_CCMDMA_TM_CONTROL_1r,
    CMIC_CMC2_CCM_DMA_CFGr,
    CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr,
    CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr,
    CMIC_CMC2_CCM_DMA_ECCERR_ADDRr,
    CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr,
    CMIC_CMC2_CCM_DMA_ENTRY_COUNTr,
    CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr,
    CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr,
    CMIC_CMC2_CCM_DMA_STATr,
    CMIC_CMC2_CCM_DMA_STATUS_CLRr,
    CMIC_CMC2_CH0_COS_CTRL_RX_0r,
    CMIC_CMC2_CH0_COS_CTRL_RX_1r,
    CMIC_CMC2_CH0_DMA_CTRLr,
    CMIC_CMC2_CH0_DMA_CURR_DESCr,
    CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC2_CH1_COS_CTRL_RX_0r,
    CMIC_CMC2_CH1_COS_CTRL_RX_1r,
    CMIC_CMC2_CH1_DMA_CTRLr,
    CMIC_CMC2_CH1_DMA_CURR_DESCr,
    CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC2_CH2_COS_CTRL_RX_0r,
    CMIC_CMC2_CH2_COS_CTRL_RX_1r,
    CMIC_CMC2_CH2_DMA_CTRLr,
    CMIC_CMC2_CH2_DMA_CURR_DESCr,
    CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC2_CH3_COS_CTRL_RX_0r,
    CMIC_CMC2_CH3_COS_CTRL_RX_1r,
    CMIC_CMC2_CH3_DMA_CTRLr,
    CMIC_CMC2_CH3_DMA_CURR_DESCr,
    CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr,
    CMIC_CMC2_CONFIGr,
    CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr,
    CMIC_CMC2_DMA_CH0_INTR_COALr,
    CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr,
    CMIC_CMC2_DMA_CH1_INTR_COALr,
    CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr,
    CMIC_CMC2_DMA_CH2_INTR_COALr,
    CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr,
    CMIC_CMC2_DMA_CH3_INTR_COALr,
    CMIC_CMC2_DMA_DESC0r,
    CMIC_CMC2_DMA_DESC1r,
    CMIC_CMC2_DMA_DESC2r,
    CMIC_CMC2_DMA_DESC3r,
    CMIC_CMC2_DMA_STATr,
    CMIC_CMC2_DMA_STAT_CLRr,
    CMIC_CMC2_DMA_STAT_HIr,
    CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r,
    CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r,
    CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_STATr,
    CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_STATr,
    CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_STATr,
    CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_STATr,
    CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr,
    CMIC_CMC2_FSCHAN_ADDRESSr,
    CMIC_CMC2_FSCHAN_DATA32r,
    CMIC_CMC2_FSCHAN_DATA64_HIr,
    CMIC_CMC2_FSCHAN_DATA64_LOr,
    CMIC_CMC2_FSCHAN_OPCODEr,
    CMIC_CMC2_FSCHAN_STATUSr,
    CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r,
    CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r,
    CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r,
    CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r,
    CMIC_CMC2_IRQ_STAT0r,
    CMIC_CMC2_IRQ_STAT1r,
    CMIC_CMC2_IRQ_STAT2r,
    CMIC_CMC2_IRQ_STAT3r,
    CMIC_CMC2_IRQ_STAT4r,
    CMIC_CMC2_IRQ_STAT5r,
    CMIC_CMC2_IRQ_STAT6r,
    CMIC_CMC2_MIIM_ADDRESSr,
    CMIC_CMC2_MIIM_CTRLr,
    CMIC_CMC2_MIIM_PARAMr,
    CMIC_CMC2_MIIM_READ_DATAr,
    CMIC_CMC2_MIIM_STATr,
    CMIC_CMC2_PCIE_IRQ_MASK0r,
    CMIC_CMC2_PCIE_IRQ_MASK1r,
    CMIC_CMC2_PCIE_IRQ_MASK2r,
    CMIC_CMC2_PCIE_IRQ_MASK3r,
    CMIC_CMC2_PCIE_IRQ_MASK4r,
    CMIC_CMC2_PCIE_IRQ_MASK5r,
    CMIC_CMC2_PCIE_IRQ_MASK6r,
    CMIC_CMC2_PCIE_MISCELr,
    CMIC_CMC2_PKT_COUNT_CH0_RXPKTr,
    CMIC_CMC2_PKT_COUNT_CH0_TXPKTr,
    CMIC_CMC2_PKT_COUNT_CH1_RXPKTr,
    CMIC_CMC2_PKT_COUNT_CH1_TXPKTr,
    CMIC_CMC2_PKT_COUNT_CH2_RXPKTr,
    CMIC_CMC2_PKT_COUNT_CH2_TXPKTr,
    CMIC_CMC2_PKT_COUNT_CH3_RXPKTr,
    CMIC_CMC2_PKT_COUNT_CH3_TXPKTr,
    CMIC_CMC2_PKT_COUNT_RXPKTr,
    CMIC_CMC2_PKT_COUNT_TXPKTr,
    CMIC_CMC2_PROGRAMMABLE_COS_MASK0r,
    CMIC_CMC2_PROGRAMMABLE_COS_MASK1r,
    CMIC_CMC2_RCPU_IRQ_MASK0r,
    CMIC_CMC2_SBUSDMA_CH0_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH0_COUNTr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr,
    CMIC_CMC2_SBUSDMA_CH0_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH0_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr,
    CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH0_STATUSr,
    CMIC_CMC2_SBUSDMA_CH0_TIMERr,
    CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r,
    CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r,
    CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r,
    CMIC_CMC2_SBUSDMA_CH1_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH1_COUNTr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr,
    CMIC_CMC2_SBUSDMA_CH1_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH1_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr,
    CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH1_STATUSr,
    CMIC_CMC2_SBUSDMA_CH1_TIMERr,
    CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r,
    CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r,
    CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r,
    CMIC_CMC2_SBUSDMA_CH2_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH2_COUNTr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr,
    CMIC_CMC2_SBUSDMA_CH2_OPCODEr,
    CMIC_CMC2_SBUSDMA_CH2_REQUESTr,
    CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr,
    CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr,
    CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr,
    CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr,
    CMIC_CMC2_SBUSDMA_CH2_STATUSr,
    CMIC_CMC2_SBUSDMA_CH2_TIMERr,
    CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r,
    CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r,
    CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r,
    CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr,
    CMIC_CMC2_SCHAN_CTRLr,
    CMIC_CMC2_SCHAN_ERRr,
    CMIC_CMC2_SCHAN_MESSAGEr,
    CMIC_CMC2_STATr,
    CMIC_CMC2_SW_INTR_CONFIGr,
    CMIC_CMC2_UC0_IRQ_MASK0r,
    CMIC_CMC2_UC0_IRQ_MASK1r,
    CMIC_CMC2_UC0_IRQ_MASK2r,
    CMIC_CMC2_UC0_IRQ_MASK3r,
    CMIC_CMC2_UC0_IRQ_MASK4r,
    CMIC_CMC2_UC0_IRQ_MASK5r,
    CMIC_CMC2_UC0_IRQ_MASK6r,
    CMIC_CMC2_UC1_IRQ_MASK0r,
    CMIC_CMC2_UC1_IRQ_MASK1r,
    CMIC_CMC2_UC1_IRQ_MASK2r,
    CMIC_CMC2_UC1_IRQ_MASK3r,
    CMIC_CMC2_UC1_IRQ_MASK4r,
    CMIC_CMC2_UC1_IRQ_MASK5r,
    CMIC_CMC2_UC1_IRQ_MASK6r,
    CMIC_COMMON_BSPI_BIGENDIANr,
    CMIC_COMMON_I2C_PIO_ENDIANESSr,
    CMIC_COMMON_MIIM_ADDRESSr,
    CMIC_COMMON_MIIM_CTRLr,
    CMIC_COMMON_MIIM_PARAMr,
    CMIC_COMMON_MIIM_READ_DATAr,
    CMIC_COMMON_MIIM_STATr,
    CMIC_COMMON_PCIE_PIO_ENDIANESSr,
    CMIC_COMMON_RPE_PIO_ENDIANESSr,
    CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr,
    CMIC_COMMON_SCHAN_CTRLr,
    CMIC_COMMON_SCHAN_ERRr,
    CMIC_COMMON_SCHAN_MESSAGEr,
    CMIC_COMMON_SPI_PIO_ENDIANESSr,
    CMIC_COMMON_STRAP_STATUS_0r,
    CMIC_COMMON_STRAP_STATUS_1r,
    CMIC_COMMON_UC0_PIO_ENDIANESSr,
    CMIC_COMMON_UC1_PIO_ENDIANESSr,
    CMIC_CPS_RESETr,
    CMIC_DEV_REV_IDr,
    CMIC_FINE_GRAIN_COUNTERS_CTRLr,
    CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr,
    CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr,
    CMIC_FSCHAN_ADDRESSr,
    CMIC_FSCHAN_DATA32r,
    CMIC_FSCHAN_DATA64_HIr,
    CMIC_FSCHAN_DATA64_LOr,
    CMIC_FSCHAN_OPCODEr,
    CMIC_FSCHAN_STATUSr,
    CMIC_FSRF_STBY_CONTROLr,
    CMIC_GP_AUX_SELr,
    CMIC_GP_DATA_INr,
    CMIC_GP_DATA_OUTr,
    CMIC_GP_INIT_VALr,
    CMIC_GP_INT_CLRr,
    CMIC_GP_INT_DEr,
    CMIC_GP_INT_EDGEr,
    CMIC_GP_INT_MSKr,
    CMIC_GP_INT_MSTATr,
    CMIC_GP_INT_STATr,
    CMIC_GP_INT_TYPEr,
    CMIC_GP_OUT_ENr,
    CMIC_GP_PAD_RESr,
    CMIC_GP_PRB_ENABLEr,
    CMIC_GP_PRB_OEr,
    CMIC_GP_RES_ENr,
    CMIC_GP_TEST_ENABLEr,
    CMIC_GP_TEST_INPUTr,
    CMIC_GP_TEST_OUTPUTr,
    CMIC_I2CM_SMBUS_ADDRESSr,
    CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr,
    CMIC_I2CM_SMBUS_CONFIGr,
    CMIC_I2CM_SMBUS_EVENT_ENABLEr,
    CMIC_I2CM_SMBUS_EVENT_STATUSr,
    CMIC_I2CM_SMBUS_MASTER_COMMANDr,
    CMIC_I2CM_SMBUS_MASTER_DATA_READr,
    CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr,
    CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr,
    CMIC_I2CM_SMBUS_SLAVE_COMMANDr,
    CMIC_I2CM_SMBUS_SLAVE_DATA_READr,
    CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr,
    CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr,
    CMIC_I2CM_SMBUS_TIMING_CONFIGr,
    CMIC_INTR_PKT_PACING_DELAYr,
    CMIC_LEDUP0_CLK_DIVr,
    CMIC_LEDUP0_CLK_PARAMSr,
    CMIC_LEDUP0_CTRLr,
    CMIC_LEDUP0_DATA_RAMr,
    CMIC_LEDUP0_PORT_ORDER_REMAPr,
    CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r,
    CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r,
    CMIC_LEDUP0_PROGRAM_RAMr,
    CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr,
    CMIC_LEDUP0_SCANOUT_COUNT_UPPERr,
    CMIC_LEDUP0_STATUSr,
    CMIC_LEDUP0_TM_CONTROLr,
    CMIC_LEDUP1_CLK_DIVr,
    CMIC_LEDUP1_CLK_PARAMSr,
    CMIC_LEDUP1_CTRLr,
    CMIC_LEDUP1_DATA_RAMr,
    CMIC_LEDUP1_PORT_ORDER_REMAPr,
    CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r,
    CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r,
    CMIC_LEDUP1_PROGRAM_RAMr,
    CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr,
    CMIC_LEDUP1_SCANOUT_COUNT_UPPERr,
    CMIC_LEDUP1_STATUSr,
    CMIC_LEDUP1_TM_CONTROLr,
    CMIC_LEDUP2_CLK_DIVr,
    CMIC_LEDUP2_CLK_PARAMSr,
    CMIC_LEDUP2_CTRLr,
    CMIC_LEDUP2_DATA_RAMr,
    CMIC_LEDUP2_PORT_ORDER_REMAPr,
    CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r,
    CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r,
    CMIC_LEDUP2_PROGRAM_RAMr,
    CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr,
    CMIC_LEDUP2_SCANOUT_COUNT_UPPERr,
    CMIC_LEDUP2_STATUSr,
    CMIC_LEDUP2_TM_CONTROLr,
    CMIC_MIIM_AUTO_SCAN_ADDRESSr,
    CMIC_MIIM_BUS_SEL_MAP_109_100r,
    CMIC_MIIM_BUS_SEL_MAP_119_110r,
    CMIC_MIIM_BUS_SEL_MAP_129_120r,
    CMIC_MIIM_BUS_SEL_MAP_139_130r,
    CMIC_MIIM_BUS_SEL_MAP_149_140r,
    CMIC_MIIM_BUS_SEL_MAP_159_150r,
    CMIC_MIIM_BUS_SEL_MAP_169_160r,
    CMIC_MIIM_BUS_SEL_MAP_179_170r,
    CMIC_MIIM_BUS_SEL_MAP_189_180r,
    CMIC_MIIM_BUS_SEL_MAP_191_190r,
    CMIC_MIIM_BUS_SEL_MAP_19_10r,
    CMIC_MIIM_BUS_SEL_MAP_29_20r,
    CMIC_MIIM_BUS_SEL_MAP_39_30r,
    CMIC_MIIM_BUS_SEL_MAP_49_40r,
    CMIC_MIIM_BUS_SEL_MAP_59_50r,
    CMIC_MIIM_BUS_SEL_MAP_69_60r,
    CMIC_MIIM_BUS_SEL_MAP_79_70r,
    CMIC_MIIM_BUS_SEL_MAP_89_80r,
    CMIC_MIIM_BUS_SEL_MAP_99_90r,
    CMIC_MIIM_BUS_SEL_MAP_9_0r,
    CMIC_MIIM_CLR_SCAN_STATUSr,
    CMIC_MIIM_CONFIGr,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r,
    CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r,
    CMIC_MIIM_INT_SEL_MAP_0r,
    CMIC_MIIM_INT_SEL_MAP_1r,
    CMIC_MIIM_INT_SEL_MAP_2r,
    CMIC_MIIM_INT_SEL_MAP_3r,
    CMIC_MIIM_INT_SEL_MAP_4r,
    CMIC_MIIM_INT_SEL_MAP_5r,
    CMIC_MIIM_LINK_STATUS_0r,
    CMIC_MIIM_LINK_STATUS_1r,
    CMIC_MIIM_LINK_STATUS_2r,
    CMIC_MIIM_LINK_STATUS_3r,
    CMIC_MIIM_LINK_STATUS_4r,
    CMIC_MIIM_LINK_STATUS_5r,
    CMIC_MIIM_PAUSE_MIIM_ADDRESSr,
    CMIC_MIIM_PAUSE_SCAN_PORTS_0r,
    CMIC_MIIM_PAUSE_SCAN_PORTS_1r,
    CMIC_MIIM_PAUSE_SCAN_PORTS_2r,
    CMIC_MIIM_PAUSE_SCAN_PORTS_3r,
    CMIC_MIIM_PAUSE_SCAN_PORTS_4r,
    CMIC_MIIM_PAUSE_SCAN_PORTS_5r,
    CMIC_MIIM_PROTOCOL_MAP_0r,
    CMIC_MIIM_PROTOCOL_MAP_1r,
    CMIC_MIIM_PROTOCOL_MAP_2r,
    CMIC_MIIM_PROTOCOL_MAP_3r,
    CMIC_MIIM_PROTOCOL_MAP_4r,
    CMIC_MIIM_PROTOCOL_MAP_5r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_0r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_1r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_2r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_3r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_4r,
    CMIC_MIIM_RX_PAUSE_CAPABILITY_5r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r,
    CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r,
    CMIC_MIIM_RX_PAUSE_STATUS_0r,
    CMIC_MIIM_RX_PAUSE_STATUS_1r,
    CMIC_MIIM_RX_PAUSE_STATUS_2r,
    CMIC_MIIM_RX_PAUSE_STATUS_3r,
    CMIC_MIIM_RX_PAUSE_STATUS_4r,
    CMIC_MIIM_RX_PAUSE_STATUS_5r,
    CMIC_MIIM_SCAN_CTRLr,
    CMIC_MIIM_SCAN_PORTS_0r,
    CMIC_MIIM_SCAN_PORTS_1r,
    CMIC_MIIM_SCAN_PORTS_2r,
    CMIC_MIIM_SCAN_PORTS_3r,
    CMIC_MIIM_SCAN_PORTS_4r,
    CMIC_MIIM_SCAN_PORTS_5r,
    CMIC_MIIM_SCAN_STATUSr,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_0r,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_1r,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_2r,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_3r,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_4r,
    CMIC_MIIM_TX_PAUSE_CAPABILITY_5r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r,
    CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r,
    CMIC_MIIM_TX_PAUSE_STATUS_0r,
    CMIC_MIIM_TX_PAUSE_STATUS_1r,
    CMIC_MIIM_TX_PAUSE_STATUS_2r,
    CMIC_MIIM_TX_PAUSE_STATUS_3r,
    CMIC_MIIM_TX_PAUSE_STATUS_4r,
    CMIC_MIIM_TX_PAUSE_STATUS_5r,
    CMIC_MISC_CONTROLr,
    CMIC_MISC_STATUSr,
    CMIC_MMU_COSLC_COUNT_ADDRr,
    CMIC_MMU_COSLC_COUNT_DATAr,
    CMIC_OVERRIDE_STRAPr,
    CMIC_PCIE_CONFIGr,
    CMIC_PCIE_ERROR_STATUSr,
    CMIC_PCIE_ERROR_STATUS_CLRr,
    CMIC_PCIE_USERIF_PURGE_CONTROLr,
    CMIC_PCIE_USERIF_PURGE_STATUSr,
    CMIC_PCIE_USERIF_STATUSr,
    CMIC_PCIE_USERIF_STATUS_CLRr,
    CMIC_PCIE_USERIF_STATUS_MASKr,
    CMIC_PCIE_USERIF_TIMEOUTr,
    CMIC_PIO_IC_AR_ARB_MI0r,
    CMIC_PIO_IC_AR_ARB_MI1r,
    CMIC_PIO_IC_AR_ARB_MI2r,
    CMIC_PIO_IC_AR_ARB_MI3r,
    CMIC_PIO_IC_AR_ARB_MI4r,
    CMIC_PIO_IC_AR_ARB_MI5r,
    CMIC_PIO_IC_AR_ARB_MI6r,
    CMIC_PIO_IC_AR_ARB_MI7r,
    CMIC_PIO_IC_AW_ARB_MI0r,
    CMIC_PIO_IC_AW_ARB_MI1r,
    CMIC_PIO_IC_AW_ARB_MI2r,
    CMIC_PIO_IC_AW_ARB_MI3r,
    CMIC_PIO_IC_AW_ARB_MI4r,
    CMIC_PIO_IC_AW_ARB_MI5r,
    CMIC_PIO_IC_AW_ARB_MI6r,
    CMIC_PIO_IC_AW_ARB_MI7r,
    CMIC_PIO_IC_CFG_REG_0r,
    CMIC_PIO_IC_CFG_REG_1r,
    CMIC_PIO_IC_CFG_REG_2r,
    CMIC_PIO_IC_ID_REG_0r,
    CMIC_PIO_IC_ID_REG_1r,
    CMIC_PIO_IC_ID_REG_2r,
    CMIC_PIO_IC_ID_REG_3r,
    CMIC_PIO_IC_PER_REG_0r,
    CMIC_PIO_IC_PER_REG_1r,
    CMIC_PIO_IC_PER_REG_2r,
    CMIC_PIO_IC_PER_REG_3r,
    CMIC_PIO_MCS_ACCESS_PAGEr,
    CMIC_PKT_COSr,
    CMIC_PKT_COS_0r,
    CMIC_PKT_COS_1r,
    CMIC_PKT_COS_QUEUES_HIr,
    CMIC_PKT_COS_QUEUES_LOr,
    CMIC_PKT_COUNT_FROMCPUr,
    CMIC_PKT_COUNT_FROMCPU_MHr,
    CMIC_PKT_COUNT_INTRr,
    CMIC_PKT_COUNT_PIOr,
    CMIC_PKT_COUNT_PIO_REPLYr,
    CMIC_PKT_COUNT_SCHANr,
    CMIC_PKT_COUNT_SCHAN_REPr,
    CMIC_PKT_COUNT_TOCPUDr,
    CMIC_PKT_COUNT_TOCPUDMr,
    CMIC_PKT_COUNT_TOCPUEr,
    CMIC_PKT_COUNT_TOCPUEMr,
    CMIC_PKT_CTRLr,
    CMIC_PKT_ETHER_SIGr,
    CMIC_PKT_LMAC0_HIr,
    CMIC_PKT_LMAC0_LOr,
    CMIC_PKT_LMAC1_HIr,
    CMIC_PKT_LMAC1_LOr,
    CMIC_PKT_LMAC_HIr,
    CMIC_PKT_LMAC_LOr,
    CMIC_PKT_PORTS_0r,
    CMIC_PKT_PORTS_1r,
    CMIC_PKT_PORTS_2r,
    CMIC_PKT_PORTS_3r,
    CMIC_PKT_PORTS_4r,
    CMIC_PKT_PORTS_5r,
    CMIC_PKT_PORTS_6r,
    CMIC_PKT_PORTS_7r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRYr,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r,
    CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r,
    CMIC_PKT_REASON_0_TYPEr,
    CMIC_PKT_REASON_1_TYPEr,
    CMIC_PKT_REASON_2_TYPEr,
    CMIC_PKT_REASON_DIRECT_0_TYPEr,
    CMIC_PKT_REASON_DIRECT_1_TYPEr,
    CMIC_PKT_REASON_DIRECT_2_TYPEr,
    CMIC_PKT_REASON_MINI_0_TYPEr,
    CMIC_PKT_REASON_MINI_1_TYPEr,
    CMIC_PKT_REASON_MINI_2_TYPEr,
    CMIC_PKT_RMACr,
    CMIC_PKT_RMAC_HIr,
    CMIC_PKT_RMH0r,
    CMIC_PKT_RMH1r,
    CMIC_PKT_RMH2r,
    CMIC_PKT_RMH3r,
    CMIC_PKT_VLANr,
    CMIC_RATE_ADJUSTr,
    CMIC_RATE_ADJUST_INT_MDIOr,
    CMIC_RPE0_MAX_CELL_LIMITr,
    CMIC_RPE1_MAX_CELL_LIMITr,
    CMIC_RPE_DEBUGr,
    CMIC_RPE_IRQ_STAT0r,
    CMIC_RPE_IRQ_STAT1r,
    CMIC_RPE_IRQ_STAT2r,
    CMIC_RPE_IRQ_STAT3r,
    CMIC_RPE_IRQ_STAT4r,
    CMIC_RPE_IRQ_STAT5r,
    CMIC_RPE_IRQ_STAT6r,
    CMIC_RPE_MAX_CELL_LIMITr,
    CMIC_RPE_MIIM_ADDRESSr,
    CMIC_RPE_MIIM_CTRLr,
    CMIC_RPE_MIIM_PARAMr,
    CMIC_RPE_MIIM_READ_DATAr,
    CMIC_RPE_MIIM_STATr,
    CMIC_RPE_PCIE_IRQ_MASK0r,
    CMIC_RPE_RCPU_IRQ_MASK0r,
    CMIC_RPE_RCPU_IRQ_MASK1r,
    CMIC_RPE_RCPU_IRQ_MASK2r,
    CMIC_RPE_RCPU_IRQ_MASK3r,
    CMIC_RPE_RCPU_IRQ_MASK4r,
    CMIC_RPE_RCPU_IRQ_MASK5r,
    CMIC_RPE_RCPU_IRQ_MASK6r,
    CMIC_RPE_STATr,
    CMIC_RPE_STAT_CLRr,
    CMIC_RPE_SW_INTR_CONFIGr,
    CMIC_RPE_UC0_IRQ_MASK0r,
    CMIC_RPE_UC1_IRQ_MASK0r,
    CMIC_RXBUF_BLOCK_DATABUF_ALLOCr,
    CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr,
    CMIC_RXBUF_CONFIGr,
    CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr,
    CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr,
    CMIC_RXBUF_DATABUF_TMr,
    CMIC_RXBUF_DATABUF_TM_0r,
    CMIC_RXBUF_DATABUF_TM_1r,
    CMIC_RXBUF_DATABUF_TM_2r,
    CMIC_RXBUF_ECCERR_CONTROLr,
    CMIC_RXBUF_EP_BUF_DEPTHr,
    CMIC_RXBUF_EP_MAX_CREDr,
    CMIC_RXBUF_EP_RLS_CREDr,
    CMIC_RXBUF_STATBUF_TM_0r,
    CMIC_RXBUF_STATBUF_TM_1r,
    CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr,
    CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr,
    CMIC_SBUS_RING_MAPr,
    CMIC_SBUS_RING_MAP_0_7r,
    CMIC_SBUS_RING_MAP_104_111r,
    CMIC_SBUS_RING_MAP_112_119r,
    CMIC_SBUS_RING_MAP_120_127r,
    CMIC_SBUS_RING_MAP_16_23r,
    CMIC_SBUS_RING_MAP_24_31r,
    CMIC_SBUS_RING_MAP_32_39r,
    CMIC_SBUS_RING_MAP_40_47r,
    CMIC_SBUS_RING_MAP_48_55r,
    CMIC_SBUS_RING_MAP_56_63r,
    CMIC_SBUS_RING_MAP_64_71r,
    CMIC_SBUS_RING_MAP_72_79r,
    CMIC_SBUS_RING_MAP_80_87r,
    CMIC_SBUS_RING_MAP_88_95r,
    CMIC_SBUS_RING_MAP_8_15r,
    CMIC_SBUS_RING_MAP_96_103r,
    CMIC_SBUS_TIMEOUTr,
    CMIC_SCHAN_RCPU_RPIO_MESSAGEr,
    CMIC_SEMAPHOREr,
    CMIC_SEMAPHORE_1r,
    CMIC_SEMAPHORE_10r,
    CMIC_SEMAPHORE_10_SHADOWr,
    CMIC_SEMAPHORE_11r,
    CMIC_SEMAPHORE_11_SHADOWr,
    CMIC_SEMAPHORE_12r,
    CMIC_SEMAPHORE_12_SHADOWr,
    CMIC_SEMAPHORE_13r,
    CMIC_SEMAPHORE_13_SHADOWr,
    CMIC_SEMAPHORE_14r,
    CMIC_SEMAPHORE_14_SHADOWr,
    CMIC_SEMAPHORE_15r,
    CMIC_SEMAPHORE_15_SHADOWr,
    CMIC_SEMAPHORE_16r,
    CMIC_SEMAPHORE_16_SHADOWr,
    CMIC_SEMAPHORE_17r,
    CMIC_SEMAPHORE_17_SHADOWr,
    CMIC_SEMAPHORE_18r,
    CMIC_SEMAPHORE_18_SHADOWr,
    CMIC_SEMAPHORE_19r,
    CMIC_SEMAPHORE_19_SHADOWr,
    CMIC_SEMAPHORE_1_SHADOWr,
    CMIC_SEMAPHORE_2r,
    CMIC_SEMAPHORE_20r,
    CMIC_SEMAPHORE_20_SHADOWr,
    CMIC_SEMAPHORE_21r,
    CMIC_SEMAPHORE_21_SHADOWr,
    CMIC_SEMAPHORE_22r,
    CMIC_SEMAPHORE_22_SHADOWr,
    CMIC_SEMAPHORE_23r,
    CMIC_SEMAPHORE_23_SHADOWr,
    CMIC_SEMAPHORE_24r,
    CMIC_SEMAPHORE_24_SHADOWr,
    CMIC_SEMAPHORE_25r,
    CMIC_SEMAPHORE_25_SHADOWr,
    CMIC_SEMAPHORE_26r,
    CMIC_SEMAPHORE_26_SHADOWr,
    CMIC_SEMAPHORE_27r,
    CMIC_SEMAPHORE_27_SHADOWr,
    CMIC_SEMAPHORE_28r,
    CMIC_SEMAPHORE_28_SHADOWr,
    CMIC_SEMAPHORE_29r,
    CMIC_SEMAPHORE_29_SHADOWr,
    CMIC_SEMAPHORE_2_SHADOWr,
    CMIC_SEMAPHORE_3r,
    CMIC_SEMAPHORE_30r,
    CMIC_SEMAPHORE_30_SHADOWr,
    CMIC_SEMAPHORE_31r,
    CMIC_SEMAPHORE_31_SHADOWr,
    CMIC_SEMAPHORE_32r,
    CMIC_SEMAPHORE_32_SHADOWr,
    CMIC_SEMAPHORE_3_SHADOWr,
    CMIC_SEMAPHORE_4r,
    CMIC_SEMAPHORE_4_SHADOWr,
    CMIC_SEMAPHORE_5r,
    CMIC_SEMAPHORE_5_SHADOWr,
    CMIC_SEMAPHORE_6r,
    CMIC_SEMAPHORE_6_SHADOWr,
    CMIC_SEMAPHORE_7r,
    CMIC_SEMAPHORE_7_SHADOWr,
    CMIC_SEMAPHORE_8r,
    CMIC_SEMAPHORE_8_SHADOWr,
    CMIC_SEMAPHORE_9r,
    CMIC_SEMAPHORE_9_SHADOWr,
    CMIC_SEMAPHORE_SHADOWr,
    CMIC_SRAM_TM0_CONTROLr,
    CMIC_SRAM_TM1_CONTROLr,
    CMIC_SRAM_TM2_CONTROLr,
    CMIC_SRAM_TM3_CONTROLr,
    CMIC_SW_RSTr,
    CMIC_TIM0_TIMER1BGLOADr,
    CMIC_TIM0_TIMER1CONTROLr,
    CMIC_TIM0_TIMER1INTCLRr,
    CMIC_TIM0_TIMER1LOADr,
    CMIC_TIM0_TIMER1MISr,
    CMIC_TIM0_TIMER1RISr,
    CMIC_TIM0_TIMER1VALUEr,
    CMIC_TIM0_TIMER2BGLOADr,
    CMIC_TIM0_TIMER2CONTROLr,
    CMIC_TIM0_TIMER2INTCLRr,
    CMIC_TIM0_TIMER2LOADr,
    CMIC_TIM0_TIMER2MISr,
    CMIC_TIM0_TIMER2RISr,
    CMIC_TIM0_TIMER2VALUEr,
    CMIC_TIM0_TIMERBGLOADr,
    CMIC_TIM0_TIMERCONTROLr,
    CMIC_TIM0_TIMERITCRr,
    CMIC_TIM0_TIMERITOPr,
    CMIC_TIM0_TIMERINTCLRr,
    CMIC_TIM0_TIMERLOADr,
    CMIC_TIM0_TIMERMISr,
    CMIC_TIM0_TIMERPCELLID0r,
    CMIC_TIM0_TIMERPCELLID1r,
    CMIC_TIM0_TIMERPCELLID2r,
    CMIC_TIM0_TIMERPCELLID3r,
    CMIC_TIM0_TIMERPERIPHID0r,
    CMIC_TIM0_TIMERPERIPHID1r,
    CMIC_TIM0_TIMERPERIPHID2r,
    CMIC_TIM0_TIMERPERIPHID3r,
    CMIC_TIM0_TIMERRISr,
    CMIC_TIM0_TIMERVALUEr,
    CMIC_TIM1_TIMER1BGLOADr,
    CMIC_TIM1_TIMER1CONTROLr,
    CMIC_TIM1_TIMER1INTCLRr,
    CMIC_TIM1_TIMER1LOADr,
    CMIC_TIM1_TIMER1MISr,
    CMIC_TIM1_TIMER1RISr,
    CMIC_TIM1_TIMER1VALUEr,
    CMIC_TIM1_TIMER2BGLOADr,
    CMIC_TIM1_TIMER2CONTROLr,
    CMIC_TIM1_TIMER2INTCLRr,
    CMIC_TIM1_TIMER2LOADr,
    CMIC_TIM1_TIMER2MISr,
    CMIC_TIM1_TIMER2RISr,
    CMIC_TIM1_TIMER2VALUEr,
    CMIC_TIM1_TIMERBGLOADr,
    CMIC_TIM1_TIMERCONTROLr,
    CMIC_TIM1_TIMERITCRr,
    CMIC_TIM1_TIMERITOPr,
    CMIC_TIM1_TIMERINTCLRr,
    CMIC_TIM1_TIMERLOADr,
    CMIC_TIM1_TIMERMISr,
    CMIC_TIM1_TIMERPCELLID0r,
    CMIC_TIM1_TIMERPCELLID1r,
    CMIC_TIM1_TIMERPCELLID2r,
    CMIC_TIM1_TIMERPCELLID3r,
    CMIC_TIM1_TIMERPERIPHID0r,
    CMIC_TIM1_TIMERPERIPHID1r,
    CMIC_TIM1_TIMERPERIPHID2r,
    CMIC_TIM1_TIMERPERIPHID3r,
    CMIC_TIM1_TIMERRISr,
    CMIC_TIM1_TIMERVALUEr,
    CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr,
    CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr,
    CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr,
    CMIC_TIMESYNC_CAPTURE_STATUS_1r,
    CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r,
    CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr,
    CMIC_TIMESYNC_FIFO_STATUSr,
    CMIC_TIMESYNC_GPIO_0_CTRLr,
    CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_1_CTRLr,
    CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_2_CTRLr,
    CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_3_CTRLr,
    CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_4_CTRLr,
    CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_5_CTRLr,
    CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_CTRLr,
    CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr,
    CMIC_TIMESYNC_GPIO_INPUT_DIVISORr,
    CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr,
    CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr,
    CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr,
    CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr,
    CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr,
    CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr,
    CMIC_TIMESYNC_INTERRUPT_CLRr,
    CMIC_TIMESYNC_INTERRUPT_ENABLEr,
    CMIC_TIMESYNC_INTERRUPT_STATUSr,
    CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr,
    CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr,
    CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr,
    CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr,
    CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr,
    CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr,
    CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr,
    CMIC_TIMESYNC_TIME_CAPTURE_MODEr,
    CMIC_TIMESYNC_TMr,
    CMIC_TIMESYNC_TS0_COUNTER_ENABLEr,
    CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr,
    CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr,
    CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr,
    CMIC_TIMESYNC_TS1_COUNTER_ENABLEr,
    CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr,
    CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr,
    CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr,
    CMIC_TIMESYNC_TS_COUNTER_ENABLEr,
    CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr,
    CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr,
    CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr,
    CMIC_TXBUF_CMC0_PKT_CNTr,
    CMIC_TXBUF_CMC1_PKT_CNTr,
    CMIC_TXBUF_CMC2_PKT_CNTr,
    CMIC_TXBUF_CMC_PKT_CNTr,
    CMIC_TXBUF_CONFIGr,
    CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr,
    CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr,
    CMIC_TXBUF_DATABUF_TM_0r,
    CMIC_TXBUF_DATABUF_TM_1r,
    CMIC_TXBUF_DEBUGr,
    CMIC_TXBUF_ECCERR_CONTROLr,
    CMIC_TXBUF_IP_BUF_DEPTHr,
    CMIC_TXBUF_IP_CREDr,
    CMIC_TXBUF_MAX_BUF_LIMITSr,
    CMIC_TXBUF_MHDRBUF_TM_0r,
    CMIC_TXBUF_MIN_BUF_LIMITSr,
    CMIC_TXBUF_RPE_PKT_CNTr,
    CMIC_TXBUF_STATr,
    CMIC_TXBUF_STAT_CLRr,
    CMIC_UC0_CONFIGr,
    CMIC_UC1_CONFIGr,
    CMIC_UC_CONFIGr,
    COS_MAP_SELm,
    COS_MODE_64r,
    CPU_CONTROL_0r,
    CPU_CONTROL_1r,
    CPU_CONTROL_Mr,
    CPU_COS_CAM_BIST_CONFIGr,
    CPU_COS_CAM_BIST_DBG_DATAr,
    CPU_COS_CAM_BIST_STATUSr,
    CPU_COS_CAM_DBGCTRLr,
    CPU_HI_RQE_Q_NUMr,
    CPU_LB_OPP_CFGr,
    CPU_LO_RQE_Q_NUMr,
    CPU_PBMm,
    CPU_PBM_2m,
    CPU_PKT_PROFILE_1r,
    CPU_PKT_PROFILE_2r,
    CPU_TS_MAPm,
    CTR_MEM_TMr,
    CT_FIFO_DBGr,
    CT_PURGE_CNTr,
    CT_PURGE_CNT_MMU_XPE0_EPIPE0r,
    CT_PURGE_CNT_MMU_XPE0_EPIPE1r,
    CT_PURGE_CNT_MMU_XPE1_EPIPE2r,
    CT_PURGE_CNT_MMU_XPE1_EPIPE3r,
    CT_PURGE_CNT_MMU_XPE2_EPIPE0r,
    CT_PURGE_CNT_MMU_XPE2_EPIPE1r,
    CT_PURGE_CNT_MMU_XPE3_EPIPE2r,
    CT_PURGE_CNT_MMU_XPE3_EPIPE3r,
    DEST_TRUNK_BITMAPm,
    DEVICE_LOOPBACK_PORTS_BITMAPm,
    DMU_CRU_RESETr,
    DNAT_DISCARDSr,
    DNAT_TRANSLATIONSr,
    DOS_CONTROLr,
    DOS_CONTROL_2r,
    DOS_CONTROL_3r,
    DQS_MEMDEBUGr,
    DROP_CBP_64r,
    DROP_CONTROL_0r,
    DROP_PKT_CNT_RQE_BYTE_64r,
    DROP_PKT_CNT_RQE_PKT_64r,
    DROP_PKT_CNT_RQE_RED_64r,
    DROP_PKT_CNT_RQE_YEL_64r,
    DSCP_TABLEm,
    DST_COMPRESSIONm,
    DST_COMPRESSION_CAM_BIST_CONFIGr,
    DST_COMPRESSION_CAM_BIST_DBG_DATAr,
    DST_COMPRESSION_CAM_BIST_STATUSr,
    DST_COMPRESSION_CAM_DBGCTRLr,
    DST_COMPRESSION_DATA_ONLYm,
    DST_COMPRESSION_RAM_DBGCTRLr,
    DST_COMPRESSION_TCAM_ONLYm,
    ECMP_CONFIGr,
    ECMP_RANDOM_LB_CONFIGr,
    ECN_CONTROLr,
    EDB_1DBG_Ar,
    EDB_1DBG_Bm,
    EFP_CAM_BIST_CONFIGr,
    EFP_CAM_BIST_CONTROLr,
    EFP_CAM_BIST_DBG_DATAr,
    EFP_CAM_BIST_STATUSr,
    EFP_CLASSID_SELECTORr,
    EFP_COUNTER_TABLEm,
    EFP_KEY4_DVP_SELECTORr,
    EFP_KEY4_MDL_SELECTORr,
    EFP_KEY8_DVP_SELECTORr,
    EFP_METER_CONTROLr,
    EFP_METER_TABLEm,
    EFP_PARITY_CONTROLr,
    EFP_POLICY_TABLEm,
    EFP_RAM_CONTROLr,
    EFP_RAM_CONTROL_1_64r,
    EFP_RAM_CONTROL_2_64r,
    EFP_RAM_CONTROL_3r,
    EFP_RAM_CONTROL_4r,
    EFP_RAM_CONTROL_5r,
    EFP_SLICE_CONTROLr,
    EFP_SLICE_MAPr,
    EFP_TCAMm,
    EGR_1588_EGRESS_CTRLr,
    EGR_1588_INGRESS_CTRLr,
    EGR_1588_LINK_DELAY_64r,
    EGR_1588_PARSING_CONTROLr,
    EGR_1588_SAm,
    EGR_ARB_MISC_CONTROLr,
    EGR_ARB_TIMEOUT_CONTROLr,
    EGR_CONFIGr,
    EGR_CONFIG_1r,
    EGR_COUNTER_CONTROLr,
    EGR_DATABUF_ISO_CONTROL_1r,
    EGR_DATABUF_LVM_CONTROL_1r,
    EGR_DATABUF_RAM_CONTROL_1r,
    EGR_DATABUF_RAM_CONTROL_2r,
    EGR_DATABUF_RAM_CONTROL_3r,
    EGR_DATABUF_RAM_CONTROL_4r,
    EGR_DATABUF_RAM_CONTROL_5r,
    EGR_DATABUF_RDT_CONTROL_1r,
    EGR_DATABUF_WBT_CONTROL_1r,
    EGR_DBGr,
    EGR_DEV_TO_PHYS_MAPr,
    EGR_DROP_VECTORr,
    EGR_DSCP_TABLEm,
    EGR_DVP_ATTRIBUTEm,
    EGR_DVP_ATTRIBUTE_1m,
    EGR_ECN_CONTROLr,
    EGR_ECN_COUNTER_64r,
    EGR_EDATABUF_EN_COR_ERR_RPTr,
    EGR_EDATABUF_EN_COR_ERR_RPT_1r,
    EGR_EDATABUF_PARITY_CONTROLr,
    EGR_EDATABUF_PDA_CONTROLr,
    EGR_EDB_CTRL_PARITY_ENr,
    EGR_EDB_MISC_CTRLr,
    EGR_EFPMOD_RAM_CONTROLr,
    EGR_EFPMOD_SER_CONTROLr,
    EGR_EFPPARS_SER_CONTROLr,
    EGR_EFP_CNTR_UPDATE_CONTROLr,
    EGR_EFP_EVICTION_CONTROLr,
    EGR_EFP_EVICTION_SEEDr,
    EGR_EFP_EVICTION_THRESHOLDr,
    EGR_EHCPM_ECC_PARITY_CONTROLr,
    EGR_EHCPM_EN_COR_ERR_RPTr,
    EGR_EHCPM_RAM_CONTROLr,
    EGR_EHCPM_SER_CONTROLr,
    EGR_EL3_ECC_PARITY_CONTROLr,
    EGR_EL3_EN_COR_ERR_RPTr,
    EGR_EL3_PM_CONTROLr,
    EGR_EL3_RAM_CONTROL_2_64r,
    EGR_EL3_RAM_CONTROL_3r,
    EGR_EL3_RAM_CONTROL_4r,
    EGR_EL3_RAM_CONTROL_5r,
    EGR_EL3_RAM_CONTROL_6r,
    EGR_EL3_RAM_CONTROL_64r,
    EGR_EM_MTP_INDEXm,
    EGR_ENABLEm,
    EGR_EPMOD_SER_CONTROLr,
    EGR_ETAG_MULTICAST_RANGEr,
    EGR_ETAG_PCP_MAPPINGm,
    EGR_FLEXIBLE_IPV6_EXT_HDRr,
    EGR_FLEX_CTR_COS_MAPm,
    EGR_FLEX_CTR_COUNTER_TABLE_0m,
    EGR_FLEX_CTR_COUNTER_TABLE_1m,
    EGR_FLEX_CTR_COUNTER_TABLE_2m,
    EGR_FLEX_CTR_COUNTER_TABLE_3m,
    EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r,
    EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r,
    EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r,
    EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r,
    EGR_FLEX_CTR_COUNTER_UPDATE_CONTROLr,
    EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r,
    EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r,
    EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r,
    EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r,
    EGR_FLEX_CTR_EVICTION_CONTROL_POOLr,
    EGR_FLEX_CTR_EVICTION_CONTROL_POOL_0r,
    EGR_FLEX_CTR_EVICTION_CONTROL_POOL_1r,
    EGR_FLEX_CTR_EVICTION_CONTROL_POOL_2r,
    EGR_FLEX_CTR_EVICTION_CONTROL_POOL_3r,
    EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_0r,
    EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_1r,
    EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_2r,
    EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_3r,
    EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_0r,
    EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_1r,
    EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_2r,
    EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_3r,
    EGR_FLEX_CTR_OFFSET_TABLE_0m,
    EGR_FLEX_CTR_OFFSET_TABLE_1m,
    EGR_FLEX_CTR_OFFSET_TABLE_2m,
    EGR_FLEX_CTR_OFFSET_TABLE_3m,
    EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r,
    EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r,
    EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r,
    EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r,
    EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEYr,
    EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r,
    EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r,
    EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r,
    EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r,
    EGR_FLEX_CTR_PKT_PRI_MAPm,
    EGR_FLEX_CTR_PKT_RES_MAPm,
    EGR_FLEX_CTR_PORT_MAPm,
    EGR_FLEX_CTR_PRI_CNG_MAPm,
    EGR_FLEX_CTR_TOS_MAPm,
    EGR_FRAGMENT_ID_TABLEm,
    EGR_GPP_ATTRIBUTESm,
    EGR_GPP_ATTRIBUTES_MODBASEm,
    EGR_HBFC_CNTAG_ETHERTYPE_2r,
    EGR_HG_EH_CONTROL_64r,
    EGR_HG_HDR_PROT_STATUS_TX_CONTROLr,
    EGR_HW_RESET_CONTROL_0r,
    EGR_HW_RESET_CONTROL_1r,
    EGR_IM_MTP_INDEXm,
    EGR_INGRESS_PORT_TPID_SELECTr,
    EGR_ING_PORTm,
    EGR_INTR_ENABLEr,
    EGR_INTR_STATUSr,
    EGR_INT_CN_TO_IP_MAPPINGm,
    EGR_INT_CN_UPDATEm,
    EGR_IPMCm,
    EGR_IPMC_CFG2r,
    EGR_IP_CUT_THRU_CLASSm,
    EGR_IP_TO_INT_CN_MAPPINGm,
    EGR_IP_TUNNELm,
    EGR_IP_TUNNEL_IPV6m,
    EGR_IP_TUNNEL_MPLSm,
    EGR_L1_CLK_RECOVERY_CTRLr,
    EGR_L2GRE_CONTROLr,
    EGR_L3_INTFm,
    EGR_L3_NEXT_HOPm,
    EGR_L3_TUNNEL_PFM_VIDr,
    EGR_LATENCY_MODEr,
    EGR_MACDA_OUI_PROFILEm,
    EGR_MAC_DA_PROFILEm,
    EGR_MAP_MHm,
    EGR_MASKm,
    EGR_MASK_MODBASEm,
    EGR_MAX_USED_ENTRIESm,
    EGR_MC_CONTROL_1r,
    EGR_MC_CONTROL_2r,
    EGR_MIM_ETHERTYPEr,
    EGR_MIRROR_ENCAP_CONTROLm,
    EGR_MIRROR_ENCAP_DATA_1m,
    EGR_MIRROR_ENCAP_DATA_2m,
    EGR_MIRROR_SELECTr,
    EGR_MISC_XMIT_START_COUNTr,
    EGR_MMU_CELL_CREDITr,
    EGR_MMU_REQUESTSm,
    EGR_MODMAP_CTRLr,
    EGR_MOD_MAP_TABLEm,
    EGR_MPLS_EXP_MAPPING_1m,
    EGR_MPLS_EXP_MAPPING_2m,
    EGR_MPLS_EXP_PRI_MAPPINGm,
    EGR_MPLS_PRI_MAPPINGm,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm,
    EGR_MTUr,
    EGR_NAT_PACKET_EDIT_INFOm,
    EGR_NIV_CONFIGr,
    EGR_NIV_ETHERTYPEr,
    EGR_NIV_ETHERTYPE_2r,
    EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASSm,
    EGR_OUTER_TPIDr,
    EGR_OUTER_TPID_0r,
    EGR_OUTER_TPID_1r,
    EGR_OUTER_TPID_2r,
    EGR_OUTER_TPID_3r,
    EGR_PERQ_CNTR_UPDATE_CONTROLr,
    EGR_PERQ_EVICTION_CONTROLr,
    EGR_PERQ_EVICTION_SEEDr,
    EGR_PERQ_EVICTION_THRESHOLDr,
    EGR_PERQ_XMT_COUNTERSm,
    EGR_PER_PORT_BUFFER_SFT_RESETm,
    EGR_PE_ETHERTYPEr,
    EGR_PE_ETHERTYPE_2r,
    EGR_PKT_MODS_CONTROLr,
    EGR_PORTm,
    EGR_PORT_1r,
    EGR_PORT_BUFFER_CLK_SHUTDOWNr,
    EGR_PORT_BUFFER_SFT_RESET_0r,
    EGR_PORT_CREDIT_RESETm,
    EGR_PORT_REQUESTSm,
    EGR_PORT_TO_NHI_MAPPINGr,
    EGR_PRI_CNG_MAPm,
    EGR_PVLAN_EPORT_CONTROLr,
    EGR_PW_INIT_COUNTERSm,
    EGR_QCN_CNTAG_ETHERTYPEr,
    EGR_QCN_CNTAG_ETHERTYPE_2r,
    EGR_Q_BEGINr,
    EGR_Q_ENDr,
    EGR_SBS_CONTROLr,
    EGR_SER_FIFOm,
    EGR_SER_FIFO_CTRLr,
    EGR_SER_FIFO_STATUSr,
    EGR_SFLOW_CPU_COS_CONFIGr,
    EGR_SF_SRC_MODID_CHECKr,
    EGR_SHAPING_CONTROLr,
    EGR_SPECIAL_DROP_CTRLr,
    EGR_SPECIAL_DROP_CTRL_2r,
    EGR_SYS_RSVD_VIDr,
    EGR_TDM_ERRr,
    EGR_TRILL_HEADER_ATTRIBUTESr,
    EGR_TRILL_PARSE_CONTROLm,
    EGR_TRILL_PARSE_CONTROL_2m,
    EGR_TRILL_RBRIDGE_NICKNAMESm,
    EGR_TRILL_TREE_PROFILEm,
    EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED_64r,
    EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_64r,
    EGR_TRILL_TX_PKTS_64r,
    EGR_TUNNEL_ECN_ENCAPm,
    EGR_TUNNEL_ECN_ENCAP_2m,
    EGR_TUNNEL_ID_MASKr,
    EGR_TUNNEL_PIMDR1_CFG0r,
    EGR_TUNNEL_PIMDR1_CFG1r,
    EGR_TUNNEL_PIMDR2_CFG0r,
    EGR_TUNNEL_PIMDR2_CFG1r,
    EGR_VFIm,
    EGR_VLANm,
    EGR_VLAN_CONTROL_1r,
    EGR_VLAN_CONTROL_2r,
    EGR_VLAN_CONTROL_3r,
    EGR_VLAN_RAM_CONTROL_1_64r,
    EGR_VLAN_RAM_CONTROL_2_64r,
    EGR_VLAN_RAM_CONTROL_3_64r,
    EGR_VLAN_RAM_CONTROL_4_64r,
    EGR_VLAN_RAM_CONTROL_5r,
    EGR_VLAN_RAM_CONTROL_6r,
    EGR_VLAN_RAM_CONTROL_7r,
    EGR_VLAN_RAM_CONTROL_8r,
    EGR_VLAN_RAM_CONTROL_PDAHr,
    EGR_VLAN_RAM_CONTROL_PMr,
    EGR_VLAN_SER_CONTROLr,
    EGR_VLAN_STGm,
    EGR_VLAN_TAG_ACTION_FOR_BYPASSr,
    EGR_VLAN_TAG_ACTION_PROFILEm,
    EGR_VLAN_XLATEm,
    EGR_VLAN_XLATE_CONTROLr,
    EGR_VLAN_XLATE_ECCm,
    EGR_VLAN_XLATE_HASH_CONTROLr,
    EGR_VLAN_XLATE_LPm,
    EGR_VNTAG_ETAG_PROFILEm,
    EGR_VPLAG_GROUPm,
    EGR_VPLAG_MEMBERm,
    EGR_VP_VLAN_MEMBERSHIPm,
    EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr,
    EGR_VXLAN_CONTROLr,
    EGR_VXLT_ACTION_TABLE_Am,
    EGR_VXLT_ACTION_TABLE_Bm,
    EGR_VXLT_REMAP_TABLE_Am,
    EGR_VXLT_REMAP_TABLE_Bm,
    EGR_WESP_PROTO_CONTROLr,
    EGR_XMIT_START_COUNTm,
    EH_MASK_PROFILEm,
    EMIRROR_CONTROLm,
    EMIRROR_CONTROL1m,
    EMIRROR_CONTROL2m,
    EMIRROR_CONTROL3m,
    EM_MTP_INDEXm,
    ENQS_ASF_ERRORr,
    ENQS_CONFIGr,
    EPC_LINK_BMAPm,
    ETAG_MULTICAST_RANGEr,
    ETHERTYPE_MAPr,
    EXACT_MATCH_2m,
    EXACT_MATCH_2_ENTRY_ONLYm,
    EXACT_MATCH_4m,
    EXACT_MATCH_4_ENTRY_ONLYm,
    EXACT_MATCH_ACTION_PROFILEm,
    EXACT_MATCH_DEFAULT_POLICYm,
    EXACT_MATCH_HIT_ONLYm,
    EXACT_MATCH_KEY_GEN_MASKm,
    EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm,
    EXACT_MATCH_LOGICAL_TABLE_SELECTm,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIGr,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_DBG_DATAr,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm,
    EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm,
    EXACT_MATCH_QOS_ACTIONS_PROFILEm,
    EXACT_MATCH_QOS_CONTROLr,
    FAST_TRUNK_GROUPm,
    FLEXIBLE_IPV6_EXT_HDRr,
    FPEM_CONTROLr,
    FPEM_ECCm,
    FPEM_LPm,
    FP_METER_TM0r,
    FP_METER_TM1r,
    FP_METER_TM2r,
    FP_METER_TM3r,
    FP_POLICY_LVMr,
    FP_POLICY_PDA_64r,
    FP_POLICY_TMr,
    FP_UDF_OFFSETm,
    FP_UDF_TCAMm,
    FREE_LIST_DEBUG_TMr,
    FROM_REMOTE_CPU_DAr,
    FROM_REMOTE_CPU_DA0r,
    FROM_REMOTE_CPU_DA1r,
    FROM_REMOTE_CPU_ETHERTYPEr,
    FROM_REMOTE_CPU_SIGNATUREr,
    GLOBAL_MPLS_RANGE_1_LOWERr,
    GLOBAL_MPLS_RANGE_1_UPPERr,
    GLOBAL_MPLS_RANGE_2_LOWERr,
    GLOBAL_MPLS_RANGE_2_UPPERr,
    GLOBAL_MPLS_RANGE_LOWERr,
    GLOBAL_MPLS_RANGE_UPPERr,
    GTP_PORT_TABLEm,
    HASH_CONTROLr,
    HG_EH_CONTROLr,
    HG_LOOKUP_DESTINATIONr,
    HG_TRUNK_BITMAPm,
    HG_TRUNK_FAILOVER_ENABLEm,
    HG_TRUNK_FAILOVER_SETm,
    HG_TRUNK_GROUPm,
    HG_TRUNK_MEMBERm,
    HG_TRUNK_MODEm,
    HG_TRUNK_RAND_LB_SEEDr,
    HG_TRUNK_RR_CNTm,
    HIGIG_TRUNK_CONTROLm,
    IBCAST_64r,
    ICFG_EN_COR_ERR_RPTr,
    ICMP_ERROR_TYPEr,
    ICONTROL_OPCODE_BITMAPm,
    ICTRL_64r,
    IDB_CA_CPU_CONTROLr,
    IDB_CA_CPU_CT_CONTROLr,
    IDB_CA_CPU_ECC_STATUSr,
    IDB_CA_CPU_HW_CONTROLr,
    IDB_CA_CPU_HW_STATUSr,
    IDB_CA_LPBK_CONTROLr,
    IDB_CA_LPBK_CT_CONTROLr,
    IDB_CA_LPBK_ECC_STATUSr,
    IDB_CA_LPBK_HW_CONTROLr,
    IDB_CA_LPBK_HW_STATUSr,
    IDB_DBG_Br,
    IDB_HW_CONTROLr,
    IDB_IS_TDM_CAL_ECC_STATUSr,
    IDB_OBM0_BANK_CONFIGr,
    IDB_OBM0_CA_CONTROLr,
    IDB_OBM0_CA_CT_CONTROLr,
    IDB_OBM0_CA_ECC_STATUSr,
    IDB_OBM0_CA_HW_CONTROLr,
    IDB_OBM0_CA_HW_STATUSr,
    IDB_OBM0_CA_POINTER_STATUSr,
    IDB_OBM0_CONTROLr,
    IDB_OBM0_CT_THRESHOLDr,
    IDB_OBM0_DATA_ECC_STATUSr,
    IDB_OBM0_DBG_Ar,
    IDB_OBM0_DSCP_MAP_PORT0m,
    IDB_OBM0_DSCP_MAP_PORT1m,
    IDB_OBM0_DSCP_MAP_PORT2m,
    IDB_OBM0_DSCP_MAP_PORT3m,
    IDB_OBM0_ETAG_MAP_PORT0m,
    IDB_OBM0_ETAG_MAP_PORT1m,
    IDB_OBM0_ETAG_MAP_PORT2m,
    IDB_OBM0_ETAG_MAP_PORT3m,
    IDB_OBM0_FC_THRESHOLDr,
    IDB_OBM0_FLOW_CONTROL_CONFIGr,
    IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM0_INNER_TPIDr,
    IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM0_MAX_USAGEr,
    IDB_OBM0_MAX_USAGE_SELECTr,
    IDB_OBM0_NIV_ETHERTYPEr,
    IDB_OBM0_OUTER_TPIDr,
    IDB_OBM0_OUTER_TPID_0r,
    IDB_OBM0_OUTER_TPID_1r,
    IDB_OBM0_OUTER_TPID_2r,
    IDB_OBM0_OUTER_TPID_3r,
    IDB_OBM0_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM0_PE_ETHERTYPEr,
    IDB_OBM0_PORT_CONFIGr,
    IDB_OBM0_PRI_MAP_PORT0m,
    IDB_OBM0_PRI_MAP_PORT1m,
    IDB_OBM0_PRI_MAP_PORT2m,
    IDB_OBM0_PRI_MAP_PORT3m,
    IDB_OBM0_PROTOCOL_CONTROL_0r,
    IDB_OBM0_PROTOCOL_CONTROL_1r,
    IDB_OBM0_PROTOCOL_CONTROL_2r,
    IDB_OBM0_QUEUE_ECC_STATUSr,
    IDB_OBM0_QUEUE_SER_CONTROLr,
    IDB_OBM0_RAM_CONTROLr,
    IDB_OBM0_SER_CONTROLr,
    IDB_OBM0_SHARED_CONFIGr,
    IDB_OBM0_SHARED_USAGEr,
    IDB_OBM0_THRESHOLDr,
    IDB_OBM0_USAGEr,
    IDB_OBM1_BANK_CONFIGr,
    IDB_OBM1_CA_CONTROLr,
    IDB_OBM1_CA_CT_CONTROLr,
    IDB_OBM1_CA_ECC_STATUSr,
    IDB_OBM1_CA_HW_CONTROLr,
    IDB_OBM1_CA_HW_STATUSr,
    IDB_OBM1_CA_POINTER_STATUSr,
    IDB_OBM1_CONTROLr,
    IDB_OBM1_CT_THRESHOLDr,
    IDB_OBM1_DATA_ECC_STATUSr,
    IDB_OBM1_DBG_Ar,
    IDB_OBM1_DSCP_MAP_PORT0m,
    IDB_OBM1_DSCP_MAP_PORT1m,
    IDB_OBM1_DSCP_MAP_PORT2m,
    IDB_OBM1_DSCP_MAP_PORT3m,
    IDB_OBM1_ETAG_MAP_PORT0m,
    IDB_OBM1_ETAG_MAP_PORT1m,
    IDB_OBM1_ETAG_MAP_PORT2m,
    IDB_OBM1_ETAG_MAP_PORT3m,
    IDB_OBM1_FC_THRESHOLDr,
    IDB_OBM1_FLOW_CONTROL_CONFIGr,
    IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM1_INNER_TPIDr,
    IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM1_MAX_USAGEr,
    IDB_OBM1_MAX_USAGE_SELECTr,
    IDB_OBM1_NIV_ETHERTYPEr,
    IDB_OBM1_OUTER_TPIDr,
    IDB_OBM1_OUTER_TPID_0r,
    IDB_OBM1_OUTER_TPID_1r,
    IDB_OBM1_OUTER_TPID_2r,
    IDB_OBM1_OUTER_TPID_3r,
    IDB_OBM1_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM1_PE_ETHERTYPEr,
    IDB_OBM1_PORT_CONFIGr,
    IDB_OBM1_PRI_MAP_PORT0m,
    IDB_OBM1_PRI_MAP_PORT1m,
    IDB_OBM1_PRI_MAP_PORT2m,
    IDB_OBM1_PRI_MAP_PORT3m,
    IDB_OBM1_PROTOCOL_CONTROL_0r,
    IDB_OBM1_PROTOCOL_CONTROL_1r,
    IDB_OBM1_PROTOCOL_CONTROL_2r,
    IDB_OBM1_QUEUE_ECC_STATUSr,
    IDB_OBM1_QUEUE_SER_CONTROLr,
    IDB_OBM1_RAM_CONTROLr,
    IDB_OBM1_SER_CONTROLr,
    IDB_OBM1_SHARED_CONFIGr,
    IDB_OBM1_SHARED_USAGEr,
    IDB_OBM1_THRESHOLDr,
    IDB_OBM1_USAGEr,
    IDB_OBM2_BANK_CONFIGr,
    IDB_OBM2_CA_CONTROLr,
    IDB_OBM2_CA_CT_CONTROLr,
    IDB_OBM2_CA_ECC_STATUSr,
    IDB_OBM2_CA_HW_CONTROLr,
    IDB_OBM2_CA_HW_STATUSr,
    IDB_OBM2_CA_POINTER_STATUSr,
    IDB_OBM2_CONTROLr,
    IDB_OBM2_CT_THRESHOLDr,
    IDB_OBM2_DATA_ECC_STATUSr,
    IDB_OBM2_DBG_Ar,
    IDB_OBM2_DSCP_MAP_PORT0m,
    IDB_OBM2_DSCP_MAP_PORT1m,
    IDB_OBM2_DSCP_MAP_PORT2m,
    IDB_OBM2_DSCP_MAP_PORT3m,
    IDB_OBM2_ETAG_MAP_PORT0m,
    IDB_OBM2_ETAG_MAP_PORT1m,
    IDB_OBM2_ETAG_MAP_PORT2m,
    IDB_OBM2_ETAG_MAP_PORT3m,
    IDB_OBM2_FC_THRESHOLDr,
    IDB_OBM2_FLOW_CONTROL_CONFIGr,
    IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM2_INNER_TPIDr,
    IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM2_MAX_USAGEr,
    IDB_OBM2_MAX_USAGE_SELECTr,
    IDB_OBM2_NIV_ETHERTYPEr,
    IDB_OBM2_OUTER_TPIDr,
    IDB_OBM2_OUTER_TPID_0r,
    IDB_OBM2_OUTER_TPID_1r,
    IDB_OBM2_OUTER_TPID_2r,
    IDB_OBM2_OUTER_TPID_3r,
    IDB_OBM2_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM2_PE_ETHERTYPEr,
    IDB_OBM2_PORT_CONFIGr,
    IDB_OBM2_PRI_MAP_PORT0m,
    IDB_OBM2_PRI_MAP_PORT1m,
    IDB_OBM2_PRI_MAP_PORT2m,
    IDB_OBM2_PRI_MAP_PORT3m,
    IDB_OBM2_PROTOCOL_CONTROL_0r,
    IDB_OBM2_PROTOCOL_CONTROL_1r,
    IDB_OBM2_PROTOCOL_CONTROL_2r,
    IDB_OBM2_QUEUE_ECC_STATUSr,
    IDB_OBM2_QUEUE_SER_CONTROLr,
    IDB_OBM2_RAM_CONTROLr,
    IDB_OBM2_SER_CONTROLr,
    IDB_OBM2_SHARED_CONFIGr,
    IDB_OBM2_SHARED_USAGEr,
    IDB_OBM2_THRESHOLDr,
    IDB_OBM2_USAGEr,
    IDB_OBM3_BANK_CONFIGr,
    IDB_OBM3_CA_CONTROLr,
    IDB_OBM3_CA_CT_CONTROLr,
    IDB_OBM3_CA_ECC_STATUSr,
    IDB_OBM3_CA_HW_CONTROLr,
    IDB_OBM3_CA_HW_STATUSr,
    IDB_OBM3_CA_POINTER_STATUSr,
    IDB_OBM3_CONTROLr,
    IDB_OBM3_CT_THRESHOLDr,
    IDB_OBM3_DATA_ECC_STATUSr,
    IDB_OBM3_DBG_Ar,
    IDB_OBM3_DSCP_MAP_PORT0m,
    IDB_OBM3_DSCP_MAP_PORT1m,
    IDB_OBM3_DSCP_MAP_PORT2m,
    IDB_OBM3_DSCP_MAP_PORT3m,
    IDB_OBM3_ETAG_MAP_PORT0m,
    IDB_OBM3_ETAG_MAP_PORT1m,
    IDB_OBM3_ETAG_MAP_PORT2m,
    IDB_OBM3_ETAG_MAP_PORT3m,
    IDB_OBM3_FC_THRESHOLDr,
    IDB_OBM3_FLOW_CONTROL_CONFIGr,
    IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM3_INNER_TPIDr,
    IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM3_MAX_USAGEr,
    IDB_OBM3_MAX_USAGE_SELECTr,
    IDB_OBM3_NIV_ETHERTYPEr,
    IDB_OBM3_OUTER_TPIDr,
    IDB_OBM3_OUTER_TPID_0r,
    IDB_OBM3_OUTER_TPID_1r,
    IDB_OBM3_OUTER_TPID_2r,
    IDB_OBM3_OUTER_TPID_3r,
    IDB_OBM3_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM3_PE_ETHERTYPEr,
    IDB_OBM3_PORT_CONFIGr,
    IDB_OBM3_PRI_MAP_PORT0m,
    IDB_OBM3_PRI_MAP_PORT1m,
    IDB_OBM3_PRI_MAP_PORT2m,
    IDB_OBM3_PRI_MAP_PORT3m,
    IDB_OBM3_PROTOCOL_CONTROL_0r,
    IDB_OBM3_PROTOCOL_CONTROL_1r,
    IDB_OBM3_PROTOCOL_CONTROL_2r,
    IDB_OBM3_QUEUE_ECC_STATUSr,
    IDB_OBM3_QUEUE_SER_CONTROLr,
    IDB_OBM3_RAM_CONTROLr,
    IDB_OBM3_SER_CONTROLr,
    IDB_OBM3_SHARED_CONFIGr,
    IDB_OBM3_SHARED_USAGEr,
    IDB_OBM3_THRESHOLDr,
    IDB_OBM3_USAGEr,
    IDB_OBM4_BANK_CONFIGr,
    IDB_OBM4_CA_CONTROLr,
    IDB_OBM4_CA_CT_CONTROLr,
    IDB_OBM4_CA_ECC_STATUSr,
    IDB_OBM4_CA_HW_CONTROLr,
    IDB_OBM4_CA_HW_STATUSr,
    IDB_OBM4_CA_POINTER_STATUSr,
    IDB_OBM4_CONTROLr,
    IDB_OBM4_CT_THRESHOLDr,
    IDB_OBM4_DATA_ECC_STATUSr,
    IDB_OBM4_DBG_Ar,
    IDB_OBM4_DSCP_MAP_PORT0m,
    IDB_OBM4_DSCP_MAP_PORT1m,
    IDB_OBM4_DSCP_MAP_PORT2m,
    IDB_OBM4_DSCP_MAP_PORT3m,
    IDB_OBM4_ETAG_MAP_PORT0m,
    IDB_OBM4_ETAG_MAP_PORT1m,
    IDB_OBM4_ETAG_MAP_PORT2m,
    IDB_OBM4_ETAG_MAP_PORT3m,
    IDB_OBM4_FC_THRESHOLDr,
    IDB_OBM4_FLOW_CONTROL_CONFIGr,
    IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM4_INNER_TPIDr,
    IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM4_MAX_USAGEr,
    IDB_OBM4_MAX_USAGE_SELECTr,
    IDB_OBM4_NIV_ETHERTYPEr,
    IDB_OBM4_OUTER_TPIDr,
    IDB_OBM4_OUTER_TPID_0r,
    IDB_OBM4_OUTER_TPID_1r,
    IDB_OBM4_OUTER_TPID_2r,
    IDB_OBM4_OUTER_TPID_3r,
    IDB_OBM4_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM4_PE_ETHERTYPEr,
    IDB_OBM4_PORT_CONFIGr,
    IDB_OBM4_PRI_MAP_PORT0m,
    IDB_OBM4_PRI_MAP_PORT1m,
    IDB_OBM4_PRI_MAP_PORT2m,
    IDB_OBM4_PRI_MAP_PORT3m,
    IDB_OBM4_PROTOCOL_CONTROL_0r,
    IDB_OBM4_PROTOCOL_CONTROL_1r,
    IDB_OBM4_PROTOCOL_CONTROL_2r,
    IDB_OBM4_QUEUE_ECC_STATUSr,
    IDB_OBM4_QUEUE_SER_CONTROLr,
    IDB_OBM4_RAM_CONTROLr,
    IDB_OBM4_SER_CONTROLr,
    IDB_OBM4_SHARED_CONFIGr,
    IDB_OBM4_SHARED_USAGEr,
    IDB_OBM4_THRESHOLDr,
    IDB_OBM4_USAGEr,
    IDB_OBM5_BANK_CONFIGr,
    IDB_OBM5_CA_CONTROLr,
    IDB_OBM5_CA_CT_CONTROLr,
    IDB_OBM5_CA_ECC_STATUSr,
    IDB_OBM5_CA_HW_CONTROLr,
    IDB_OBM5_CA_HW_STATUSr,
    IDB_OBM5_CA_POINTER_STATUSr,
    IDB_OBM5_CONTROLr,
    IDB_OBM5_CT_THRESHOLDr,
    IDB_OBM5_DATA_ECC_STATUSr,
    IDB_OBM5_DBG_Ar,
    IDB_OBM5_DSCP_MAP_PORT0m,
    IDB_OBM5_DSCP_MAP_PORT1m,
    IDB_OBM5_DSCP_MAP_PORT2m,
    IDB_OBM5_DSCP_MAP_PORT3m,
    IDB_OBM5_ETAG_MAP_PORT0m,
    IDB_OBM5_ETAG_MAP_PORT1m,
    IDB_OBM5_ETAG_MAP_PORT2m,
    IDB_OBM5_ETAG_MAP_PORT3m,
    IDB_OBM5_FC_THRESHOLDr,
    IDB_OBM5_FLOW_CONTROL_CONFIGr,
    IDB_OBM5_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM5_INNER_TPIDr,
    IDB_OBM5_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM5_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM5_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM5_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM5_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM5_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM5_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM5_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM5_MAX_USAGEr,
    IDB_OBM5_MAX_USAGE_SELECTr,
    IDB_OBM5_NIV_ETHERTYPEr,
    IDB_OBM5_OUTER_TPIDr,
    IDB_OBM5_OUTER_TPID_0r,
    IDB_OBM5_OUTER_TPID_1r,
    IDB_OBM5_OUTER_TPID_2r,
    IDB_OBM5_OUTER_TPID_3r,
    IDB_OBM5_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM5_PE_ETHERTYPEr,
    IDB_OBM5_PORT_CONFIGr,
    IDB_OBM5_PRI_MAP_PORT0m,
    IDB_OBM5_PRI_MAP_PORT1m,
    IDB_OBM5_PRI_MAP_PORT2m,
    IDB_OBM5_PRI_MAP_PORT3m,
    IDB_OBM5_PROTOCOL_CONTROL_0r,
    IDB_OBM5_PROTOCOL_CONTROL_1r,
    IDB_OBM5_PROTOCOL_CONTROL_2r,
    IDB_OBM5_QUEUE_ECC_STATUSr,
    IDB_OBM5_QUEUE_SER_CONTROLr,
    IDB_OBM5_RAM_CONTROLr,
    IDB_OBM5_SER_CONTROLr,
    IDB_OBM5_SHARED_CONFIGr,
    IDB_OBM5_SHARED_USAGEr,
    IDB_OBM5_THRESHOLDr,
    IDB_OBM5_USAGEr,
    IDB_OBM6_BANK_CONFIGr,
    IDB_OBM6_CA_CONTROLr,
    IDB_OBM6_CA_CT_CONTROLr,
    IDB_OBM6_CA_ECC_STATUSr,
    IDB_OBM6_CA_HW_CONTROLr,
    IDB_OBM6_CA_HW_STATUSr,
    IDB_OBM6_CA_POINTER_STATUSr,
    IDB_OBM6_CONTROLr,
    IDB_OBM6_CT_THRESHOLDr,
    IDB_OBM6_DATA_ECC_STATUSr,
    IDB_OBM6_DBG_Ar,
    IDB_OBM6_DSCP_MAP_PORT0m,
    IDB_OBM6_DSCP_MAP_PORT1m,
    IDB_OBM6_DSCP_MAP_PORT2m,
    IDB_OBM6_DSCP_MAP_PORT3m,
    IDB_OBM6_ETAG_MAP_PORT0m,
    IDB_OBM6_ETAG_MAP_PORT1m,
    IDB_OBM6_ETAG_MAP_PORT2m,
    IDB_OBM6_ETAG_MAP_PORT3m,
    IDB_OBM6_FC_THRESHOLDr,
    IDB_OBM6_FLOW_CONTROL_CONFIGr,
    IDB_OBM6_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM6_INNER_TPIDr,
    IDB_OBM6_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM6_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM6_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM6_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM6_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM6_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM6_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM6_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM6_MAX_USAGEr,
    IDB_OBM6_MAX_USAGE_SELECTr,
    IDB_OBM6_NIV_ETHERTYPEr,
    IDB_OBM6_OUTER_TPIDr,
    IDB_OBM6_OUTER_TPID_0r,
    IDB_OBM6_OUTER_TPID_1r,
    IDB_OBM6_OUTER_TPID_2r,
    IDB_OBM6_OUTER_TPID_3r,
    IDB_OBM6_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM6_PE_ETHERTYPEr,
    IDB_OBM6_PORT_CONFIGr,
    IDB_OBM6_PRI_MAP_PORT0m,
    IDB_OBM6_PRI_MAP_PORT1m,
    IDB_OBM6_PRI_MAP_PORT2m,
    IDB_OBM6_PRI_MAP_PORT3m,
    IDB_OBM6_PROTOCOL_CONTROL_0r,
    IDB_OBM6_PROTOCOL_CONTROL_1r,
    IDB_OBM6_PROTOCOL_CONTROL_2r,
    IDB_OBM6_QUEUE_ECC_STATUSr,
    IDB_OBM6_QUEUE_SER_CONTROLr,
    IDB_OBM6_RAM_CONTROLr,
    IDB_OBM6_SER_CONTROLr,
    IDB_OBM6_SHARED_CONFIGr,
    IDB_OBM6_SHARED_USAGEr,
    IDB_OBM6_THRESHOLDr,
    IDB_OBM6_USAGEr,
    IDB_OBM7_BANK_CONFIGr,
    IDB_OBM7_CA_CONTROLr,
    IDB_OBM7_CA_CT_CONTROLr,
    IDB_OBM7_CA_ECC_STATUSr,
    IDB_OBM7_CA_HW_CONTROLr,
    IDB_OBM7_CA_HW_STATUSr,
    IDB_OBM7_CA_POINTER_STATUSr,
    IDB_OBM7_CONTROLr,
    IDB_OBM7_CT_THRESHOLDr,
    IDB_OBM7_DATA_ECC_STATUSr,
    IDB_OBM7_DBG_Ar,
    IDB_OBM7_DSCP_MAP_PORT0m,
    IDB_OBM7_DSCP_MAP_PORT1m,
    IDB_OBM7_DSCP_MAP_PORT2m,
    IDB_OBM7_DSCP_MAP_PORT3m,
    IDB_OBM7_ETAG_MAP_PORT0m,
    IDB_OBM7_ETAG_MAP_PORT1m,
    IDB_OBM7_ETAG_MAP_PORT2m,
    IDB_OBM7_ETAG_MAP_PORT3m,
    IDB_OBM7_FC_THRESHOLDr,
    IDB_OBM7_FLOW_CONTROL_CONFIGr,
    IDB_OBM7_FLOW_CONTROL_EVENT_COUNTr,
    IDB_OBM7_INNER_TPIDr,
    IDB_OBM7_LOSSLESS0_BYTE_DROP_COUNTr,
    IDB_OBM7_LOSSLESS0_PKT_DROP_COUNTr,
    IDB_OBM7_LOSSLESS1_BYTE_DROP_COUNTr,
    IDB_OBM7_LOSSLESS1_PKT_DROP_COUNTr,
    IDB_OBM7_LOSSY_HI_BYTE_DROP_COUNTr,
    IDB_OBM7_LOSSY_HI_PKT_DROP_COUNTr,
    IDB_OBM7_LOSSY_LO_BYTE_DROP_COUNTr,
    IDB_OBM7_LOSSY_LO_PKT_DROP_COUNTr,
    IDB_OBM7_MAX_USAGEr,
    IDB_OBM7_MAX_USAGE_SELECTr,
    IDB_OBM7_NIV_ETHERTYPEr,
    IDB_OBM7_OUTER_TPIDr,
    IDB_OBM7_OUTER_TPID_0r,
    IDB_OBM7_OUTER_TPID_1r,
    IDB_OBM7_OUTER_TPID_2r,
    IDB_OBM7_OUTER_TPID_3r,
    IDB_OBM7_OVERSUB_MON_PARITY_STATUSr,
    IDB_OBM7_PE_ETHERTYPEr,
    IDB_OBM7_PORT_CONFIGr,
    IDB_OBM7_PRI_MAP_PORT0m,
    IDB_OBM7_PRI_MAP_PORT1m,
    IDB_OBM7_PRI_MAP_PORT2m,
    IDB_OBM7_PRI_MAP_PORT3m,
    IDB_OBM7_PROTOCOL_CONTROL_0r,
    IDB_OBM7_PROTOCOL_CONTROL_1r,
    IDB_OBM7_PROTOCOL_CONTROL_2r,
    IDB_OBM7_QUEUE_ECC_STATUSr,
    IDB_OBM7_QUEUE_SER_CONTROLr,
    IDB_OBM7_RAM_CONTROLr,
    IDB_OBM7_SER_CONTROLr,
    IDB_OBM7_SHARED_CONFIGr,
    IDB_OBM7_SHARED_USAGEr,
    IDB_OBM7_THRESHOLDr,
    IDB_OBM7_USAGEr,
    IDB_OBM_MON_HW_CONTROLr,
    IDB_SBUS_TIMERr,
    IDB_SER_CONTROLr,
    IFP_BIST_CAM_MODEr,
    IFP_CONFIGr,
    IFP_COS_MAPm,
    IFP_ECMP_HASH_CONTROLr,
    IFP_HG_CLASSID_SELECTm,
    IFP_I2E_CLASSID_SELECTm,
    IFP_ING_DVP_2_CONTROLr,
    IFP_KEY_GEN_PROGRAM_PROFILEm,
    IFP_KEY_GEN_PROGRAM_PROFILE2m,
    IFP_LOGICAL_TABLE_ACTION_PRIORITYm,
    IFP_LOGICAL_TABLE_CONFIGr,
    IFP_LOGICAL_TABLE_SELECTm,
    IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIGr,
    IFP_LOGICAL_TABLE_SELECT_CAM_BIST_DBG_DATAr,
    IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr,
    IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr,
    IFP_LOGICAL_TABLE_SELECT_CONFIGr,
    IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr,
    IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm,
    IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm,
    IFP_METER_CONTROLr,
    IFP_METER_TABLEm,
    IFP_PARITY_CONTROLr,
    IFP_POLICY_TABLEm,
    IFP_PORT_METER_MAPm,
    IFP_RANGE_CHECKm,
    IFP_REDIRECTION_PROFILEm,
    IFP_SLICE_METER_MAP_ENABLEr,
    IFP_STORM_CONTROL_METERSm,
    IFP_TCAMm,
    IFP_TCAM0_DBGCTRLr,
    IFP_TCAM10_DBGCTRLr,
    IFP_TCAM11_DBGCTRLr,
    IFP_TCAM1_DBGCTRLr,
    IFP_TCAM2_DBGCTRLr,
    IFP_TCAM3_DBGCTRLr,
    IFP_TCAM4_DBGCTRLr,
    IFP_TCAM5_DBGCTRLr,
    IFP_TCAM6_DBGCTRLr,
    IFP_TCAM7_DBGCTRLr,
    IFP_TCAM8_DBGCTRLr,
    IFP_TCAM9_DBGCTRLr,
    IFP_TCAM_3M_POOL0_BIST_CONFIGr,
    IFP_TCAM_3M_POOL0_BIST_DBG_DATAr,
    IFP_TCAM_3M_POOL0_BIST_STATUSr,
    IFP_TCAM_3M_POOL1_BIST_CONFIGr,
    IFP_TCAM_3M_POOL1_BIST_DBG_DATAr,
    IFP_TCAM_3M_POOL1_BIST_STATUSr,
    IFP_TCAM_3M_POOL2_BIST_CONFIGr,
    IFP_TCAM_3M_POOL2_BIST_DBG_DATAr,
    IFP_TCAM_3M_POOL2_BIST_STATUSr,
    IFP_TCAM_3M_POOL3_BIST_CONFIGr,
    IFP_TCAM_3M_POOL3_BIST_DBG_DATAr,
    IFP_TCAM_3M_POOL3_BIST_STATUSr,
    IFP_TCAM_POOL0_BISTCTRLr,
    IFP_TCAM_POOL0_BIST_CONFIGr,
    IFP_TCAM_POOL0_BIST_DBG_DATAr,
    IFP_TCAM_POOL0_BIST_STATUSr,
    IFP_TCAM_POOL1_BISTCTRLr,
    IFP_TCAM_POOL1_BIST_CONFIGr,
    IFP_TCAM_POOL1_BIST_DBG_DATAr,
    IFP_TCAM_POOL1_BIST_STATUSr,
    IFP_TCAM_POOL2_BISTCTRLr,
    IFP_TCAM_POOL2_BIST_CONFIGr,
    IFP_TCAM_POOL2_BIST_DBG_DATAr,
    IFP_TCAM_POOL2_BIST_STATUSr,
    IFP_TCAM_POOL3_BISTCTRLr,
    IFP_TCAM_POOL3_BIST_CONFIGr,
    IFP_TCAM_POOL3_BIST_DBG_DATAr,
    IFP_TCAM_POOL3_BIST_STATUSr,
    IFP_TCAM_WIDEm,
    IFWD_EN_COR_ERR_RPTr,
    IFWD_SER_CONTROLr,
    IGMP_MLD_PKT_CONTROLr,
    IHG_LOOKUPr,
    IIPMC_64r,
    ILPM_SER_CONTROLr,
    ILTOMC_64r,
    IMIRROR_BITMAPm,
    IMRP4r,
    IMRP6r,
    IM_MTP_INDEXm,
    ING_1588_INGRESS_CTRLm,
    ING_1588_PARSING_CONTROLr,
    ING_ACTIVE_L3_IIF_PROFILEm,
    ING_CONFIG_64r,
    ING_COS_MODEr,
    ING_DNAT_ADDRESS_TYPEm,
    ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr,
    ING_DNAT_ADDRESS_TYPE_RAM_CONTROLr,
    ING_DVP_2_TABLEm,
    ING_DVP_TABLEm,
    ING_ECN_COUNTER_64r,
    ING_EGRMSKBMAPm,
    ING_EN_EFILTER_BITMAPm,
    ING_ETAG_PCP_MAPPINGm,
    ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr,
    ING_EVENT_DEBUGr,
    ING_EVENT_DEBUG_2r,
    ING_EVENT_DEBUG_3r,
    ING_FCOE_ETHERTYPEr,
    ING_FC_HEADER_TYPEm,
    ING_FLEX_CTR_COUNTER_TABLE_0m,
    ING_FLEX_CTR_COUNTER_TABLE_1m,
    ING_FLEX_CTR_COUNTER_TABLE_10m,
    ING_FLEX_CTR_COUNTER_TABLE_11m,
    ING_FLEX_CTR_COUNTER_TABLE_12m,
    ING_FLEX_CTR_COUNTER_TABLE_13m,
    ING_FLEX_CTR_COUNTER_TABLE_14m,
    ING_FLEX_CTR_COUNTER_TABLE_15m,
    ING_FLEX_CTR_COUNTER_TABLE_16m,
    ING_FLEX_CTR_COUNTER_TABLE_17m,
    ING_FLEX_CTR_COUNTER_TABLE_18m,
    ING_FLEX_CTR_COUNTER_TABLE_19m,
    ING_FLEX_CTR_COUNTER_TABLE_2m,
    ING_FLEX_CTR_COUNTER_TABLE_3m,
    ING_FLEX_CTR_COUNTER_TABLE_4m,
    ING_FLEX_CTR_COUNTER_TABLE_5m,
    ING_FLEX_CTR_COUNTER_TABLE_6m,
    ING_FLEX_CTR_COUNTER_TABLE_7m,
    ING_FLEX_CTR_COUNTER_TABLE_8m,
    ING_FLEX_CTR_COUNTER_TABLE_9m,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_16r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_17r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_18r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_19r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r,
    ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_16r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_17r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_18r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_19r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r,
    ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_0r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_1r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_10r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_11r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_12r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_13r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_14r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_15r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_16r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_17r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_18r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_19r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_2r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_3r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_4r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_5r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_6r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_7r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_8r,
    ING_FLEX_CTR_EVICTION_CONTROL_POOL_9r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_0r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_1r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_10r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_11r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_12r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_13r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_14r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_15r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_16r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_17r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_18r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_19r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_2r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_3r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_4r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_5r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_6r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_7r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_8r,
    ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_9r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_0r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_1r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_10r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_11r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_12r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_13r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_14r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_15r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_16r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_17r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_18r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_19r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_2r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_3r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_4r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_5r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_6r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_7r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_8r,
    ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_9r,
    ING_FLEX_CTR_OFFSET_TABLE_0m,
    ING_FLEX_CTR_OFFSET_TABLE_1m,
    ING_FLEX_CTR_OFFSET_TABLE_10m,
    ING_FLEX_CTR_OFFSET_TABLE_11m,
    ING_FLEX_CTR_OFFSET_TABLE_12m,
    ING_FLEX_CTR_OFFSET_TABLE_13m,
    ING_FLEX_CTR_OFFSET_TABLE_14m,
    ING_FLEX_CTR_OFFSET_TABLE_15m,
    ING_FLEX_CTR_OFFSET_TABLE_16m,
    ING_FLEX_CTR_OFFSET_TABLE_17m,
    ING_FLEX_CTR_OFFSET_TABLE_18m,
    ING_FLEX_CTR_OFFSET_TABLE_19m,
    ING_FLEX_CTR_OFFSET_TABLE_2m,
    ING_FLEX_CTR_OFFSET_TABLE_3m,
    ING_FLEX_CTR_OFFSET_TABLE_4m,
    ING_FLEX_CTR_OFFSET_TABLE_5m,
    ING_FLEX_CTR_OFFSET_TABLE_6m,
    ING_FLEX_CTR_OFFSET_TABLE_7m,
    ING_FLEX_CTR_OFFSET_TABLE_8m,
    ING_FLEX_CTR_OFFSET_TABLE_9m,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_16r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_17r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_18r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_19r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r,
    ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_16r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_17r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_18r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_19r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r,
    ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r,
    ING_FLEX_CTR_PKT_PRI_MAPm,
    ING_FLEX_CTR_PKT_RES_MAPm,
    ING_FLEX_CTR_PORT_MAPm,
    ING_FLEX_CTR_PRI_CNG_MAPm,
    ING_FLEX_CTR_TOS_MAPm,
    ING_GTP_CONTROLr,
    ING_HASH_CONFIG_0r,
    ING_HBFC_CNTAG_ETHERTYPEr,
    ING_HIGIG_TRUNK_OVERRIDE_PROFILEm,
    ING_HW_RESET_CONTROL_1r,
    ING_HW_RESET_CONTROL_2r,
    ING_IDB_TO_DEV_MAPm,
    ING_IPV6_MC_RESERVED_ADDRESSm,
    ING_L2_TUNNEL_PARSE_CONTROLr,
    ING_L3_NEXT_HOPm,
    ING_LATENCY_CONTROLr,
    ING_MIRROR_COS_CONTROLr,
    ING_MISC_CONFIGr,
    ING_MISC_CONFIG2r,
    ING_MODMAP_CTRLr,
    ING_MOD_MAP_TABLEm,
    ING_MPLS_ENTRY_ACTION_TABLE_Am,
    ING_MPLS_ENTRY_ACTION_TABLE_Bm,
    ING_MPLS_ENTRY_REMAP_TABLE_Am,
    ING_MPLS_ENTRY_REMAP_TABLE_Bm,
    ING_MPLS_EXP_MAPPINGm,
    ING_MPLS_INNER_TPIDr,
    ING_MPLS_TPIDr,
    ING_MPLS_TPID_0r,
    ING_MPLS_TPID_1r,
    ING_MPLS_TPID_2r,
    ING_MPLS_TPID_3r,
    ING_NIV_CONFIGr,
    ING_NIV_RX_FRAMES_ERROR_DROP_64r,
    ING_NIV_RX_FRAMES_FORWARDING_DROP_64r,
    ING_NIV_RX_FRAMES_VLAN_TAGGED_64r,
    ING_OUTER_DOT1P_MAPPING_TABLEm,
    ING_OUTER_TPIDr,
    ING_OUTER_TPID_0r,
    ING_OUTER_TPID_1r,
    ING_OUTER_TPID_2r,
    ING_OUTER_TPID_3r,
    ING_PRI_CNG_MAPm,
    ING_PW_TERM_SEQ_NUMm,
    ING_QCN_CNTAG_ETHERTYPEr,
    ING_Q_BEGINr,
    ING_ROUTED_INT_PRI_MAPPINGm,
    ING_SCTP_CONTROLr,
    ING_SER_FIFOm,
    ING_SER_FIFO_CTRLr,
    ING_SNATm,
    ING_SNAT_CAM_BIST_CONFIGr,
    ING_SNAT_CAM_BIST_CONTROLr,
    ING_SNAT_CAM_BIST_DBG_DATAr,
    ING_SNAT_CAM_BIST_STATUSr,
    ING_SNAT_DATA_ONLYm,
    ING_SNAT_HIT_ONLYm,
    ING_SNAT_ONLYm,
    ING_SYS_RSVD_VIDr,
    ING_TRILL_ADJACENCYr,
    ING_TRILL_PARSE_CONTROLm,
    ING_TRILL_PAYLOAD_PARSE_CONTROLm,
    ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_64r,
    ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_64r,
    ING_TRILL_RX_PKTS_64r,
    ING_TUNNEL_ECN_DECAPm,
    ING_TUNNEL_ECN_DECAP_2m,
    ING_UNTAGGED_PHBm,
    ING_VLAN_RANGEm,
    ING_VLAN_TAG_ACTION_PROFILEm,
    ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr,
    ING_VP_VLAN_MEMBERSHIPm,
    ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr,
    ING_VXLT_ACTION_TABLE_Am,
    ING_VXLT_ACTION_TABLE_Bm,
    ING_VXLT_REMAP_TABLE_Am,
    ING_VXLT_REMAP_TABLE_Bm,
    ING_WESP_PROTO_CONTROLr,
    INITIAL_ING_L3_NEXT_HOPm,
    INITIAL_L3_ECMPm,
    INITIAL_L3_ECMP_GROUPm,
    INITIAL_PROT_GROUP_TABLEm,
    INITIAL_PROT_NHI_TABLEm,
    INSTRUMENTATION_TRIGGERS_ENABLEm,
    INSTRUMENT_CPU_COS_CONFIGr,
    INTFO_CONGST_STr,
    INTFO_EN_COR_ERR_RPTr,
    INTFO_FCN_ENr,
    INTFO_HW_UPDATE_DISr,
    INTFO_MEM_TMr,
    INTFO_MERGE_MCQ_POOLr,
    INTFO_MERGE_RQE_POOLr,
    INTFO_OOBFC_MSG_RX_FAILED_CNTr,
    INTFO_OOBFC_MSG_RX_FAILED_CNT0r,
    INTFO_OOBFC_MSG_RX_FAILED_CNT1r,
    INTFO_OOBFC_MSG_RX_FAILED_CNT2r,
    INTFO_OOBFC_MSG_RX_FAILED_CNT3r,
    INTFO_STAT_MSG_FF_STATUSr,
    INTFO_STAT_QS_CMD_FF_STATUSr,
    INTFO_STAT_QS_RX_R_FF_STATUSr,
    INTFO_STAT_QS_RX_S_FF_STATUSr,
    INTFO_STAT_SP_CMD_FF_STATUSr,
    INTFO_STAT_THDI_SP_RX_RA_FF_STATUSr,
    INTFO_STAT_THDI_SP_RX_RB_FF_STATUSr,
    INTFO_STAT_THDI_SP_RX_SA_FF_STATUSr,
    INTFO_STAT_THDI_SP_RX_SB_FF_STATUSr,
    INTFO_STAT_THDM_SP_RX_RA_FF_STATUSr,
    INTFO_STAT_THDM_SP_RX_RB_FF_STATUSr,
    INTFO_STAT_THDM_SP_RX_SA_FF_STATUSr,
    INTFO_STAT_THDM_SP_RX_SB_FF_STATUSr,
    INT_CN_TO_MMUIF_MAPPINGm,
    IP0_INTR_ENABLEr,
    IP0_INTR_STATUSr,
    IPARS_EN_COR_ERR_RPTr,
    IPARS_SER_CONTROLr,
    IPMC_MEMORY_DEBUG_TMr,
    IPV4_IN_IPV6_PREFIX_MATCH_TABLEm,
    IPV6_MIN_FRAG_SIZEr,
    IP_MULTICAST_TCAMm,
    IP_MULTICAST_TCAM_BIST_CONFIGr,
    IP_MULTICAST_TCAM_BIST_CONTROLr,
    IP_MULTICAST_TCAM_BIST_DBG_DATAr,
    IP_MULTICAST_TCAM_BIST_STATUSr,
    IP_OPTION_CONTROL_PROFILE_TABLEm,
    IP_PROTO_MAPm,
    IP_TO_INT_CN_MAPPINGm,
    IRSEL1_SER_CONTROLr,
    IRSEL2_SER_CONTROLr,
    ISS_BANK_CONFIGr,
    ISS_LOG_TO_PHY_BANK_MAPr,
    ISS_LOG_TO_PHY_BANK_MAP_2r,
    ISS_LOG_TO_PHY_BANK_MAP_3r,
    ISS_MEMORY_CONTROL_0r,
    ISS_MEMORY_CONTROL_1r,
    ISS_MEMORY_CONTROL_2r,
    ISS_MEMORY_CONTROL_3r,
    ISS_MEMORY_CONTROL_4r,
    ISS_MEMORY_CONTROL_5r,
    ISS_MEMORY_CONTROL_84r,
    ISW1_SER_CONTROLr,
    ISW2_SER_CONTROL_0_64r,
    ISW2_SER_CONTROL_1r,
    ISW2_SER_CONTROL_2r,
    ISW3_SER_CONTROL_1r,
    ISW3_SER_CONTROL_2r,
    IS_CPU_LB_OPP_CFGr,
    IS_OPP_SCHED_CFGr,
    IS_OVR_SUB_GRP0_TBLr,
    IS_OVR_SUB_GRP1_TBLr,
    IS_OVR_SUB_GRP2_TBLr,
    IS_OVR_SUB_GRP3_TBLr,
    IS_OVR_SUB_GRP4_TBLr,
    IS_OVR_SUB_GRP5_TBLr,
    IS_OVR_SUB_GRP6_TBLr,
    IS_OVR_SUB_GRP7_TBLr,
    IS_OVR_SUB_GRP_CFGr,
    IS_PBLK0_CALENDARr,
    IS_PBLK1_CALENDARr,
    IS_PBLK2_CALENDARr,
    IS_PBLK3_CALENDARr,
    IS_PBLK4_CALENDARr,
    IS_PBLK5_CALENDARr,
    IS_PBLK6_CALENDARr,
    IS_PBLK7_CALENDARr,
    IS_TDM_CALENDAR0m,
    IS_TDM_CALENDAR1m,
    IS_TDM_CONFIGr,
    IS_TDM_DFT_REGr,
    IS_TDM_EN_COR_ERR_RPTr,
    IS_TDM_HSPr,
    IUNHGI_64r,
    IUNKOPC_64r,
    IVP_EN_COR_ERR_RPTr,
    IVXLT_EN_COR_ERR_RPTr,
    IVXLT_PT_HWY_RAM_CONTROL_DBGCTRLr,
    IVXLT_SER_CONTROLr,
    KNOWN_MCAST_BLOCK_MASKm,
    L2GRE_CONTROLr,
    L2GRE_DEFAULT_NETWORK_SVPr,
    L2MCm,
    L2Xm,
    L2_BULKm,
    L2_BULK_CONTROLr,
    L2_BULK_ECC_STATUSr,
    L2_ENTRY_CONTROL_0r,
    L2_ENTRY_CONTROL_6r,
    L2_ENTRY_ISS_LPm,
    L2_ENTRY_LPm,
    L2_ENTRY_ONLY_ECCm,
    L2_ENTRY_ONLY_TILEm,
    L2_ENTRY_PARITY_CONTROLr,
    L2_ENTRY_TILEm,
    L2_HITDA_ONLYm,
    L2_HITSA_ONLYm,
    L2_HIT_DBGCTRL_0r,
    L2_LEARN_INSERT_FAILUREm,
    L2_LP_CONTROL_0r,
    L2_MGMT_CONTROLr,
    L2_MGMT_HW_RESET_CONTROL_0r,
    L2_MGMT_HW_RESET_CONTROL_1r,
    L2_MGMT_INTRr,
    L2_MGMT_INTR_MASKr,
    L2_MGMT_SER_FIFOm,
    L2_MGMT_SER_FIFO_CTRLr,
    L2_MOD_FIFOm,
    L2_MOD_FIFO_CLAIM_AVAILr,
    L2_MOD_FIFO_CNTr,
    L2_MOD_FIFO_ENABLEr,
    L2_MOD_FIFO_MEMORY_CONTROL_0r,
    L2_MOD_FIFO_PARITY_CONTROLr,
    L2_MOD_FIFO_RD_PTRr,
    L2_MOD_FIFO_WR_PTRr,
    L2_TABLE_HASH_CONTROLr,
    L2_USER_ENTRYm,
    L2_USER_ENTRY_CAM_BIST_CONFIGr,
    L2_USER_ENTRY_CAM_BIST_DBGCTRLr,
    L2_USER_ENTRY_CAM_BIST_DBG_DATAr,
    L2_USER_ENTRY_CAM_BIST_STATUSr,
    L2_USER_ENTRY_CAM_DBGCTRLr,
    L2_USER_ENTRY_DATA_DBGCTRLr,
    L2_USER_ENTRY_DATA_ONLYm,
    L2_USER_ENTRY_DATA_PARITY_CONTROLr,
    L2_USER_ENTRY_ONLYm,
    L3_DEFIPm,
    L3_DEFIP_ALPM_ASSOC_DATA_FULL,
    L3_DEFIP_ALPM_ASSOC_DATA_REDUCED,
    L3_DEFIP_ALPM_CFGr,
    L3_DEFIP_ALPM_ECCm,
    L3_DEFIP_ALPM_HIT_ONLYm,
    L3_DEFIP_ALPM_IPV4m,
    L3_DEFIP_ALPM_IPV4_1m,
    L3_DEFIP_ALPM_IPV6_128m,
    L3_DEFIP_ALPM_IPV6_64m,
    L3_DEFIP_ALPM_IPV6_64_1m,
    L3_DEFIP_ALPM_RAWm,
    L3_DEFIP_ALPM_ROUTE_FMT1,
    L3_DEFIP_ALPM_ROUTE_FMT1_FULL,
    L3_DEFIP_ALPM_ROUTE_FMT2,
    L3_DEFIP_ALPM_ROUTE_FMT2_FULL,
    L3_DEFIP_ALPM_ROUTE_FMT3,
    L3_DEFIP_ALPM_ROUTE_FMT3_FULL,
    L3_DEFIP_ALPM_ROUTE_FMT4,
    L3_DEFIP_ALPM_ROUTE_FMT4_FULL,
    L3_DEFIP_ALPM_ROUTE_FMT5,
    L3_DEFIP_ALPM_ROUTE_FMT5_FULL,
    L3_DEFIP_ASSOC_DATA_1,
    L3_DEFIP_ASSOC_DATA_2,
    L3_DEFIP_ASSOC_DATA_3,
    L3_DEFIP_AUX_CTRLr,
    L3_DEFIP_AUX_CTRL_1r,
    L3_DEFIP_AUX_HITBIT_UPDATEm,
    L3_DEFIP_AUX_RAM_CTRL_0_32r,
    L3_DEFIP_AUX_SCRATCHm,
    L3_DEFIP_AUX_TABLEm,
    L3_DEFIP_CAM_BIST_CONFIGr,
    L3_DEFIP_CAM_BIST_DBGCTRLr,
    L3_DEFIP_CAM_BIST_DBG_DATAr,
    L3_DEFIP_CAM_BIST_STATUSr,
    L3_DEFIP_CAM_DBGCTRL0r,
    L3_DEFIP_CAM_DBGCTRL2r,
    L3_DEFIP_CAM_DBGCTRL3r,
    L3_DEFIP_CAM_DBGCTRL4r,
    L3_DEFIP_CAM_DBGCTRL5r,
    L3_DEFIP_CAM_ENABLEr,
    L3_DEFIP_DATA_DBGCTRL_0r,
    L3_DEFIP_DATA_ONLYm,
    L3_DEFIP_HIT_ONLYm,
    L3_DEFIP_KEY_SELr,
    L3_DEFIP_ONLYm,
    L3_DEFIP_PAIR_128m,
    L3_DEFIP_PAIR_128_DATA_ONLYm,
    L3_DEFIP_PAIR_128_HIT_ONLYm,
    L3_DEFIP_PAIR_128_ONLYm,
    L3_DEFIP_REPLACE_DATA,
    L3_DEFIP_RPF_CONTROLr,
    L3_ECMPm,
    L3_ECMP_COUNTm,
    L3_ECMP_RRLB_CNTm,
    L3_ENTRY_CONTROL_0r,
    L3_ENTRY_CONTROL_1r,
    L3_ENTRY_CONTROL_10r,
    L3_ENTRY_HIT_ONLYm,
    L3_ENTRY_IPV4_MULTICASTm,
    L3_ENTRY_IPV4_UNICASTm,
    L3_ENTRY_IPV6_MULTICASTm,
    L3_ENTRY_IPV6_UNICASTm,
    L3_ENTRY_ISS_LPm,
    L3_ENTRY_LPm,
    L3_ENTRY_ONLYm,
    L3_ENTRY_ONLY_ECCm,
    L3_ENTRY_PARITY_CONTROLr,
    L3_IIFm,
    L3_IIF_PROFILEm,
    L3_IPMCm,
    L3_IPMC_REMAPm,
    L3_LP_CONTROL_0r,
    L3_LP_CONTROL_1r,
    L3_MTU_VALUESm,
    L3_TABLE_HASH_CONTROLr,
    L3_TUNNELm,
    L3_TUNNEL_CAM_BIST_CONFIGr,
    L3_TUNNEL_CAM_BIST_DBG_DATAr,
    L3_TUNNEL_CAM_BIST_STATUSr,
    L3_TUNNEL_CAM_DBGCTRL_64r,
    L3_TUNNEL_DATA_ONLYm,
    L3_TUNNEL_ONLYm,
    L4_DST_PORT_MAPr,
    L4_SRC_PORT_MAPr,
    LEARN_CONTROLr,
    LEARN_FIFO_ECC_CONTROLr,
    LINK_LIST_DEBUG_TMr,
    LINK_STATUSm,
    LOCAL_SW_DISABLE_CTRLr,
    LOCAL_SW_DISABLE_DEFAULT_PBMm,
    LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm,
    LPORT_TABm,
    MAC_BLOCKm,
    MB_MEMDEBUGr,
    MCFP_MEM_DEBUGr,
    MCQE_MEM_DEBUG_TMr,
    MCQN_MEM_DEBUG_TMr,
    MC_CONTROL_1r,
    MC_CONTROL_2r,
    MC_CONTROL_3r,
    MC_CONTROL_4r,
    MC_CONTROL_5r,
    MIM_DEFAULT_NETWORK_SVPr,
    MIM_ETHERTYPEr,
    MIRROR_CONTROLm,
    MIRROR_CPU_COS_CONFIGr,
    MIRROR_RQE_Q_NUMr,
    MIRROR_SELECTr,
    MMRP_CONTROL_1r,
    MMRP_CONTROL_2r,
    MMU_1DBG_Ar,
    MMU_1DBG_Cr,
    MMU_2DBG_C_0r,
    MMU_2DBG_C_1r,
    MMU_3DBG_Cr,
    MMU_CBPDATA0m,
    MMU_CBPDATA1m,
    MMU_CBPDATA10m,
    MMU_CBPDATA11m,
    MMU_CBPDATA12m,
    MMU_CBPDATA13m,
    MMU_CBPDATA14m,
    MMU_CBPDATA15m,
    MMU_CBPDATA16m,
    MMU_CBPDATA17m,
    MMU_CBPDATA18m,
    MMU_CBPDATA19m,
    MMU_CBPDATA2m,
    MMU_CBPDATA20m,
    MMU_CBPDATA21m,
    MMU_CBPDATA22m,
    MMU_CBPDATA23m,
    MMU_CBPDATA24m,
    MMU_CBPDATA25m,
    MMU_CBPDATA26m,
    MMU_CBPDATA27m,
    MMU_CBPDATA28m,
    MMU_CBPDATA29m,
    MMU_CBPDATA3m,
    MMU_CBPDATA30m,
    MMU_CBPDATA31m,
    MMU_CBPDATA32m,
    MMU_CBPDATA33m,
    MMU_CBPDATA34m,
    MMU_CBPDATA35m,
    MMU_CBPDATA36m,
    MMU_CBPDATA37m,
    MMU_CBPDATA38m,
    MMU_CBPDATA39m,
    MMU_CBPDATA4m,
    MMU_CBPDATA40m,
    MMU_CBPDATA41m,
    MMU_CBPDATA42m,
    MMU_CBPDATA43m,
    MMU_CBPDATA44m,
    MMU_CBPDATA45m,
    MMU_CBPDATA46m,
    MMU_CBPDATA47m,
    MMU_CBPDATA48m,
    MMU_CBPDATA49m,
    MMU_CBPDATA5m,
    MMU_CBPDATA50m,
    MMU_CBPDATA51m,
    MMU_CBPDATA52m,
    MMU_CBPDATA53m,
    MMU_CBPDATA54m,
    MMU_CBPDATA55m,
    MMU_CBPDATA56m,
    MMU_CBPDATA57m,
    MMU_CBPDATA58m,
    MMU_CBPDATA59m,
    MMU_CBPDATA6m,
    MMU_CBPDATA7m,
    MMU_CBPDATA8m,
    MMU_CBPDATA9m,
    MMU_CCP_ENABLE_ECCP_MEMr,
    MMU_CCP_EN_COR_ERR_RPTr,
    MMU_CCP_MEMm,
    MMU_CCP_RESEQ_MEMm,
    MMU_CCP_RESEQ_MEM_MMU_XPE0_EPIPE0m,
    MMU_CCP_RESEQ_MEM_MMU_XPE0_EPIPE1m,
    MMU_CCP_RESEQ_MEM_MMU_XPE1_EPIPE2m,
    MMU_CCP_RESEQ_MEM_MMU_XPE1_EPIPE3m,
    MMU_CCP_RESEQ_MEM_MMU_XPE2_EPIPE0m,
    MMU_CCP_RESEQ_MEM_MMU_XPE2_EPIPE1m,
    MMU_CCP_RESEQ_MEM_MMU_XPE3_EPIPE2m,
    MMU_CCP_RESEQ_MEM_MMU_XPE3_EPIPE3m,
    MMU_CELL_LINKm,
    MMU_CFAP_BANK0m,
    MMU_CFAP_BANK1m,
    MMU_CFAP_BANK10m,
    MMU_CFAP_BANK11m,
    MMU_CFAP_BANK12m,
    MMU_CFAP_BANK13m,
    MMU_CFAP_BANK14m,
    MMU_CFAP_BANK2m,
    MMU_CFAP_BANK3m,
    MMU_CFAP_BANK4m,
    MMU_CFAP_BANK5m,
    MMU_CFAP_BANK6m,
    MMU_CFAP_BANK7m,
    MMU_CFAP_BANK8m,
    MMU_CFAP_BANK9m,
    MMU_CFAP_COLLISIONr,
    MMU_CFAP_ENABLE_ECCP_MEMr,
    MMU_CFAP_EN_COR_ERR_RPTr,
    MMU_CFAP_FULLr,
    MMU_CHFC_SYSPORT_MAPPINGm,
    MMU_CTR_COLOR_DROP_MEMm,
    MMU_CTR_ENABLE_ECCP_MEMr,
    MMU_CTR_ING_DROP_MEMm,
    MMU_CTR_MC_DROP_MEMm,
    MMU_CTR_MC_DROP_MEM_MMU_XPE0_EPIPE0m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE0_EPIPE1m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE1_EPIPE2m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE1_EPIPE3m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE2_EPIPE0m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE2_EPIPE1m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE3_EPIPE2m,
    MMU_CTR_MC_DROP_MEM_MMU_XPE3_EPIPE3m,
    MMU_CTR_UC_DROP_MEMm,
    MMU_CTR_UC_DROP_MEM_MMU_XPE0_EPIPE0m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE0_EPIPE1m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE1_EPIPE2m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE1_EPIPE3m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE2_EPIPE0m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE2_EPIPE1m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE3_EPIPE2m,
    MMU_CTR_UC_DROP_MEM_MMU_XPE3_EPIPE3m,
    MMU_CTR_WRED_DROP_MEMm,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE0_EPIPE0m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE0_EPIPE1m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE1_EPIPE2m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE1_EPIPE3m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE2_EPIPE0m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE2_EPIPE1m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE3_EPIPE2m,
    MMU_CTR_WRED_DROP_MEM_MMU_XPE3_EPIPE3m,
    MMU_DI_THRr,
    MMU_DQS_ENABLE_ECCP_MEMr,
    MMU_DQS_EN_COR_ERR_RPTr,
    MMU_DQS_REPL_PORT_AGG_MAPr,
    MMU_DQX_ENABLE_ECCP_MEMr,
    MMU_DQX_EN_COR_ERR_RPTr,
    MMU_DQX_MB_CBI_ERRr,
    MMU_ENQS_CT_FIFOm,
    MMU_ENQS_CT_FIFO_DFTr,
    MMU_ENQS_DEBUGr,
    MMU_ENQS_ENABLE_ECCP_MEMr,
    MMU_ENQS_EN_COR_ERR_RPTr,
    MMU_ENQS_NO_DESTr,
    MMU_ENQS_PBI_DBm,
    MMU_ENQS_PBI_DB_DFTr,
    MMU_ENQS_PBI_DB_MMU_SC0_IPIPE0m,
    MMU_ENQS_PBI_DB_MMU_SC0_IPIPE1m,
    MMU_ENQS_PBI_DB_MMU_SC0_IPIPE2m,
    MMU_ENQS_PBI_DB_MMU_SC0_IPIPE3m,
    MMU_ENQS_PBI_DB_MMU_SC1_IPIPE0m,
    MMU_ENQS_PBI_DB_MMU_SC1_IPIPE1m,
    MMU_ENQS_PBI_DB_MMU_SC1_IPIPE2m,
    MMU_ENQS_PBI_DB_MMU_SC1_IPIPE3m,
    MMU_ENQS_PORT_NON_EMPTY_BMPAr,
    MMU_ENQS_PORT_NON_EMPTY_BMPBr,
    MMU_ENQX_ENABLE_ECCP_MEMr,
    MMU_ENQX_EN_COR_ERR_RPTr,
    MMU_ENQX_PIPEMEM_HIm,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE0_IPIPE0m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE0_IPIPE3m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE1_IPIPE0m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE1_IPIPE3m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE2_IPIPE1m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE2_IPIPE2m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE3_IPIPE1m,
    MMU_ENQX_PIPEMEM_HI_MMU_XPE3_IPIPE2m,
    MMU_ENQX_PIPEMEM_LOm,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE0_IPIPE0m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE0_IPIPE3m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE1_IPIPE0m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE1_IPIPE3m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE2_IPIPE1m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE2_IPIPE2m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE3_IPIPE1m,
    MMU_ENQX_PIPEMEM_LO_MMU_XPE3_IPIPE2m,
    MMU_EPRG_ENABLE_ECCP_MEMr,
    MMU_EPRG_EN_COR_ERR_RPTr,
    MMU_EPRG_FIFO_CONFIGr,
    MMU_EPRG_FIFO_STATUSr,
    MMU_EPRG_MEMm,
    MMU_EPRG_MEM_MMU_XPE0_XPE0m,
    MMU_EPRG_MEM_MMU_XPE1_XPE1m,
    MMU_EPRG_MEM_MMU_XPE2_XPE2m,
    MMU_EPRG_MEM_MMU_XPE3_XPE3m,
    MMU_EPRG_MEM_TMr,
    MMU_GCFG_ALL_CPU_INT_ENr,
    MMU_GCFG_ALL_CPU_INT_STATr,
    MMU_GCFG_BST_HW_SNAPSHOT_ENr,
    MMU_GCFG_BST_SNAPSHOT_ACTION_ENr,
    MMU_GCFG_BST_TRACKING_ENABLEr,
    MMU_GCFG_ECC_SINGLE_BIT_ERRORSr,
    MMU_GCFG_GLB_CPU_INT_CLEARr,
    MMU_GCFG_GLB_CPU_INT_ENr,
    MMU_GCFG_GLB_CPU_INT_STATr,
    MMU_GCFG_MEM_FAIL_ADDR_64m,
    MMU_GCFG_MEM_FAIL_INT_CTRr,
    MMU_GCFG_MEM_SER_FIFO_STSr,
    MMU_GCFG_MISCCONFIGr,
    MMU_GCFG_PARITY_ENr,
    MMU_GCFG_SPLITTER_RESP_STATUSr,
    MMU_GCFG_SPLITTER_SBUS_ERR_CAPTUREr,
    MMU_INTFO_ENABLE_ECCP_MEMr,
    MMU_INTFO_TC2PRI_MAPPINGm,
    MMU_LLFC_TX_CONFIG_1r,
    MMU_LLFC_TX_CONFIG_2r,
    MMU_MCFPm,
    MMU_MCQDB_X_Am,
    MMU_MCQDB_X_Bm,
    MMU_MCQDB_Y_Am,
    MMU_MCQDB_Y_Bm,
    MMU_MCQEm,
    MMU_MCQNm,
    MMU_MTRO_BUCKET_L0_MEMm,
    MMU_MTRO_BUCKET_L1_MEMm,
    MMU_MTRO_EGRMETERINGBUCKET_MEMm,
    MMU_MTRO_EGRMETERINGCONFIG_MEMm,
    MMU_MTRO_EGRMETERINGCONFIG_MEM_Am,
    MMU_MTRO_EGRMETERINGCONFIG_MEM_Bm,
    MMU_MTRO_L0_MEMm,
    MMU_MTRO_L1_MEMm,
    MMU_PDB_Xm,
    MMU_PDB_Ym,
    MMU_PKTHDRm,
    MMU_PKT_LINKm,
    MMU_PORTCNTm,
    MMU_PORT_CREDITr,
    MMU_PQE0_MEMm,
    MMU_PQE0_MEM_MMU_XPE0_XPE0m,
    MMU_PQE0_MEM_MMU_XPE1_XPE1m,
    MMU_PQE0_MEM_MMU_XPE2_XPE2m,
    MMU_PQE0_MEM_MMU_XPE3_XPE3m,
    MMU_PQE1_MEMm,
    MMU_PQE1_MEM_MMU_XPE0_XPE0m,
    MMU_PQE1_MEM_MMU_XPE1_XPE1m,
    MMU_PQE1_MEM_MMU_XPE2_XPE2m,
    MMU_PQE1_MEM_MMU_XPE3_XPE3m,
    MMU_PQE_ENABLE_ECCP_MEMr,
    MMU_PQE_EN_COR_ERR_RPTr,
    MMU_REPL_GROUP_INFO_TBLm,
    MMU_REPL_GROUP_INITIAL_COPY_COUNTm,
    MMU_REPL_GROUP_INITIAL_COPY_COUNT0m,
    MMU_REPL_GROUP_INITIAL_COPY_COUNT1m,
    MMU_REPL_HEAD_TBLm,
    MMU_REPL_LIST_TBLm,
    MMU_REPL_STATE_TBLm,
    MMU_RQE_ENABLE_ECCP_MEMr,
    MMU_RXD_PKT_64r,
    MMU_SCFG_ECC_SINGLE_BIT_ERRORSr,
    MMU_SCFG_MEM_FAIL_ADDR_64m,
    MMU_SCFG_MEM_FAIL_INT_CTRr,
    MMU_SCFG_MEM_SER_FIFO_STSr,
    MMU_SCFG_MISCCONFIGr,
    MMU_SCFG_PARITY_ENr,
    MMU_SCFG_SC_CPU_INT_CLEARr,
    MMU_SCFG_SC_CPU_INT_ENr,
    MMU_SCFG_SC_CPU_INT_STATr,
    MMU_SCFG_START_BY_START_ERRORr,
    MMU_SCFG_TOQ_MC_CFG0r,
    MMU_SCFG_TOQ_MC_CFG1r,
    MMU_SCFG_TOQ_MC_CFG2r,
    MMU_THDI_ENABLE_ECCP_MEMr,
    MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr,
    MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE0_SLICE0r,
    MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE1_SLICE1r,
    MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE2_SLICE0r,
    MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE3_SLICE1r,
    MMU_THDM_DB_DEVICE_BST_STATr,
    MMU_THDM_DB_DEVICE_BYPASSr,
    MMU_THDM_DB_DEVICE_THR_CONFIGr,
    MMU_THDM_DB_ENABLE_ECCP_MEMr,
    MMU_THDM_DB_EN_COR_ERR_RPTr,
    MMU_THDM_DB_MEMORY_TMr,
    MMU_THDM_DB_PKTPTR_CACHEr,
    MMU_THDM_DB_PKTPTR_CACHE_STATUSr,
    MMU_THDM_DB_POOL_DROP_STATESr,
    MMU_THDM_DB_POOL_MCUC_BST_STATr,
    MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr,
    MMU_THDM_DB_POOL_MC_BST_STATr,
    MMU_THDM_DB_POOL_MC_BST_THRESHOLDr,
    MMU_THDM_DB_POOL_MC_SHARED_COUNTr,
    MMU_THDM_DB_POOL_RED_RESUME_LIMITr,
    MMU_THDM_DB_POOL_RED_SHARED_LIMITr,
    MMU_THDM_DB_POOL_RESUME_LIMITr,
    MMU_THDM_DB_POOL_SHARED_COUNTr,
    MMU_THDM_DB_POOL_SHARED_LIMITr,
    MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr,
    MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr,
    MMU_THDM_DB_PORTSP_BSTm,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE0_EPIPE0m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE0_EPIPE1m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE1_EPIPE2m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE1_EPIPE3m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE2_EPIPE0m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE2_EPIPE1m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE3_EPIPE2m,
    MMU_THDM_DB_PORTSP_BST_MMU_XPE3_EPIPE3m,
    MMU_THDM_DB_PORTSP_BST_THRESHOLDr,
    MMU_THDM_DB_PORTSP_CONFIGm,
    MMU_THDM_DB_PORTSP_CONFIG_Am,
    MMU_THDM_DB_PORTSP_CONFIG_Bm,
    MMU_THDM_DB_PORTSP_CONFIG_Cm,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_DB_PORTSP_SHARED_COUNTr,
    MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE0r,
    MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE1r,
    MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE2r,
    MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE3r,
    MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr,
    MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE0r,
    MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE1r,
    MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE2r,
    MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE3r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_DB_PORT_RX_ENABLE_64r,
    MMU_THDM_DB_QUEUE_BSTm,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE0_EPIPE0m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE0_EPIPE1m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE1_EPIPE2m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE1_EPIPE3m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE2_EPIPE0m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE2_EPIPE1m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE3_EPIPE2m,
    MMU_THDM_DB_QUEUE_BST_MMU_XPE3_EPIPE3m,
    MMU_THDM_DB_QUEUE_CONFIGm,
    MMU_THDM_DB_QUEUE_CONFIG_Am,
    MMU_THDM_DB_QUEUE_CONFIG_Bm,
    MMU_THDM_DB_QUEUE_CONFIG_Cm,
    MMU_THDM_DB_QUEUE_COUNTm,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE0_EPIPE0m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE0_EPIPE1m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE1_EPIPE2m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE1_EPIPE3m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE2_EPIPE0m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE2_EPIPE1m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE3_EPIPE2m,
    MMU_THDM_DB_QUEUE_COUNT_MMU_XPE3_EPIPE3m,
    MMU_THDM_DB_QUEUE_E2E_DSr,
    MMU_THDM_DB_QUEUE_E2E_DS_ENr,
    MMU_THDM_DB_QUEUE_E2E_SPIDr,
    MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr,
    MMU_THDM_DB_QUEUE_OFFSETm,
    MMU_THDM_DB_QUEUE_OFFSET_Am,
    MMU_THDM_DB_QUEUE_OFFSET_Bm,
    MMU_THDM_DB_QUEUE_OFFSET_Cm,
    MMU_THDM_DB_QUEUE_RESUMEm,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE0_EPIPE0m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE0_EPIPE1m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE1_EPIPE2m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE1_EPIPE3m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE2_EPIPE0m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE2_EPIPE1m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE3_EPIPE2m,
    MMU_THDM_DB_QUEUE_RESUME_MMU_XPE3_EPIPE3m,
    MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr,
    MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr,
    MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr,
    MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE0_SLICE0r,
    MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE1_SLICE1r,
    MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE2_SLICE0r,
    MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE3_SLICE1r,
    MMU_THDM_MCQE_DEVICE_BST_STATr,
    MMU_THDM_MCQE_DEVICE_BYPASSr,
    MMU_THDM_MCQE_DEVICE_THR_CONFIGr,
    MMU_THDM_MCQE_ENABLE_ECCP_MEMr,
    MMU_THDM_MCQE_EN_COR_ERR_RPTr,
    MMU_THDM_MCQE_MEMORY_TMr,
    MMU_THDM_MCQE_POOL_DROP_STATESr,
    MMU_THDM_MCQE_POOL_MC_BST_STATr,
    MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr,
    MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr,
    MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr,
    MMU_THDM_MCQE_POOL_RESUME_LIMITr,
    MMU_THDM_MCQE_POOL_SHARED_COUNTr,
    MMU_THDM_MCQE_POOL_SHARED_LIMITr,
    MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr,
    MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr,
    MMU_THDM_MCQE_PORTSP_BSTm,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE0_EPIPE0m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE0_EPIPE1m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE1_EPIPE2m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE1_EPIPE3m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE2_EPIPE0m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE2_EPIPE1m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE3_EPIPE2m,
    MMU_THDM_MCQE_PORTSP_BST_MMU_XPE3_EPIPE3m,
    MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr,
    MMU_THDM_MCQE_PORTSP_CONFIGm,
    MMU_THDM_MCQE_PORTSP_CONFIG_Am,
    MMU_THDM_MCQE_PORTSP_CONFIG_Bm,
    MMU_THDM_MCQE_PORTSP_CONFIG_Cm,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_MCQE_PORTSP_SHARED_COUNTr,
    MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE0r,
    MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE1r,
    MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE2r,
    MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE3r,
    MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr,
    MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE0r,
    MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE1r,
    MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE2r,
    MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE3r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE0_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE0_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE1_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE1_EPIPE3r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE2_EPIPE0r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE2_EPIPE1r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE3_EPIPE2r,
    MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE3_EPIPE3r,
    MMU_THDM_MCQE_PORT_RX_ENABLE_64r,
    MMU_THDM_MCQE_QUEUE_BSTm,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE0_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE0_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE1_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE1_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE2_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE2_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE3_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_BST_MMU_XPE3_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_CONFIGm,
    MMU_THDM_MCQE_QUEUE_CONFIG_Am,
    MMU_THDM_MCQE_QUEUE_CONFIG_Bm,
    MMU_THDM_MCQE_QUEUE_CONFIG_Cm,
    MMU_THDM_MCQE_QUEUE_COUNTm,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE0_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE0_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE1_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE1_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE2_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE2_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE3_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE3_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr,
    MMU_THDM_MCQE_QUEUE_OFFSETm,
    MMU_THDM_MCQE_QUEUE_OFFSET_Am,
    MMU_THDM_MCQE_QUEUE_OFFSET_Bm,
    MMU_THDM_MCQE_QUEUE_OFFSET_Cm,
    MMU_THDM_MCQE_QUEUE_RESUMEm,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE0_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE0_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE1_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE1_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE2_EPIPE0m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE2_EPIPE1m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE3_EPIPE2m,
    MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE3_EPIPE3m,
    MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr,
    MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr,
    MMU_THDR_DB_BST_STATr,
    MMU_THDR_DB_BST_STAT_PRIQr,
    MMU_THDR_DB_BST_STAT_SPr,
    MMU_THDR_DB_BST_THRESHOLD_PRIQr,
    MMU_THDR_DB_BST_THRESHOLD_SPr,
    MMU_THDR_DB_BYPASSr,
    MMU_THDR_DB_CONFIGr,
    MMU_THDR_DB_CONFIG1_PRIQr,
    MMU_THDR_DB_CONFIG_PRIQr,
    MMU_THDR_DB_CONFIG_SPr,
    MMU_THDR_DB_LIMIT_COLOR_PRIQr,
    MMU_THDR_DB_LIMIT_MIN_PRIQr,
    MMU_THDR_DB_MIN_COUNT_PRIQr,
    MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr,
    MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr,
    MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr,
    MMU_THDR_DB_SHARED_COUNT_PRIQr,
    MMU_THDR_DB_SHARED_COUNT_SPr,
    MMU_THDR_DB_SP_SHARED_LIMITr,
    MMU_THDR_DB_STATUS_PRIQr,
    MMU_THDR_DB_STATUS_SPr,
    MMU_THDR_QE_BST_STATr,
    MMU_THDR_QE_BST_STAT_PRIQr,
    MMU_THDR_QE_BST_STAT_SPr,
    MMU_THDR_QE_BST_THRESHOLD_PRIQr,
    MMU_THDR_QE_BST_THRESHOLD_SPr,
    MMU_THDR_QE_BYPASSr,
    MMU_THDR_QE_CONFIGr,
    MMU_THDR_QE_CONFIG1_PRIQr,
    MMU_THDR_QE_CONFIG_PRIQr,
    MMU_THDR_QE_CONFIG_SPr,
    MMU_THDR_QE_DEBUGr,
    MMU_THDR_QE_LIMIT_COLOR_PRIQr,
    MMU_THDR_QE_LIMIT_MIN_PRIQr,
    MMU_THDR_QE_MIN_COUNT_PRIQr,
    MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr,
    MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr,
    MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr,
    MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr,
    MMU_THDR_QE_SHARED_COUNT_PRIQr,
    MMU_THDR_QE_SHARED_COUNT_SPr,
    MMU_THDR_QE_STATUSr,
    MMU_THDR_QE_STATUS_PRIQr,
    MMU_THDR_QE_STATUS_SPr,
    MMU_THDU_BST_PORTm,
    MMU_THDU_BST_PORT_MMU_XPE0_EPIPE0m,
    MMU_THDU_BST_PORT_MMU_XPE0_EPIPE1m,
    MMU_THDU_BST_PORT_MMU_XPE1_EPIPE2m,
    MMU_THDU_BST_PORT_MMU_XPE1_EPIPE3m,
    MMU_THDU_BST_PORT_MMU_XPE2_EPIPE0m,
    MMU_THDU_BST_PORT_MMU_XPE2_EPIPE1m,
    MMU_THDU_BST_PORT_MMU_XPE3_EPIPE2m,
    MMU_THDU_BST_PORT_MMU_XPE3_EPIPE3m,
    MMU_THDU_BST_QGROUPm,
    MMU_THDU_BST_QGROUP_MMU_XPE0_EPIPE0m,
    MMU_THDU_BST_QGROUP_MMU_XPE0_EPIPE1m,
    MMU_THDU_BST_QGROUP_MMU_XPE1_EPIPE2m,
    MMU_THDU_BST_QGROUP_MMU_XPE1_EPIPE3m,
    MMU_THDU_BST_QGROUP_MMU_XPE2_EPIPE0m,
    MMU_THDU_BST_QGROUP_MMU_XPE2_EPIPE1m,
    MMU_THDU_BST_QGROUP_MMU_XPE3_EPIPE2m,
    MMU_THDU_BST_QGROUP_MMU_XPE3_EPIPE3m,
    MMU_THDU_BST_QUEUEm,
    MMU_THDU_BST_QUEUE_MMU_XPE0_EPIPE0m,
    MMU_THDU_BST_QUEUE_MMU_XPE0_EPIPE1m,
    MMU_THDU_BST_QUEUE_MMU_XPE1_EPIPE2m,
    MMU_THDU_BST_QUEUE_MMU_XPE1_EPIPE3m,
    MMU_THDU_BST_QUEUE_MMU_XPE2_EPIPE0m,
    MMU_THDU_BST_QUEUE_MMU_XPE2_EPIPE1m,
    MMU_THDU_BST_QUEUE_MMU_XPE3_EPIPE2m,
    MMU_THDU_BST_QUEUE_MMU_XPE3_EPIPE3m,
    MMU_THDU_CONFIG_PORTm,
    MMU_THDU_CONFIG_PORT0m,
    MMU_THDU_CONFIG_PORT1m,
    MMU_THDU_CONFIG_QGROUPm,
    MMU_THDU_CONFIG_QGROUP0m,
    MMU_THDU_CONFIG_QGROUP1m,
    MMU_THDU_CONFIG_QUEUEm,
    MMU_THDU_CONFIG_QUEUE0m,
    MMU_THDU_CONFIG_QUEUE1m,
    MMU_THDU_COUNTER_PORTm,
    MMU_THDU_COUNTER_PORT_MMU_XPE0_EPIPE0m,
    MMU_THDU_COUNTER_PORT_MMU_XPE0_EPIPE1m,
    MMU_THDU_COUNTER_PORT_MMU_XPE1_EPIPE2m,
    MMU_THDU_COUNTER_PORT_MMU_XPE1_EPIPE3m,
    MMU_THDU_COUNTER_PORT_MMU_XPE2_EPIPE0m,
    MMU_THDU_COUNTER_PORT_MMU_XPE2_EPIPE1m,
    MMU_THDU_COUNTER_PORT_MMU_XPE3_EPIPE2m,
    MMU_THDU_COUNTER_PORT_MMU_XPE3_EPIPE3m,
    MMU_THDU_COUNTER_QGROUPm,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE0_EPIPE0m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE0_EPIPE1m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE1_EPIPE2m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE1_EPIPE3m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE2_EPIPE0m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE2_EPIPE1m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE3_EPIPE2m,
    MMU_THDU_COUNTER_QGROUP_MMU_XPE3_EPIPE3m,
    MMU_THDU_COUNTER_QUEUEm,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE0_EPIPE0m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE0_EPIPE1m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE1_EPIPE2m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE1_EPIPE3m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE2_EPIPE0m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE2_EPIPE1m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE3_EPIPE2m,
    MMU_THDU_COUNTER_QUEUE_MMU_XPE3_EPIPE3m,
    MMU_THDU_ENABLE_ECCP_MEMr,
    MMU_THDU_EN_COR_ERR_RPTr,
    MMU_THDU_OFFSET_QGROUPm,
    MMU_THDU_OFFSET_QGROUP0m,
    MMU_THDU_OFFSET_QGROUP1m,
    MMU_THDU_OFFSET_QUEUEm,
    MMU_THDU_OFFSET_QUEUE0m,
    MMU_THDU_OFFSET_QUEUE1m,
    MMU_THDU_Q_TO_QGRP_MAPm,
    MMU_THDU_Q_TO_QGRP_MAP0m,
    MMU_THDU_Q_TO_QGRP_MAP1m,
    MMU_THDU_Q_TO_QGRP_MAP2m,
    MMU_THDU_RESUME_PORTm,
    MMU_THDU_RESUME_PORT0m,
    MMU_THDU_RESUME_PORT1m,
    MMU_THDU_RESUME_PORT2m,
    MMU_THDU_RESUME_QGROUPm,
    MMU_THDU_RESUME_QGROUP_MMU_XPE0_EPIPE0m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE0_EPIPE1m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE1_EPIPE2m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE1_EPIPE3m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE2_EPIPE0m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE2_EPIPE1m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE3_EPIPE2m,
    MMU_THDU_RESUME_QGROUP_MMU_XPE3_EPIPE3m,
    MMU_THDU_RESUME_QUEUEm,
    MMU_THDU_RESUME_QUEUE_MMU_XPE0_EPIPE0m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE0_EPIPE1m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE1_EPIPE2m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE1_EPIPE3m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE2_EPIPE0m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE2_EPIPE1m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE3_EPIPE2m,
    MMU_THDU_RESUME_QUEUE_MMU_XPE3_EPIPE3m,
    MMU_TOQ_ENABLE_ECCP_MEMr,
    MMU_TOQ_EN_COR_ERR_RPTr,
    MMU_TO_DEV_MAPr,
    MMU_TO_PHYS_MAPr,
    MMU_TO_SYS_MAPr,
    MMU_TO_XPORT_BKPr,
    MMU_UCQDB_Xm,
    MMU_UCQDB_Ym,
    MMU_WRED_AVG_QSIZEm,
    MMU_WRED_AVG_QSIZE_MMU_XPE0_EPIPE0m,
    MMU_WRED_AVG_QSIZE_MMU_XPE0_EPIPE1m,
    MMU_WRED_AVG_QSIZE_MMU_XPE1_EPIPE2m,
    MMU_WRED_AVG_QSIZE_MMU_XPE1_EPIPE3m,
    MMU_WRED_AVG_QSIZE_MMU_XPE2_EPIPE0m,
    MMU_WRED_AVG_QSIZE_MMU_XPE2_EPIPE1m,
    MMU_WRED_AVG_QSIZE_MMU_XPE3_EPIPE2m,
    MMU_WRED_AVG_QSIZE_MMU_XPE3_EPIPE3m,
    MMU_WRED_CONFIGm,
    MMU_WRED_CONFIG_MMU_XPE0_EPIPE0m,
    MMU_WRED_CONFIG_MMU_XPE0_EPIPE1m,
    MMU_WRED_CONFIG_MMU_XPE1_EPIPE2m,
    MMU_WRED_CONFIG_MMU_XPE1_EPIPE3m,
    MMU_WRED_CONFIG_MMU_XPE2_EPIPE0m,
    MMU_WRED_CONFIG_MMU_XPE2_EPIPE1m,
    MMU_WRED_CONFIG_MMU_XPE3_EPIPE2m,
    MMU_WRED_CONFIG_MMU_XPE3_EPIPE3m,
    MMU_WRED_DROP_CURVE_PROFILE_0m,
    MMU_WRED_DROP_CURVE_PROFILE_0_Am,
    MMU_WRED_DROP_CURVE_PROFILE_0_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_1m,
    MMU_WRED_DROP_CURVE_PROFILE_1_Am,
    MMU_WRED_DROP_CURVE_PROFILE_1_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_2m,
    MMU_WRED_DROP_CURVE_PROFILE_2_Am,
    MMU_WRED_DROP_CURVE_PROFILE_2_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_3m,
    MMU_WRED_DROP_CURVE_PROFILE_3_Am,
    MMU_WRED_DROP_CURVE_PROFILE_3_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_4m,
    MMU_WRED_DROP_CURVE_PROFILE_4_Am,
    MMU_WRED_DROP_CURVE_PROFILE_4_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_5m,
    MMU_WRED_DROP_CURVE_PROFILE_5_Am,
    MMU_WRED_DROP_CURVE_PROFILE_5_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_6m,
    MMU_WRED_DROP_CURVE_PROFILE_6_Am,
    MMU_WRED_DROP_CURVE_PROFILE_6_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_7m,
    MMU_WRED_DROP_CURVE_PROFILE_7_Am,
    MMU_WRED_DROP_CURVE_PROFILE_7_Bm,
    MMU_WRED_DROP_CURVE_PROFILE_8m,
    MMU_WRED_DROP_CURVE_PROFILE_8_Am,
    MMU_WRED_DROP_CURVE_PROFILE_8_Bm,
    MMU_WRED_ENABLE_ECCP_MEMr,
    MMU_WRED_EN_COR_ERR_RPTr,
    MMU_WRED_PORT_SP_DROP_THDm,
    MMU_WRED_PORT_SP_DROP_THD_MARKm,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE0_EPIPE0m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE0_EPIPE1m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE1_EPIPE2m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE1_EPIPE3m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE2_EPIPE0m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE2_EPIPE1m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE3_EPIPE2m,
    MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE3_EPIPE3m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE0_EPIPE0m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE0_EPIPE1m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE1_EPIPE2m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE1_EPIPE3m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE2_EPIPE0m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE2_EPIPE1m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE3_EPIPE2m,
    MMU_WRED_PORT_SP_DROP_THD_MMU_XPE3_EPIPE3m,
    MMU_WRED_PORT_SP_SHARED_COUNTm,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE0_EPIPE0m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE0_EPIPE1m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE1_EPIPE2m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE1_EPIPE3m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE2_EPIPE0m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE2_EPIPE1m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE3_EPIPE2m,
    MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE3_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_0m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE0_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE0_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE1_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE1_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE2_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE2_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE3_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE3_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_1m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE0_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE0_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE1_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE1_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE2_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE2_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE3_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE3_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARKm,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE0_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE0_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE1_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE1_EPIPE3m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE2_EPIPE0m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE2_EPIPE1m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE3_EPIPE2m,
    MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE3_EPIPE3m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNTm,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTEm,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE0_EPIPE0m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE0_EPIPE1m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE1_EPIPE2m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE1_EPIPE3m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE2_EPIPE0m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE2_EPIPE1m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE3_EPIPE2m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE3_EPIPE3m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE0_EPIPE0m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE0_EPIPE1m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE1_EPIPE2m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE1_EPIPE3m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE2_EPIPE0m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE2_EPIPE1m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE3_EPIPE2m,
    MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE3_EPIPE3m,
    MMU_XCFG_ECC_SINGLE_BIT_ERRORSr,
    MMU_XCFG_MEM_FAIL_ADDR_64m,
    MMU_XCFG_MEM_FAIL_INT_CTRr,
    MMU_XCFG_MEM_SER_FIFO_STSr,
    MMU_XCFG_PARITY_ENr,
    MMU_XCFG_XPE_CPU_INT_CLEARr,
    MMU_XCFG_XPE_CPU_INT_ENr,
    MMU_XCFG_XPE_CPU_INT_STATr,
    MODPORT_MAP_M0m,
    MODPORT_MAP_M1m,
    MODPORT_MAP_M2m,
    MODPORT_MAP_M3m,
    MODPORT_MAP_MIRRORm,
    MODPORT_MAP_SELr,
    MODPORT_MAP_SWm,
    MPLS_CAM_DBGCTRL_0r,
    MPLS_ENTRYm,
    MPLS_ENTRY_DBGCTRL_0r,
    MPLS_ENTRY_ECCm,
    MPLS_ENTRY_HASH_CONTROLr,
    MPLS_ENTRY_LP_DATA_DBGCTRL_0r,
    MPLS_MEMORY_DBGCTRL_0_64r,
    MPLS_MEMORY_DBGCTRL_1_64r,
    MPLS_MEMORY_DBGCTRL_2r,
    MPLS_MEMORY_DBGCTRL_3r,
    MSPI_CDRAMr,
    MSPI_CDRAM_00r,
    MSPI_CDRAM_01r,
    MSPI_CDRAM_02r,
    MSPI_CDRAM_03r,
    MSPI_CDRAM_04r,
    MSPI_CDRAM_05r,
    MSPI_CDRAM_06r,
    MSPI_CDRAM_07r,
    MSPI_CDRAM_08r,
    MSPI_CDRAM_09r,
    MSPI_CDRAM_10r,
    MSPI_CDRAM_11r,
    MSPI_CDRAM_12r,
    MSPI_CDRAM_13r,
    MSPI_CDRAM_14r,
    MSPI_CDRAM_15r,
    MSPI_CPTQPr,
    MSPI_ENDQPr,
    MSPI_NEWQPr,
    MSPI_RXRAMr,
    MSPI_RXRAM_00r,
    MSPI_RXRAM_01r,
    MSPI_RXRAM_02r,
    MSPI_RXRAM_03r,
    MSPI_RXRAM_04r,
    MSPI_RXRAM_05r,
    MSPI_RXRAM_06r,
    MSPI_RXRAM_07r,
    MSPI_RXRAM_08r,
    MSPI_RXRAM_09r,
    MSPI_RXRAM_10r,
    MSPI_RXRAM_11r,
    MSPI_RXRAM_12r,
    MSPI_RXRAM_13r,
    MSPI_RXRAM_14r,
    MSPI_RXRAM_15r,
    MSPI_RXRAM_16r,
    MSPI_RXRAM_17r,
    MSPI_RXRAM_18r,
    MSPI_RXRAM_19r,
    MSPI_RXRAM_20r,
    MSPI_RXRAM_21r,
    MSPI_RXRAM_22r,
    MSPI_RXRAM_23r,
    MSPI_RXRAM_24r,
    MSPI_RXRAM_25r,
    MSPI_RXRAM_26r,
    MSPI_RXRAM_27r,
    MSPI_RXRAM_28r,
    MSPI_RXRAM_29r,
    MSPI_RXRAM_30r,
    MSPI_RXRAM_31r,
    MSPI_SPCR0_LSBr,
    MSPI_SPCR0_MSBr,
    MSPI_SPCR1_LSBr,
    MSPI_SPCR1_MSBr,
    MSPI_SPCR2r,
    MSPI_STATUSr,
    MSPI_TXRAMr,
    MSPI_TXRAM_00r,
    MSPI_TXRAM_01r,
    MSPI_TXRAM_02r,
    MSPI_TXRAM_03r,
    MSPI_TXRAM_04r,
    MSPI_TXRAM_05r,
    MSPI_TXRAM_06r,
    MSPI_TXRAM_07r,
    MSPI_TXRAM_08r,
    MSPI_TXRAM_09r,
    MSPI_TXRAM_10r,
    MSPI_TXRAM_11r,
    MSPI_TXRAM_12r,
    MSPI_TXRAM_13r,
    MSPI_TXRAM_14r,
    MSPI_TXRAM_15r,
    MSPI_TXRAM_16r,
    MSPI_TXRAM_17r,
    MSPI_TXRAM_18r,
    MSPI_TXRAM_19r,
    MSPI_TXRAM_20r,
    MSPI_TXRAM_21r,
    MSPI_TXRAM_22r,
    MSPI_TXRAM_23r,
    MSPI_TXRAM_24r,
    MSPI_TXRAM_25r,
    MSPI_TXRAM_26r,
    MSPI_TXRAM_27r,
    MSPI_TXRAM_28r,
    MSPI_TXRAM_29r,
    MSPI_TXRAM_30r,
    MSPI_TXRAM_31r,
    MTRO_ENABLE_ECCP_MEMr,
    MTRO_EN_COR_ERR_RPTr,
    MTRO_MEMDEBUG_CONFIG_Lr,
    MTRO_MEMDEBUG_CONFIG_L0r,
    MTRO_MEMDEBUG_CONFIG_L1r,
    MTRO_MEMDEBUG_CONFIG_PORTr,
    MTRO_PORT_ENTITY_DISABLEr,
    MTRO_REFRESH_CONFIGr,
    MTRO_REFRESH_STATUSr,
    MULTIPASS_LOOPBACK_BITMAPm,
    MY_STATION_CAM_BIST_CONFIGr,
    MY_STATION_CAM_BIST_CONTROLr,
    MY_STATION_CAM_BIST_DBG_DATAr,
    MY_STATION_CAM_BIST_STATUSr,
    MY_STATION_TCAMm,
    MY_STATION_TCAM_DATA_ONLYm,
    MY_STATION_TCAM_ENTRY_ONLYm,
    NIV_ETHERTYPEr,
    NONUCAST_TRUNK_BLOCK_MASKm,
    OOBFC_CHANNEL_BASE_64r,
    OOBFC_CHIF_CFGr,
    OOBFC_CHIF_CFG0r,
    OOBFC_CHIF_CFG1r,
    OOBFC_CHIF_CFG2r,
    OOBFC_CHIF_CFG3r,
    OOBFC_ENG_PORT_EN0_64r,
    OOBFC_ENG_PORT_EN1_64r,
    OOBFC_ENG_PORT_EN2r,
    OOBFC_ENG_PORT_QSEL0_64r,
    OOBFC_ENG_PORT_QSEL1_64r,
    OOBFC_ENG_PORT_QSEL2r,
    OOBFC_GCSr,
    OOBFC_ING_PORT_EN0_64r,
    OOBFC_ING_PORT_EN1_64r,
    OOBFC_ING_PORT_EN2r,
    OOBFC_MSG_CRC_CNTr,
    OOBFC_MSG_CRC_CNT0r,
    OOBFC_MSG_CRC_CNT1r,
    OOBFC_MSG_CRC_CNT2r,
    OOBFC_MSG_CRC_CNT3r,
    OOBFC_MSG_REGr,
    OOBFC_MSG_REG0r,
    OOBFC_MSG_REG1r,
    OOBFC_MSG_RX_TOT_CNTr,
    OOBFC_MSG_RX_TOT_CNT0r,
    OOBFC_MSG_RX_TOT_CNT1r,
    OOBFC_MSG_RX_TOT_CNT2r,
    OOBFC_MSG_RX_TOT_CNT3r,
    OOBFC_MSG_TX_CNTr,
    OOBFC_STSr,
    OOBFC_TX_IDLEr,
    OOBIF_DEBUGr,
    OOBIF_RX_TESTr,
    OOBIF_TX_TESTr,
    OOB_STATS_MSG_TX_CNTr,
    OOB_STATS_STSr,
    OOB_STATS_TX_IDLEr,
    OOB_STATS_TX_TESTr,
    OPP_SCHED_CFGr,
    OP_THDU_CONFIGr,
    OP_UC_PORT_BST_THRESHOLDr,
    OP_UC_PORT_DROP_STATEr,
    OP_UC_PORT_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_PORT_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_PORT_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_PORT_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_PORT_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_PORT_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_PORT_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_PORT_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_PORT_RED_DROP_STATEr,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_PORT_RED_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_PORT_YELLOW_DROP_STATEr,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QGROUP_BST_THRESHOLDr,
    OP_UC_QGROUP_DROP_STATEr,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QGROUP_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QGROUP_RED_DROP_STATEr,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QGROUP_YELLOW_DROP_STATEr,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QUEUE_BST_THRESHOLDr,
    OP_UC_QUEUE_DROP_STATEr,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QUEUE_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QUEUE_RED_DROP_STATEr,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE3_EPIPE3r,
    OP_UC_QUEUE_YELLOW_DROP_STATEr,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r,
    OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r,
    OVR_SUB_GRP0_TBLr,
    OVR_SUB_GRP1_TBLr,
    OVR_SUB_GRP2_TBLr,
    OVR_SUB_GRP3_TBLr,
    OVR_SUB_GRP4_TBLr,
    OVR_SUB_GRP5_TBLr,
    OVR_SUB_GRP6_TBLr,
    OVR_SUB_GRP7_TBLr,
    OVR_SUB_GRP_CFGr,
    PARS_RAM_DBGCTRLr,
    PARS_RAM_DBGCTRL_1r,
    PARS_RAM_DBGCTRL_2_64r,
    PAXB_0_PAXB_ENDIANNESSr,
    PBLK0_CALENDARr,
    PBLK1_CALENDARr,
    PBLK2_CALENDARr,
    PBLK3_CALENDARr,
    PBLK4_CALENDARr,
    PBLK5_CALENDARr,
    PBLK6_CALENDARr,
    PBLK7_CALENDARr,
    PCIE_RST_CONTROLr,
    PE_ETHERTYPEr,
    PHB2_COS_MAPm,
    PIPEMEMHI_DEBUGr,
    PIPEMEMLO_DEBUGr,
    PKTHDRMEMDEBUGr,
    PKT_LINK_MEM_DEBUG_TMr,
    PORTCNTMEMDEBUGr,
    PORT_BRIDGE_BMAPm,
    PORT_BRIDGE_MIRROR_BMAPm,
    PORT_CBL_TABLEm,
    PORT_CBL_TABLE_MODBASEm,
    PORT_COS_MAPm,
    PORT_INITIAL_COPY_COUNT_WIDTHr,
    PORT_LAG_FAILOVER_SETm,
    PORT_LLFC_CFGr,
    PORT_TABm,
    PQE0_FIFOEMPTY0r,
    PQE0_FIFOEMPTY1r,
    PQE0_FIFOOVERFLOW0r,
    PQE0_FIFOOVERFLOW1r,
    PQE0_FIFOPTREQUAL0r,
    PQE0_FIFOPTREQUAL1r,
    PQE0_MEMCFGr,
    PQE0_MEMDEBUGr,
    PQE1_FIFOEMPTY0r,
    PQE1_FIFOEMPTY1r,
    PQE1_FIFOOVERFLOW0r,
    PQE1_FIFOOVERFLOW1r,
    PQE1_FIFOPTREQUAL0r,
    PQE1_FIFOPTREQUAL1r,
    PQE1_MEMCFGr,
    PQE1_MEMDEBUGr,
    PQE_MEMCFGr,
    PQE_MEMDEBUGr,
    PRIO2COS_PROFILEr,
    PRIORITY_CONTROLr,
    PROTOCOL_PKT_CONTROLr,
    PTR_COPYTOCPU_MASKr,
    PTR_COPYTOCPU_MASK_0r,
    PTR_COPYTOCPU_MASK_1r,
    PTR_RESULTS_BUFFER_ISW1m,
    PTR_RESULTS_BUFFER_ISW2m,
    PTR_RESULTS_BUFFER_IVPm,
    PWR_WATCH_DOG_CONTROL_MBr,
    PWR_WATCH_DOG_STATUS_MBr,
    QDB_MEM_DEBUG_TMr,
    Q_SCHED_CPU_L0_NODE_CONFIGr,
    Q_SCHED_CPU_L1_MC_QUEUE_CONFIGr,
    Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPINGr,
    Q_SCHED_CPU_L1_MC_QUEUE_MASKr,
    Q_SCHED_CPU_PORT_CONFIGr,
    Q_SCHED_DD_CHIP_CONFIG1r,
    Q_SCHED_DD_CHIP_CONFIG2r,
    Q_SCHED_DD_PORT_CONFIGr,
    Q_SCHED_DD_TIMER_Ar,
    Q_SCHED_DD_TIMER_Br,
    Q_SCHED_DD_TIMER_ENABLE_Ar,
    Q_SCHED_DD_TIMER_ENABLE_Br,
    Q_SCHED_DD_TIMER_STATUS_Ar,
    Q_SCHED_DD_TIMER_STATUS_A_MASKr,
    Q_SCHED_DD_TIMER_STATUS_Br,
    Q_SCHED_DD_TIMER_STATUS_B_MASKr,
    Q_SCHED_DEBUG_FORCE_CPU_COSMASKr,
    Q_SCHED_ENABLE_ECCP_MEMr,
    Q_SCHED_EN_COR_ERR_RPTr,
    Q_SCHED_L0_ACCUM_COMP_MEMm,
    Q_SCHED_L0_CREDIT_MEMm,
    Q_SCHED_L0_MEMORY_TMr,
    Q_SCHED_L0_NODE_CONFIGr,
    Q_SCHED_L0_WEIGHT_MEMm,
    Q_SCHED_L1_ACCUM_COMP_MEMm,
    Q_SCHED_L1_CREDIT_MEMm,
    Q_SCHED_L1_MC_QUEUE_CONFIGr,
    Q_SCHED_L1_MEMORY_TMr,
    Q_SCHED_L1_UC_QUEUE_CONFIGr,
    Q_SCHED_L1_WEIGHT_MEMm,
    Q_SCHED_L2_ACCUM_COMP_MEMm,
    Q_SCHED_L2_CREDIT_MEMm,
    Q_SCHED_L2_MEMORY_TMr,
    Q_SCHED_PORT_CONFIGr,
    Q_SCHED_PORT_EMPTY_STATUSr,
    Q_SCHED_PORT_FLUSHr,
    Q_SCHED_RQE_SNAPSHOTr,
    Q_SCHED_SPECIAL_CONFIGr,
    R1023r,
    R127r,
    R1518r,
    R16383r,
    R2047r,
    R255r,
    R4095r,
    R511r,
    R64r,
    R9216r,
    RALNr,
    RANDOM_RRLB_HG_TRUNK_MEMBERm,
    RBCAr,
    RBYTr,
    RDBGC0r,
    RDBGC0_SELECTr,
    RDBGC1r,
    RDBGC1_SELECTr,
    RDBGC2r,
    RDBGC2_SELECTr,
    RDBGC3r,
    RDBGC3_SELECTr,
    RDBGC4r,
    RDBGC4_SELECTr,
    RDBGC5r,
    RDBGC5_SELECTr,
    RDBGC6r,
    RDBGC6_SELECTr,
    RDBGC7r,
    RDBGC7_SELECTr,
    RDBGC8r,
    RDBGC8_SELECTr,
    RDBGC_SELECT_2r,
    RDISCr,
    RDVLNr,
    REMOTE_CPU_DA_LSr,
    REMOTE_CPU_DA_MSr,
    REMOTE_CPU_LENGTH_TYPEr,
    REPLICATION_FIFO_BANK0m,
    REPLICATION_FIFO_BANK1m,
    REPLICATION_FIFO_DEBUG_TMr,
    REP_FIFO_SNAPSHOT_DONEr,
    REP_FIFO_SNAPSHOT_ENr,
    REP_FIFO_SNAPSHOT_INITr,
    REP_ID_REMAP_CONTROLr,
    RERPKTr,
    RESPONSIVE_PROTOCOL_MATCHm,
    RFCRr,
    RFCSr,
    RFLRr,
    RFRGr,
    RIPC4r,
    RIPC6r,
    RIPD4r,
    RIPD6r,
    RIPHE4r,
    RIPHE6r,
    RJBRr,
    RMCAr,
    RMCRCr,
    RMGVr,
    RMTUEr,
    ROVRr,
    RPFCr,
    RPFC0r,
    RPFC1r,
    RPFC2r,
    RPFC3r,
    RPFC4r,
    RPFC5r,
    RPFC6r,
    RPFC7r,
    RPFCOFFr,
    RPFCOFF0r,
    RPFCOFF1r,
    RPFCOFF2r,
    RPFCOFF3r,
    RPFCOFF4r,
    RPFCOFF5r,
    RPFCOFF6r,
    RPFCOFF7r,
    RPKTr,
    RPOKr,
    RPORTDr,
    RPRMr,
    RQE_DEBUG_FREE_LIST_MEMr,
    RQE_DEBUG_FREE_LIST_OOP_CLRr,
    RQE_DEBUG_SAME_PORT_THDM_ERRORr,
    RQE_DEBUG_THDM_CHOKE_COUNTERr,
    RQE_ENABLE_SINGLE_PACKET_MODEr,
    RQE_ENABLE_THDM_PAUSEr,
    RQE_EN_COR_ERR_RPTr,
    RQE_FREE_LISTm,
    RQE_LINK_LISTm,
    RQE_MAX_SHAPER_ENr,
    RQE_MAX_SHAPER_LIMIT_COUNTr,
    RQE_MAX_SHAPER_RATEr,
    RQE_MAX_SHAPER_THRESHOLDr,
    RQE_MAX_SHAPER_THRESHOLD_CLEARr,
    RQE_PRIORITY_QUEUE_ENTRYr,
    RQE_PRIORITY_QUEUE_HEADr,
    RQE_PRIORITY_QUEUE_TAILr,
    RQE_PRIORITY_SCHEDULING_TYPEr,
    RQE_PRIORITY_WERR_WEIGHTr,
    RQE_REPLICATION_ENTRY_COUNTr,
    RQE_REPLICATION_ENTRY_THRESHOLDr,
    RQE_REP_BUF_WATERMARKr,
    RQE_REP_BUF_WATERMARK_CLEARr,
    RQE_WERR_MAXSC_CLEARr,
    RQE_WERR_MAXSC_RESETr,
    RQE_WERR_WORKING_COUNTSr,
    RQE_WERR_WORKING_COUNTS_CLEARr,
    RQE_WORK_FIFO_CREDIT_COUNTr,
    RQE_WORK_FIFO_ENTRY_COUNTr,
    RRBYTr,
    RRPKTr,
    RSCHCRCr,
    RSEL1_RAM_DBGCTRL2_64r,
    RSEL1_RAM_DBGCTRL3_64r,
    RSEL1_RAM_DBGCTRL4r,
    RSEL1_RAM_DBGCTRL_64r,
    RSEL2_CAM_DBGCTRLr,
    RSEL2_RAM_DBGCTRL2_64r,
    RSEL2_RAM_DBGCTRL3_64r,
    RSEL2_RAM_DBGCTRL4_64r,
    RSEL2_RAM_DBGCTRL5r,
    RSEL2_RAM_DBGCTRL_64r,
    RTAG7_FCOE_HASH_FIELD_BMAPr,
    RTAG7_FLOW_BASED_HASHm,
    RTAG7_HASH_CONTROLr,
    RTAG7_HASH_CONTROL_2r,
    RTAG7_HASH_CONTROL_3r,
    RTAG7_HASH_CONTROL_4r,
    RTAG7_HASH_CONTROL_L2GRE_MASK_Ar,
    RTAG7_HASH_CONTROL_L2GRE_MASK_Br,
    RTAG7_HASH_FIELD_BMAP_1r,
    RTAG7_HASH_FIELD_BMAP_2r,
    RTAG7_HASH_FIELD_BMAP_3r,
    RTAG7_HASH_FIELD_BMAP_5r,
    RTAG7_HASH_SEED_Ar,
    RTAG7_HASH_SEED_Br,
    RTAG7_HASH_SELr,
    RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r,
    RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r,
    RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r,
    RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r,
    RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr,
    RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr,
    RTAG7_MIM_OUTER_HASH_FIELD_BMAPr,
    RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr,
    RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr,
    RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr,
    RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr,
    RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr,
    RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr,
    RTAG7_PORT_BASED_HASHm,
    RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr,
    RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr,
    RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr,
    RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr,
    RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr,
    RTRFUr,
    RUCr,
    RUCAr,
    RUNDr,
    RVLNr,
    RXCFr,
    RXPFr,
    RXPPr,
    RXUDAr,
    RXUOr,
    RXWSAr,
    RX_DCB,
    RX_EEE_LPI_DURATION_COUNTERr,
    RX_EEE_LPI_EVENT_COUNTERr,
    RX_HCFC_COUNTERr,
    RX_HCFC_CRC_COUNTERr,
    RX_LLFC_CRC_COUNTERr,
    RX_LLFC_LOG_COUNTERr,
    RX_LLFC_PHY_COUNTERr,
    SBS_CONTROLr,
    SER_ACC_TYPE_MAPm,
    SER_CONFIG_REGr,
    SER_ERROR_0r,
    SER_ERROR_1r,
    SER_MEMORYm,
    SER_MISSED_EVENTr,
    SER_RANGE_0_ADDR_BITSr,
    SER_RANGE_0_CONFIGr,
    SER_RANGE_0_DISABLEr,
    SER_RANGE_0_ENDr,
    SER_RANGE_0_PROT_WORDr,
    SER_RANGE_0_PROT_WORD_0r,
    SER_RANGE_0_PROT_WORD_1r,
    SER_RANGE_0_PROT_WORD_2r,
    SER_RANGE_0_PROT_WORD_3r,
    SER_RANGE_0_RESULTr,
    SER_RANGE_0_STARTr,
    SER_RANGE_10_ADDR_BITSr,
    SER_RANGE_10_CONFIGr,
    SER_RANGE_10_DISABLEr,
    SER_RANGE_10_ENDr,
    SER_RANGE_10_PROT_WORDr,
    SER_RANGE_10_PROT_WORD_0r,
    SER_RANGE_10_PROT_WORD_1r,
    SER_RANGE_10_PROT_WORD_2r,
    SER_RANGE_10_PROT_WORD_3r,
    SER_RANGE_10_RESULTr,
    SER_RANGE_10_STARTr,
    SER_RANGE_11_ADDR_BITSr,
    SER_RANGE_11_CONFIGr,
    SER_RANGE_11_DISABLEr,
    SER_RANGE_11_ENDr,
    SER_RANGE_11_PROT_WORDr,
    SER_RANGE_11_PROT_WORD_0r,
    SER_RANGE_11_PROT_WORD_1r,
    SER_RANGE_11_PROT_WORD_2r,
    SER_RANGE_11_PROT_WORD_3r,
    SER_RANGE_11_RESULTr,
    SER_RANGE_11_STARTr,
    SER_RANGE_12_ADDR_BITSr,
    SER_RANGE_12_CONFIGr,
    SER_RANGE_12_DISABLEr,
    SER_RANGE_12_ENDr,
    SER_RANGE_12_PROT_WORDr,
    SER_RANGE_12_PROT_WORD_0r,
    SER_RANGE_12_PROT_WORD_1r,
    SER_RANGE_12_PROT_WORD_2r,
    SER_RANGE_12_PROT_WORD_3r,
    SER_RANGE_12_RESULTr,
    SER_RANGE_12_STARTr,
    SER_RANGE_13_ADDR_BITSr,
    SER_RANGE_13_CONFIGr,
    SER_RANGE_13_DISABLEr,
    SER_RANGE_13_ENDr,
    SER_RANGE_13_PROT_WORDr,
    SER_RANGE_13_PROT_WORD_0r,
    SER_RANGE_13_PROT_WORD_1r,
    SER_RANGE_13_PROT_WORD_2r,
    SER_RANGE_13_PROT_WORD_3r,
    SER_RANGE_13_RESULTr,
    SER_RANGE_13_STARTr,
    SER_RANGE_14_ADDR_BITSr,
    SER_RANGE_14_CONFIGr,
    SER_RANGE_14_DISABLEr,
    SER_RANGE_14_ENDr,
    SER_RANGE_14_PROT_WORDr,
    SER_RANGE_14_PROT_WORD_0r,
    SER_RANGE_14_PROT_WORD_1r,
    SER_RANGE_14_PROT_WORD_2r,
    SER_RANGE_14_PROT_WORD_3r,
    SER_RANGE_14_RESULTr,
    SER_RANGE_14_STARTr,
    SER_RANGE_15_ADDR_BITSr,
    SER_RANGE_15_CONFIGr,
    SER_RANGE_15_DISABLEr,
    SER_RANGE_15_ENDr,
    SER_RANGE_15_PROT_WORDr,
    SER_RANGE_15_PROT_WORD_0r,
    SER_RANGE_15_PROT_WORD_1r,
    SER_RANGE_15_PROT_WORD_2r,
    SER_RANGE_15_PROT_WORD_3r,
    SER_RANGE_15_RESULTr,
    SER_RANGE_15_STARTr,
    SER_RANGE_16_ADDR_BITSr,
    SER_RANGE_16_CONFIGr,
    SER_RANGE_16_DISABLEr,
    SER_RANGE_16_ENDr,
    SER_RANGE_16_PROT_WORDr,
    SER_RANGE_16_PROT_WORD_0r,
    SER_RANGE_16_PROT_WORD_1r,
    SER_RANGE_16_PROT_WORD_2r,
    SER_RANGE_16_PROT_WORD_3r,
    SER_RANGE_16_RESULTr,
    SER_RANGE_16_STARTr,
    SER_RANGE_17_ADDR_BITSr,
    SER_RANGE_17_CONFIGr,
    SER_RANGE_17_DISABLEr,
    SER_RANGE_17_ENDr,
    SER_RANGE_17_PROT_WORDr,
    SER_RANGE_17_PROT_WORD_0r,
    SER_RANGE_17_PROT_WORD_1r,
    SER_RANGE_17_PROT_WORD_2r,
    SER_RANGE_17_PROT_WORD_3r,
    SER_RANGE_17_RESULTr,
    SER_RANGE_17_STARTr,
    SER_RANGE_18_ADDR_BITSr,
    SER_RANGE_18_CONFIGr,
    SER_RANGE_18_DISABLEr,
    SER_RANGE_18_ENDr,
    SER_RANGE_18_PROT_WORDr,
    SER_RANGE_18_PROT_WORD_0r,
    SER_RANGE_18_PROT_WORD_1r,
    SER_RANGE_18_PROT_WORD_2r,
    SER_RANGE_18_PROT_WORD_3r,
    SER_RANGE_18_RESULTr,
    SER_RANGE_18_STARTr,
    SER_RANGE_19_ADDR_BITSr,
    SER_RANGE_19_CONFIGr,
    SER_RANGE_19_DISABLEr,
    SER_RANGE_19_ENDr,
    SER_RANGE_19_PROT_WORDr,
    SER_RANGE_19_PROT_WORD_0r,
    SER_RANGE_19_PROT_WORD_1r,
    SER_RANGE_19_PROT_WORD_2r,
    SER_RANGE_19_PROT_WORD_3r,
    SER_RANGE_19_RESULTr,
    SER_RANGE_19_STARTr,
    SER_RANGE_1_ADDR_BITSr,
    SER_RANGE_1_CONFIGr,
    SER_RANGE_1_DISABLEr,
    SER_RANGE_1_ENDr,
    SER_RANGE_1_PROT_WORDr,
    SER_RANGE_1_PROT_WORD_0r,
    SER_RANGE_1_PROT_WORD_1r,
    SER_RANGE_1_PROT_WORD_2r,
    SER_RANGE_1_PROT_WORD_3r,
    SER_RANGE_1_RESULTr,
    SER_RANGE_1_STARTr,
    SER_RANGE_20_ADDR_BITSr,
    SER_RANGE_20_CONFIGr,
    SER_RANGE_20_DISABLEr,
    SER_RANGE_20_ENDr,
    SER_RANGE_20_PROT_WORDr,
    SER_RANGE_20_PROT_WORD_0r,
    SER_RANGE_20_PROT_WORD_1r,
    SER_RANGE_20_PROT_WORD_2r,
    SER_RANGE_20_PROT_WORD_3r,
    SER_RANGE_20_RESULTr,
    SER_RANGE_20_STARTr,
    SER_RANGE_21_ADDR_BITSr,
    SER_RANGE_21_CONFIGr,
    SER_RANGE_21_DISABLEr,
    SER_RANGE_21_ENDr,
    SER_RANGE_21_PROT_WORDr,
    SER_RANGE_21_PROT_WORD_0r,
    SER_RANGE_21_PROT_WORD_1r,
    SER_RANGE_21_PROT_WORD_2r,
    SER_RANGE_21_PROT_WORD_3r,
    SER_RANGE_21_RESULTr,
    SER_RANGE_21_STARTr,
    SER_RANGE_22_ADDR_BITSr,
    SER_RANGE_22_CONFIGr,
    SER_RANGE_22_DISABLEr,
    SER_RANGE_22_ENDr,
    SER_RANGE_22_PROT_WORDr,
    SER_RANGE_22_PROT_WORD_0r,
    SER_RANGE_22_PROT_WORD_1r,
    SER_RANGE_22_PROT_WORD_2r,
    SER_RANGE_22_PROT_WORD_3r,
    SER_RANGE_22_RESULTr,
    SER_RANGE_22_STARTr,
    SER_RANGE_23_ADDR_BITSr,
    SER_RANGE_23_CONFIGr,
    SER_RANGE_23_DISABLEr,
    SER_RANGE_23_ENDr,
    SER_RANGE_23_PROT_WORDr,
    SER_RANGE_23_PROT_WORD_0r,
    SER_RANGE_23_PROT_WORD_1r,
    SER_RANGE_23_PROT_WORD_2r,
    SER_RANGE_23_PROT_WORD_3r,
    SER_RANGE_23_RESULTr,
    SER_RANGE_23_STARTr,
    SER_RANGE_24_ADDR_BITSr,
    SER_RANGE_24_CONFIGr,
    SER_RANGE_24_DISABLEr,
    SER_RANGE_24_ENDr,
    SER_RANGE_24_PROT_WORDr,
    SER_RANGE_24_PROT_WORD_0r,
    SER_RANGE_24_PROT_WORD_1r,
    SER_RANGE_24_PROT_WORD_2r,
    SER_RANGE_24_PROT_WORD_3r,
    SER_RANGE_24_RESULTr,
    SER_RANGE_24_STARTr,
    SER_RANGE_25_ADDR_BITSr,
    SER_RANGE_25_CONFIGr,
    SER_RANGE_25_DISABLEr,
    SER_RANGE_25_ENDr,
    SER_RANGE_25_PROT_WORDr,
    SER_RANGE_25_PROT_WORD_0r,
    SER_RANGE_25_PROT_WORD_1r,
    SER_RANGE_25_PROT_WORD_2r,
    SER_RANGE_25_PROT_WORD_3r,
    SER_RANGE_25_RESULTr,
    SER_RANGE_25_STARTr,
    SER_RANGE_26_ADDR_BITSr,
    SER_RANGE_26_CONFIGr,
    SER_RANGE_26_DISABLEr,
    SER_RANGE_26_ENDr,
    SER_RANGE_26_PROT_WORDr,
    SER_RANGE_26_PROT_WORD_0r,
    SER_RANGE_26_PROT_WORD_1r,
    SER_RANGE_26_PROT_WORD_2r,
    SER_RANGE_26_PROT_WORD_3r,
    SER_RANGE_26_RESULTr,
    SER_RANGE_26_STARTr,
    SER_RANGE_27_ADDR_BITSr,
    SER_RANGE_27_CONFIGr,
    SER_RANGE_27_DISABLEr,
    SER_RANGE_27_ENDr,
    SER_RANGE_27_PROT_WORDr,
    SER_RANGE_27_PROT_WORD_0r,
    SER_RANGE_27_PROT_WORD_1r,
    SER_RANGE_27_PROT_WORD_2r,
    SER_RANGE_27_PROT_WORD_3r,
    SER_RANGE_27_RESULTr,
    SER_RANGE_27_STARTr,
    SER_RANGE_28_ADDR_BITSr,
    SER_RANGE_28_CONFIGr,
    SER_RANGE_28_DISABLEr,
    SER_RANGE_28_ENDr,
    SER_RANGE_28_PROT_WORDr,
    SER_RANGE_28_PROT_WORD_0r,
    SER_RANGE_28_PROT_WORD_1r,
    SER_RANGE_28_PROT_WORD_2r,
    SER_RANGE_28_PROT_WORD_3r,
    SER_RANGE_28_RESULTr,
    SER_RANGE_28_STARTr,
    SER_RANGE_29_ADDR_BITSr,
    SER_RANGE_29_CONFIGr,
    SER_RANGE_29_DISABLEr,
    SER_RANGE_29_ENDr,
    SER_RANGE_29_PROT_WORDr,
    SER_RANGE_29_PROT_WORD_0r,
    SER_RANGE_29_PROT_WORD_1r,
    SER_RANGE_29_PROT_WORD_2r,
    SER_RANGE_29_PROT_WORD_3r,
    SER_RANGE_29_RESULTr,
    SER_RANGE_29_STARTr,
    SER_RANGE_2_ADDR_BITSr,
    SER_RANGE_2_CONFIGr,
    SER_RANGE_2_DISABLEr,
    SER_RANGE_2_ENDr,
    SER_RANGE_2_PROT_WORDr,
    SER_RANGE_2_PROT_WORD_0r,
    SER_RANGE_2_PROT_WORD_1r,
    SER_RANGE_2_PROT_WORD_2r,
    SER_RANGE_2_PROT_WORD_3r,
    SER_RANGE_2_RESULTr,
    SER_RANGE_2_STARTr,
    SER_RANGE_30_ADDR_BITSr,
    SER_RANGE_30_CONFIGr,
    SER_RANGE_30_DISABLEr,
    SER_RANGE_30_ENDr,
    SER_RANGE_30_PROT_WORDr,
    SER_RANGE_30_PROT_WORD_0r,
    SER_RANGE_30_PROT_WORD_1r,
    SER_RANGE_30_PROT_WORD_2r,
    SER_RANGE_30_PROT_WORD_3r,
    SER_RANGE_30_RESULTr,
    SER_RANGE_30_STARTr,
    SER_RANGE_31_ADDR_BITSr,
    SER_RANGE_31_CONFIGr,
    SER_RANGE_31_DISABLEr,
    SER_RANGE_31_ENDr,
    SER_RANGE_31_PROT_WORDr,
    SER_RANGE_31_PROT_WORD_0r,
    SER_RANGE_31_PROT_WORD_1r,
    SER_RANGE_31_PROT_WORD_2r,
    SER_RANGE_31_PROT_WORD_3r,
    SER_RANGE_31_RESULTr,
    SER_RANGE_31_STARTr,
    SER_RANGE_3_ADDR_BITSr,
    SER_RANGE_3_CONFIGr,
    SER_RANGE_3_DISABLEr,
    SER_RANGE_3_ENDr,
    SER_RANGE_3_PROT_WORDr,
    SER_RANGE_3_PROT_WORD_0r,
    SER_RANGE_3_PROT_WORD_1r,
    SER_RANGE_3_PROT_WORD_2r,
    SER_RANGE_3_PROT_WORD_3r,
    SER_RANGE_3_RESULTr,
    SER_RANGE_3_STARTr,
    SER_RANGE_4_ADDR_BITSr,
    SER_RANGE_4_CONFIGr,
    SER_RANGE_4_DISABLEr,
    SER_RANGE_4_ENDr,
    SER_RANGE_4_PROT_WORDr,
    SER_RANGE_4_PROT_WORD_0r,
    SER_RANGE_4_PROT_WORD_1r,
    SER_RANGE_4_PROT_WORD_2r,
    SER_RANGE_4_PROT_WORD_3r,
    SER_RANGE_4_RESULTr,
    SER_RANGE_4_STARTr,
    SER_RANGE_5_ADDR_BITSr,
    SER_RANGE_5_CONFIGr,
    SER_RANGE_5_DISABLEr,
    SER_RANGE_5_ENDr,
    SER_RANGE_5_PROT_WORDr,
    SER_RANGE_5_PROT_WORD_0r,
    SER_RANGE_5_PROT_WORD_1r,
    SER_RANGE_5_PROT_WORD_2r,
    SER_RANGE_5_PROT_WORD_3r,
    SER_RANGE_5_RESULTr,
    SER_RANGE_5_STARTr,
    SER_RANGE_6_ADDR_BITSr,
    SER_RANGE_6_CONFIGr,
    SER_RANGE_6_DISABLEr,
    SER_RANGE_6_ENDr,
    SER_RANGE_6_PROT_WORDr,
    SER_RANGE_6_PROT_WORD_0r,
    SER_RANGE_6_PROT_WORD_1r,
    SER_RANGE_6_PROT_WORD_2r,
    SER_RANGE_6_PROT_WORD_3r,
    SER_RANGE_6_RESULTr,
    SER_RANGE_6_STARTr,
    SER_RANGE_7_ADDR_BITSr,
    SER_RANGE_7_CONFIGr,
    SER_RANGE_7_DISABLEr,
    SER_RANGE_7_ENDr,
    SER_RANGE_7_PROT_WORDr,
    SER_RANGE_7_PROT_WORD_0r,
    SER_RANGE_7_PROT_WORD_1r,
    SER_RANGE_7_PROT_WORD_2r,
    SER_RANGE_7_PROT_WORD_3r,
    SER_RANGE_7_RESULTr,
    SER_RANGE_7_STARTr,
    SER_RANGE_8_ADDR_BITSr,
    SER_RANGE_8_CONFIGr,
    SER_RANGE_8_DISABLEr,
    SER_RANGE_8_ENDr,
    SER_RANGE_8_PROT_WORDr,
    SER_RANGE_8_PROT_WORD_0r,
    SER_RANGE_8_PROT_WORD_1r,
    SER_RANGE_8_PROT_WORD_2r,
    SER_RANGE_8_PROT_WORD_3r,
    SER_RANGE_8_RESULTr,
    SER_RANGE_8_STARTr,
    SER_RANGE_9_ADDR_BITSr,
    SER_RANGE_9_CONFIGr,
    SER_RANGE_9_DISABLEr,
    SER_RANGE_9_ENDr,
    SER_RANGE_9_PROT_WORDr,
    SER_RANGE_9_PROT_WORD_0r,
    SER_RANGE_9_PROT_WORD_1r,
    SER_RANGE_9_PROT_WORD_2r,
    SER_RANGE_9_PROT_WORD_3r,
    SER_RANGE_9_RESULTr,
    SER_RANGE_9_STARTr,
    SER_RANGE_ADDR_BITSr,
    SER_RANGE_CONFIGr,
    SER_RANGE_DISABLEr,
    SER_RANGE_ENABLEr,
    SER_RANGE_ENDr,
    SER_RANGE_RESULTr,
    SER_RANGE_STARTr,
    SER_RESULT_0m,
    SER_RESULT_1m,
    SER_RESULT_DATA_0m,
    SER_RESULT_DATA_1m,
    SER_RESULT_EXPECTED_0m,
    SER_RESULT_EXPECTED_1m,
    SER_RESULT_MEM_LVMr,
    SER_RESULT_MEM_TMr,
    SER_RING_ERR_CTRLr,
    SFLOW_EGR_RAND_SEEDr,
    SFLOW_EGR_THRESHOLDr,
    SFLOW_ING_DATA_SOURCEm,
    SFLOW_ING_FLEX_DATA_SOURCEm,
    SFLOW_ING_FLEX_RAND_SEEDr,
    SFLOW_ING_MIRROR_CONFIGr,
    SFLOW_ING_RAND_SEEDr,
    SHARED_TABLE_HASH_CONTROLr,
    SMBUS_TIMING_CONFIG_2r,
    SNAT_DISCARDSr,
    SNAT_TRANSLATIONSr,
    SNAT_TRANSLATIONS_NEEDEDr,
    SOFTWARE_BLOCKMAP,
    SOURCE_MOD_PROXY_TABLEm,
    SOURCE_TRUNK_MAP_MODBASEm,
    SOURCE_TRUNK_MAP_TABLEm,
    SOURCE_VPm,
    SOURCE_VP_2m,
    SRC_COMPRESSIONm,
    SRC_COMPRESSION_CAM_BIST_CONFIGr,
    SRC_COMPRESSION_CAM_BIST_DBG_DATAr,
    SRC_COMPRESSION_CAM_BIST_STATUSr,
    SRC_COMPRESSION_CAM_DBGCTRLr,
    SRC_COMPRESSION_DATA_ONLYm,
    SRC_COMPRESSION_RAM_DBGCTRLr,
    SRC_COMPRESSION_TCAM_ONLYm,
    SRC_MODID_EGRESSm,
    SRC_MODID_EGRESS_SELr,
    SRC_MODID_INGRESS_BLOCKm,
    SRP_CONTROL_1r,
    SRP_CONTROL_2r,
    STATS_INTF_CONFIG_IDr,
    STATS_INTF_QUEUE_LISTm,
    STATS_INTF_REPORT_ENr,
    STATS_INTF_SERVPOOL_LISTm,
    STG_TABm,
    STORM_CONTROL_METER_CONFIGr,
    STORM_CONTROL_METER_MAPPINGr,
    STORM_CONTROL_METER_RAM_CONTROLr,
    SW1_RAM_DBGCTRL2_64r,
    SW1_RAM_DBGCTRL_64r,
    SW2_HW_CONTROLr,
    SW2_IFP_DST_ACTION_CONTROLr,
    SW2_RAM_CONTROL_1_64r,
    SW2_RAM_CONTROL_2_64r,
    SW2_RAM_CONTROL_3_64r,
    SW2_RAM_CONTROL_4_64r,
    SW2_RAM_CONTROL_5_64r,
    SW2_RAM_CONTROL_6_64r,
    SW2_RAM_CONTROL_7_64r,
    SW2_RAM_CONTROL_8_64r,
    SW3_RAM_CONTROL_2r,
    SW3_RAM_CONTROL_3r,
    SW3_RAM_CONTROL_4r,
    SW3_RAM_CONTROL_5r,
    SW3_RAM_CONTROL_6r,
    SW3_RAM_CONTROL_7r,
    SYSTEM_CONFIG_TABLEm,
    SYSTEM_CONFIG_TABLE_MODBASEm,
    SYS_CONTROLr,
    SYS_PORTMAPm,
    T1023r,
    T127r,
    T1518r,
    T16383r,
    T2047r,
    T255r,
    T4095r,
    T511r,
    T64r,
    T9216r,
    TBCAr,
    TBYTr,
    TCP_FNm,
    TCP_FN_RAM_DBGCTRLr,
    TDBGCr,
    TDBGC0r,
    TDBGC0_SELECTr,
    TDBGC1r,
    TDBGC10r,
    TDBGC10_SELECTr,
    TDBGC11r,
    TDBGC11_SELECTr,
    TDBGC1_SELECTr,
    TDBGC2r,
    TDBGC2_SELECTr,
    TDBGC3r,
    TDBGC3_SELECTr,
    TDBGC4r,
    TDBGC4_SELECTr,
    TDBGC5r,
    TDBGC5_SELECTr,
    TDBGC6r,
    TDBGC6_SELECTr,
    TDBGC7r,
    TDBGC7_SELECTr,
    TDBGC8r,
    TDBGC8_SELECTr,
    TDBGC9r,
    TDBGC9_SELECTr,
    TDBGC_SELECTr,
    TDBGC_SELECT_2r,
    TDFRr,
    TDM_CALENDAR0m,
    TDM_CALENDAR1m,
    TDM_CONFIGr,
    TDM_DFT_REGr,
    TDM_EN_COR_ERR_RPTr,
    TDM_HSPr,
    TDVLNr,
    TEDFr,
    TERRr,
    TFCSr,
    TFRGr,
    THDI_BST_PG_HDRM_PROFILEr,
    THDI_BST_PG_SHARED_PROFILEr,
    THDI_BST_SP_GLOBAL_SHARED_CNTr,
    THDI_BST_SP_GLOBAL_SHARED_PROFILEr,
    THDI_BST_SP_SHARED_PROFILEr,
    THDI_BST_TRIGGER_STATUS_32r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE0_IPIPE0r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE0_IPIPE3r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE1_IPIPE0r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE1_IPIPE3r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE2_IPIPE1r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE2_IPIPE2r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE3_IPIPE1r,
    THDI_BST_TRIGGER_STATUS_32_MMU_XPE3_IPIPE2r,
    THDI_BST_TRIGGER_STATUS_TYPEr,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE0_IPIPE0r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE0_IPIPE3r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE1_IPIPE0r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE1_IPIPE3r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE2_IPIPE1r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE2_IPIPE2r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE3_IPIPE1r,
    THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE3_IPIPE2r,
    THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr,
    THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE0_LAYER0r,
    THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE1_LAYER0r,
    THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE2_LAYER1r,
    THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE3_LAYER1r,
    THDI_BUFFER_CELL_LIMIT_SPr,
    THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE0_LAYER0r,
    THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE1_LAYER0r,
    THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE2_LAYER1r,
    THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE3_LAYER1r,
    THDI_BYPASSr,
    THDI_CELL_RESET_LIMIT_OFFSET_SPr,
    THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE0_LAYER0r,
    THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE1_LAYER0r,
    THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE2_LAYER1r,
    THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE3_LAYER1r,
    THDI_CELL_SPAP_RED_OFFSET_SPr,
    THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE0_LAYER0r,
    THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE1_LAYER0r,
    THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE2_LAYER1r,
    THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE3_LAYER1r,
    THDI_CELL_SPAP_YELLOW_OFFSET_SPr,
    THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE0_LAYER0r,
    THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE1_LAYER0r,
    THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE2_LAYER1r,
    THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE3_LAYER1r,
    THDI_EN_COR_ERR_RPTr,
    THDI_FLOW_CONTROL_XOFF_STATEr,
    THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE0r,
    THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE1r,
    THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE2r,
    THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE3r,
    THDI_GLOBAL_HDRM_COUNTr,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE0_IPIPE0r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE0_IPIPE3r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE1_IPIPE0r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE1_IPIPE3r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE2_IPIPE1r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE2_IPIPE2r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE3_IPIPE1r,
    THDI_GLOBAL_HDRM_COUNT_MMU_XPE3_IPIPE2r,
    THDI_GLOBAL_HDRM_LIMITr,
    THDI_GLOBAL_HDRM_RESERVEDr,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE0_IPIPE0r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE0_IPIPE3r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE1_IPIPE0r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE1_IPIPE3r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE2_IPIPE1r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE2_IPIPE2r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE3_IPIPE1r,
    THDI_GLOBAL_HDRM_RESERVED_MMU_XPE3_IPIPE2r,
    THDI_HDRM_BUFFER_CELL_LIMIT_HPr,
    THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE0_LAYER0r,
    THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE1_LAYER0r,
    THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE2_LAYER1r,
    THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE3_LAYER1r,
    THDI_HDRM_POOL_CFGr,
    THDI_HDRM_POOL_COUNT_HPr,
    THDI_HDRM_POOL_PEAK_COUNT_HPr,
    THDI_HDRM_POOL_STATUSr,
    THDI_HDRM_PORT_PG_HPIDr,
    THDI_INPUT_PORT_XON_ENABLESr,
    THDI_MEMORY_PTPG_CFG_MEM_TMr,
    THDI_MEMORY_PTSP_CFG_MEM_TMr,
    THDI_MEMORY_TMr,
    THDI_MEM_INIT_STATUSr,
    THDI_MEM_INIT_STATUS_MMU_XPE0_IPIPE0r,
    THDI_MEM_INIT_STATUS_MMU_XPE0_IPIPE3r,
    THDI_MEM_INIT_STATUS_MMU_XPE1_IPIPE0r,
    THDI_MEM_INIT_STATUS_MMU_XPE1_IPIPE3r,
    THDI_MEM_INIT_STATUS_MMU_XPE2_IPIPE1r,
    THDI_MEM_INIT_STATUS_MMU_XPE2_IPIPE2r,
    THDI_MEM_INIT_STATUS_MMU_XPE3_IPIPE1r,
    THDI_MEM_INIT_STATUS_MMU_XPE3_IPIPE2r,
    THDI_PG_FDR_MODE_ENABLEr,
    THDI_POOL_CONFIGr,
    THDI_POOL_DROP_STATEr,
    THDI_POOL_SHARED_COUNT_SPr,
    THDI_PORT_LIMIT_STATESr,
    THDI_PORT_LIMIT_STATES_MMU_XPE0r,
    THDI_PORT_LIMIT_STATES_MMU_XPE1r,
    THDI_PORT_LIMIT_STATES_MMU_XPE2r,
    THDI_PORT_LIMIT_STATES_MMU_XPE3r,
    THDI_PORT_MAX_PKT_SIZEr,
    THDI_PORT_PG_BSTm,
    THDI_PORT_PG_BST_MMU_XPE0_IPIPE0m,
    THDI_PORT_PG_BST_MMU_XPE0_IPIPE3m,
    THDI_PORT_PG_BST_MMU_XPE1_IPIPE0m,
    THDI_PORT_PG_BST_MMU_XPE1_IPIPE3m,
    THDI_PORT_PG_BST_MMU_XPE2_IPIPE1m,
    THDI_PORT_PG_BST_MMU_XPE2_IPIPE2m,
    THDI_PORT_PG_BST_MMU_XPE3_IPIPE1m,
    THDI_PORT_PG_BST_MMU_XPE3_IPIPE2m,
    THDI_PORT_PG_CNTRS_RT1m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE0_IPIPE0m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE0_IPIPE3m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE1_IPIPE0m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE1_IPIPE3m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE2_IPIPE1m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE2_IPIPE2m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE3_IPIPE1m,
    THDI_PORT_PG_CNTRS_RT1_MMU_XPE3_IPIPE2m,
    THDI_PORT_PG_CNTRS_RT2m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE0_IPIPE0m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE0_IPIPE3m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE1_IPIPE0m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE1_IPIPE3m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE2_IPIPE1m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE2_IPIPE2m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE3_IPIPE1m,
    THDI_PORT_PG_CNTRS_RT2_MMU_XPE3_IPIPE2m,
    THDI_PORT_PG_CNTRS_SH1m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE0_IPIPE0m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE0_IPIPE3m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE1_IPIPE0m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE1_IPIPE3m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE2_IPIPE1m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE2_IPIPE2m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE3_IPIPE1m,
    THDI_PORT_PG_CNTRS_SH1_MMU_XPE3_IPIPE2m,
    THDI_PORT_PG_CNTRS_SH2m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE0_IPIPE0m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE0_IPIPE3m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE1_IPIPE0m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE1_IPIPE3m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE2_IPIPE1m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE2_IPIPE2m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE3_IPIPE1m,
    THDI_PORT_PG_CNTRS_SH2_MMU_XPE3_IPIPE2m,
    THDI_PORT_PG_CONFIGm,
    THDI_PORT_PG_SPIDr,
    THDI_PORT_PRI_GRPr,
    THDI_PORT_PRI_GRP0r,
    THDI_PORT_PRI_GRP1r,
    THDI_PORT_SP_BSTm,
    THDI_PORT_SP_BST_MMU_XPE0_IPIPE0m,
    THDI_PORT_SP_BST_MMU_XPE0_IPIPE3m,
    THDI_PORT_SP_BST_MMU_XPE1_IPIPE0m,
    THDI_PORT_SP_BST_MMU_XPE1_IPIPE3m,
    THDI_PORT_SP_BST_MMU_XPE2_IPIPE1m,
    THDI_PORT_SP_BST_MMU_XPE2_IPIPE2m,
    THDI_PORT_SP_BST_MMU_XPE3_IPIPE1m,
    THDI_PORT_SP_BST_MMU_XPE3_IPIPE2m,
    THDI_PORT_SP_CNTRS_RTm,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE0_IPIPE0m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE0_IPIPE3m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE1_IPIPE0m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE1_IPIPE3m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE2_IPIPE1m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE2_IPIPE2m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE3_IPIPE1m,
    THDI_PORT_SP_CNTRS_RT_MMU_XPE3_IPIPE2m,
    THDI_PORT_SP_CNTRS_SHm,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE0_IPIPE0m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE0_IPIPE3m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE1_IPIPE0m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE1_IPIPE3m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE2_IPIPE1m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE2_IPIPE2m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE3_IPIPE1m,
    THDI_PORT_SP_CNTRS_SH_MMU_XPE3_IPIPE2m,
    THDI_PORT_SP_CONFIGm,
    THDI_PORT_SP_CONFIG0m,
    THDI_PORT_SP_CONFIG1m,
    THDI_PORT_SP_CONFIG2m,
    THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr,
    THDI_TO_OOBFC_SP_STr,
    THDO_TO_OOBFC_SP_STr,
    THDU_BST_STATr,
    THDU_CNG_STATE_RESETr,
    THDU_CNG_STATE_RESET_MMU_XPE0_EPIPE0r,
    THDU_CNG_STATE_RESET_MMU_XPE0_EPIPE1r,
    THDU_CNG_STATE_RESET_MMU_XPE1_EPIPE2r,
    THDU_CNG_STATE_RESET_MMU_XPE1_EPIPE3r,
    THDU_CNG_STATE_RESET_MMU_XPE2_EPIPE0r,
    THDU_CNG_STATE_RESET_MMU_XPE2_EPIPE1r,
    THDU_CNG_STATE_RESET_MMU_XPE3_EPIPE2r,
    THDU_CNG_STATE_RESET_MMU_XPE3_EPIPE3r,
    THDU_MEMORY_0_TMr,
    THDU_MEMORY_1_TM_64r,
    THDU_OUTPUT_PORT_RX_ENABLE_64r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE0_EPIPE0r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE0_EPIPE1r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE1_EPIPE2r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE1_EPIPE3r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE2_EPIPE0r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE2_EPIPE1r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE3_EPIPE2r,
    THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE3_EPIPE3r,
    THDU_PORT_E2ECC_COS_SPIDr,
    THDU_PORT_E2ECC_COS_SPID_MMU_XPE0r,
    THDU_PORT_E2ECC_COS_SPID_MMU_XPE1r,
    THDU_PORT_E2ECC_COS_SPID_MMU_XPE2r,
    THDU_PORT_E2ECC_COS_SPID_MMU_XPE3r,
    THD_MISC_CONTROLr,
    TIME_DOMAINr,
    TJBRr,
    TLCLr,
    TMCAr,
    TMCLr,
    TMGVr,
    TM_RESEQMEMr,
    TNCLr,
    TOP_AVS_INTR_STATUSr,
    TOP_AVS_SEL_REGr,
    TOP_BS_PLL0_CTRL_0r,
    TOP_BS_PLL0_CTRL_1r,
    TOP_BS_PLL0_CTRL_2r,
    TOP_BS_PLL0_CTRL_3r,
    TOP_BS_PLL0_CTRL_4r,
    TOP_BS_PLL0_STATUSr,
    TOP_BS_PLL1_CTRL_0r,
    TOP_BS_PLL1_CTRL_1r,
    TOP_BS_PLL1_CTRL_2r,
    TOP_BS_PLL1_CTRL_3r,
    TOP_BS_PLL1_CTRL_4r,
    TOP_BS_PLL1_STATUSr,
    TOP_CLOCKING_ENFORCE_PCGr,
    TOP_CLOCKING_ENFORCE_PSGr,
    TOP_CORE_CLK_FREQ_SELr,
    TOP_CORE_PLL0_CTRL_0r,
    TOP_CORE_PLL0_CTRL_1r,
    TOP_CORE_PLL0_CTRL_2r,
    TOP_CORE_PLL0_CTRL_3r,
    TOP_CORE_PLL0_CTRL_4r,
    TOP_CORE_PLL0_STATUSr,
    TOP_CORE_PLL1_CTRL_0r,
    TOP_CORE_PLL1_CTRL_1r,
    TOP_CORE_PLL1_CTRL_2r,
    TOP_CORE_PLL1_CTRL_3r,
    TOP_CORE_PLL1_CTRL_4r,
    TOP_CORE_PLL1_STATUSr,
    TOP_CORE_PLL_CTRL_0r,
    TOP_CORE_PLL_CTRL_2r,
    TOP_CORE_PLL_STATUSr,
    TOP_CPU2TAP_MEM_TMr,
    TOP_DEV_REV_IDr,
    TOP_FREQUENCY_SWITCH_STATUSr,
    TOP_FUNC_DEBUG_STATUSr,
    TOP_FUNC_DEBUG_STATUS_0r,
    TOP_FUNC_DEBUG_STATUS_1r,
    TOP_FUNC_DEBUG_STATUS_SELr,
    TOP_HW_TAP_CONTROLr,
    TOP_HW_TAP_MEM_DEBUGr,
    TOP_HW_TAP_MEM_ECC_CTRL_0r,
    TOP_HW_TAP_MEM_ECC_CTRL_1r,
    TOP_HW_TAP_MEM_ECC_STATUSr,
    TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr,
    TOP_INT_REV_ID_REGr,
    TOP_IPROC_PLL_CTRL_0r,
    TOP_IPROC_PLL_CTRL_1r,
    TOP_IPROC_PLL_CTRL_2r,
    TOP_IPROC_PLL_CTRL_3r,
    TOP_IPROC_PLL_CTRL_4r,
    TOP_IPROC_PLL_STATUSr,
    TOP_L1_RCVD_CLK_VALID_STATUS_0r,
    TOP_L1_RCVD_CLK_VALID_STATUS_1r,
    TOP_L1_RCVD_CLK_VALID_STATUS_2r,
    TOP_L1_RCVD_CLK_VALID_STATUS_3r,
    TOP_LVM_CONTROLr,
    TOP_MISC_CONTROLr,
    TOP_MISC_CONTROL_2r,
    TOP_MISC_GENERIC_CONTROLr,
    TOP_MISC_STATUSr,
    TOP_MISC_STATUS_1r,
    TOP_OSC_COUNT_STATr,
    TOP_PM_PORT_EN_STATUS_0r,
    TOP_PM_PORT_EN_STATUS_1r,
    TOP_PM_PORT_EN_STATUS_2r,
    TOP_PM_PORT_EN_STATUS_3r,
    TOP_PM_PORT_EN_STATUS_4r,
    TOP_PVTMON_0_INTR_THRESHOLDr,
    TOP_PVTMON_1_INTR_THRESHOLDr,
    TOP_PVTMON_2_INTR_THRESHOLDr,
    TOP_PVTMON_3_INTR_THRESHOLDr,
    TOP_PVTMON_4_INTR_THRESHOLDr,
    TOP_PVTMON_5_INTR_THRESHOLDr,
    TOP_PVTMON_6_INTR_THRESHOLDr,
    TOP_PVTMON_7_INTR_THRESHOLDr,
    TOP_PVTMON_8_INTR_THRESHOLDr,
    TOP_PVTMON_CTRL_0r,
    TOP_PVTMON_CTRL_1r,
    TOP_PVTMON_INTR_MASKr,
    TOP_PVTMON_INTR_STATUSr,
    TOP_PVTMON_INTR_THRESHOLDr,
    TOP_PVTMON_RESULTr,
    TOP_PVTMON_RESULT_0r,
    TOP_PVTMON_RESULT_1r,
    TOP_PVTMON_RESULT_2r,
    TOP_PVTMON_RESULT_3r,
    TOP_PVTMON_RESULT_4r,
    TOP_PVTMON_RESULT_5r,
    TOP_PVTMON_RESULT_6r,
    TOP_PVTMON_RESULT_7r,
    TOP_PVTMON_RESULT_8r,
    TOP_RESCAL_0_CONTROLr,
    TOP_RESCAL_0_STATUS_0r,
    TOP_RESCAL_0_STATUS_1r,
    TOP_RESCAL_1_CONTROLr,
    TOP_RESCAL_1_STATUS_0r,
    TOP_RESCAL_1_STATUS_1r,
    TOP_RESCAL_2_CONTROLr,
    TOP_RESCAL_2_STATUS_0r,
    TOP_RESCAL_2_STATUS_1r,
    TOP_RESCAL_3_CONTROLr,
    TOP_RESCAL_3_STATUS_0r,
    TOP_RESCAL_3_STATUS_1r,
    TOP_RESCAL_CONTROLr,
    TOP_RING_OSC_CTRLr,
    TOP_SOFT_RESET_REGr,
    TOP_SOFT_RESET_REG_2r,
    TOP_SOFT_RESET_REG_3r,
    TOP_SWITCH_FEATURE_ENABLEr,
    TOP_TAP_CONTROLr,
    TOP_TSC_0_RESOLVED_SPEED_STATUSr,
    TOP_TSC_10_RESOLVED_SPEED_STATUSr,
    TOP_TSC_11_RESOLVED_SPEED_STATUSr,
    TOP_TSC_12_RESOLVED_SPEED_STATUSr,
    TOP_TSC_13_RESOLVED_SPEED_STATUSr,
    TOP_TSC_14_RESOLVED_SPEED_STATUSr,
    TOP_TSC_15_RESOLVED_SPEED_STATUSr,
    TOP_TSC_16_RESOLVED_SPEED_STATUSr,
    TOP_TSC_17_RESOLVED_SPEED_STATUSr,
    TOP_TSC_18_RESOLVED_SPEED_STATUSr,
    TOP_TSC_19_RESOLVED_SPEED_STATUSr,
    TOP_TSC_1_RESOLVED_SPEED_STATUSr,
    TOP_TSC_20_RESOLVED_SPEED_STATUSr,
    TOP_TSC_21_RESOLVED_SPEED_STATUSr,
    TOP_TSC_22_RESOLVED_SPEED_STATUSr,
    TOP_TSC_23_RESOLVED_SPEED_STATUSr,
    TOP_TSC_24_RESOLVED_SPEED_STATUSr,
    TOP_TSC_25_RESOLVED_SPEED_STATUSr,
    TOP_TSC_26_RESOLVED_SPEED_STATUSr,
    TOP_TSC_27_RESOLVED_SPEED_STATUSr,
    TOP_TSC_28_RESOLVED_SPEED_STATUSr,
    TOP_TSC_29_RESOLVED_SPEED_STATUSr,
    TOP_TSC_2_RESOLVED_SPEED_STATUSr,
    TOP_TSC_30_RESOLVED_SPEED_STATUSr,
    TOP_TSC_31_RESOLVED_SPEED_STATUSr,
    TOP_TSC_32_RESOLVED_SPEED_STATUSr,
    TOP_TSC_3_RESOLVED_SPEED_STATUSr,
    TOP_TSC_4_RESOLVED_SPEED_STATUSr,
    TOP_TSC_5_RESOLVED_SPEED_STATUSr,
    TOP_TSC_6_RESOLVED_SPEED_STATUSr,
    TOP_TSC_7_RESOLVED_SPEED_STATUSr,
    TOP_TSC_8_RESOLVED_SPEED_STATUSr,
    TOP_TSC_9_RESOLVED_SPEED_STATUSr,
    TOP_TSC_AFE_PLL_STATUSr,
    TOP_TSC_ENABLEr,
    TOP_TSC_RESOLVED_SPEED_STATUSr,
    TOP_TS_PLL_CTRL_0r,
    TOP_TS_PLL_CTRL_1r,
    TOP_TS_PLL_CTRL_2r,
    TOP_TS_PLL_CTRL_3r,
    TOP_TS_PLL_CTRL_4r,
    TOP_TS_PLL_STATUSr,
    TOP_UC_TAP_CONTROLr,
    TOP_UC_TAP_READ_DATAr,
    TOP_UC_TAP_WRITE_DATAr,
    TOP_UPI_CTRL_0r,
    TOP_UPI_CTRL_1r,
    TOP_UPI_STATUS_0r,
    TOP_UPI_STATUS_1r,
    TOP_UPI_STATUS_10r,
    TOP_UPI_STATUS_11r,
    TOP_UPI_STATUS_12r,
    TOP_UPI_STATUS_13r,
    TOP_UPI_STATUS_14r,
    TOP_UPI_STATUS_15r,
    TOP_UPI_STATUS_16r,
    TOP_UPI_STATUS_2r,
    TOP_UPI_STATUS_3r,
    TOP_UPI_STATUS_4r,
    TOP_UPI_STATUS_5r,
    TOP_UPI_STATUS_6r,
    TOP_UPI_STATUS_7r,
    TOP_UPI_STATUS_8r,
    TOP_UPI_STATUS_9r,
    TOP_XG_PLL0_CTRL_0r,
    TOP_XG_PLL0_CTRL_1r,
    TOP_XG_PLL0_CTRL_2r,
    TOP_XG_PLL0_CTRL_3r,
    TOP_XG_PLL0_CTRL_4r,
    TOP_XG_PLL0_STATUSr,
    TOP_XG_PLL1_CTRL_0r,
    TOP_XG_PLL1_CTRL_1r,
    TOP_XG_PLL1_CTRL_2r,
    TOP_XG_PLL1_CTRL_3r,
    TOP_XG_PLL1_CTRL_4r,
    TOP_XG_PLL1_STATUSr,
    TOP_XG_PLL2_CTRL_0r,
    TOP_XG_PLL2_CTRL_1r,
    TOP_XG_PLL2_CTRL_2r,
    TOP_XG_PLL2_CTRL_3r,
    TOP_XG_PLL2_CTRL_4r,
    TOP_XG_PLL2_STATUSr,
    TOP_XG_PLL3_CTRL_0r,
    TOP_XG_PLL3_CTRL_1r,
    TOP_XG_PLL3_CTRL_2r,
    TOP_XG_PLL3_CTRL_3r,
    TOP_XG_PLL3_CTRL_4r,
    TOP_XG_PLL3_STATUSr,
    TOP_XG_PLL_CTRL_0r,
    TOP_XG_PLL_CTRL_1r,
    TOP_XG_PLL_CTRL_2r,
    TOP_XG_PLL_CTRL_4r,
    TOP_XG_PLL_STATUSr,
    TOQ_DEBUG_REG1r,
    TOQ_FATALr,
    TOQ_MC_CACHE_COUNT_DEBUGr,
    TOQ_MC_CACHE_DEBUGr,
    TOQ_STATUSr,
    TOQ_UC_CACHE_COUNT_DEBUGr,
    TOQ_UC_CACHE_DEBUGr,
    TOS_FNm,
    TOS_FN_RAM_DBGCTRLr,
    TOVRr,
    TPCE_64r,
    TPFCr,
    TPFC0r,
    TPFC1r,
    TPFC2r,
    TPFC3r,
    TPFC4r,
    TPFC5r,
    TPFC6r,
    TPFC7r,
    TPKTr,
    TPOKr,
    TRILL_DROP_CONTROLr,
    TRILL_DROP_STATSm,
    TRILL_RBRIDGE_NICKNAME_SELECTr,
    TRPKTr,
    TRUNK_BITMAPm,
    TRUNK_CBL_TABLEm,
    TRUNK_GROUPm,
    TRUNK_MEMBERm,
    TRUNK_RAND_LB_SEEDr,
    TRUNK_RR_CNTm,
    TSCLr,
    TS_TO_CORE_SYNC_ENABLEr,
    TTL_FNm,
    TTL_FN_RAM_DBGCTRLr,
    TUCAr,
    TUFLr,
    TVLNr,
    TXCFr,
    TXCLr,
    TXPFr,
    TXPPr,
    TX_CNT_CONFIGr,
    TX_DCB,
    TX_EEE_LPI_DURATION_COUNTERr,
    TX_EEE_LPI_EVENT_COUNTERr,
    TX_HCFC_COUNTERr,
    TX_LLFC_LOG_COUNTERr,
    TX_PKT_CNT_64r,
    UDF_CAM_BIST_CONFIGr,
    UDF_CAM_BIST_DBG_DATAr,
    UDF_CAM_BIST_STATUSr,
    UDF_CAM_DBGCTRLr,
    UDF_CONDITIONAL_CHECK_TABLE_CAMm,
    UDF_CONDITIONAL_CHECK_TABLE_RAMm,
    UNKNOWN_HGI_BITMAPm,
    UNKNOWN_MCAST_BLOCK_MASKm,
    UNKNOWN_UCAST_BLOCK_MASKm,
    VFIm,
    VFI_1m,
    VFP_CAM_BIST_CONFIGr,
    VFP_CAM_BIST_CONTROLr,
    VFP_CAM_BIST_DBG_DATAr,
    VFP_CAM_BIST_STATUSr,
    VFP_CAM_CONTROL_SLICE_3_0r,
    VFP_HASH_FIELD_BMAP_TABLE_Am,
    VFP_HASH_FIELD_BMAP_TABLE_Bm,
    VFP_KEY_CONTROL_1r,
    VFP_KEY_CONTROL_2r,
    VFP_POLICY_TABLEm,
    VFP_POLICY_TABLE_RAM_CONTROL_64r,
    VFP_SLICE_CONTROLr,
    VFP_SLICE_MAPr,
    VFP_TCAMm,
    VLAN_CTRLr,
    VLAN_MACm,
    VLAN_MEMORY_DBGCTRL_0r,
    VLAN_MEMORY_DBGCTRL_1r,
    VLAN_MPLSm,
    VLAN_PROFILE_2m,
    VLAN_PROFILE_TABm,
    VLAN_PROTOCOLm,
    VLAN_PROTOCOL_DATAm,
    VLAN_PROTOCOL_DATA_DBGCTRLr,
    VLAN_SUBNETm,
    VLAN_SUBNET_CAM_BIST_CONFIGr,
    VLAN_SUBNET_CAM_BIST_DBG_DATAr,
    VLAN_SUBNET_CAM_BIST_STATUSr,
    VLAN_SUBNET_CAM_DBGCTRLr,
    VLAN_SUBNET_DATA_DBGCTRLr,
    VLAN_SUBNET_DATA_ONLYm,
    VLAN_SUBNET_ONLYm,
    VLAN_TABm,
    VLAN_XLATEm,
    VLAN_XLATE_DBGCTRL_0r,
    VLAN_XLATE_ECCm,
    VLAN_XLATE_HASH_CONTROLr,
    VLAN_XLATE_LPm,
    VLAN_XLATE_LP_DATA_DBGCTRL_0r,
    VP_CAM_DBGCTRLr,
    VP_RAM_CONTROL_0r,
    VP_RAM_CONTROL_1r,
    VP_RAM_CONTROL_2r,
    VP_RAM_CONTROL_3r,
    VP_RAM_CONTROL_4r,
    VP_RAM_CONTROL_5r,
    VP_RAM_CONTROL_6r,
    VP_RAM_CONTROL_7r,
    VP_RAM_CONTROL_8r,
    VP_SER_CONTROLr,
    VRFm,
    VRF_MASKr,
    VXLAN_CONTROLr,
    VXLAN_DEFAULT_NETWORK_SVPr,
    WREDMEMDEBUG_AVG_QSIZE_TMr,
    WREDMEMDEBUG_CONFIG_TMr,
    WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr,
    WREDMEMDEBUG_PORT_SP_DROP_THD_TMr,
    WREDMEMDEBUG_PORT_SP_SHARED_COUNT_TMr,
    WREDMEMDEBUG_UC_QUEUE_DROP_THD_0_TMr,
    WREDMEMDEBUG_UC_QUEUE_DROP_THD_1_TMr,
    WREDMEMDEBUG_UC_QUEUE_DROP_THD_MARK_TMr,
    WREDMEMDEBUG_UC_QUEUE_DROP_THD_TMr,
    WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_TMr,
    WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr,
    WRED_POOL_INST_CONG_LIMITr,
    WRED_POOL_INST_CONG_LIMIT_0r,
    WRED_POOL_INST_CONG_LIMIT_1r,
    WRED_POOL_INST_CONG_LIMIT_2r,
    WRED_POOL_INST_CONG_LIMIT_3r,
    WRED_REFRESH_CONTROLr,
    XLMAC_CLEAR_ECC_STATUSr,
    XLMAC_CLEAR_FIFO_STATUSr,
    XLMAC_CLEAR_RX_LSS_STATUSr,
    XLMAC_CTRLr,
    XLMAC_E2ECC_DATA_HDR_0r,
    XLMAC_E2ECC_DATA_HDR_1r,
    XLMAC_E2ECC_MODULE_HDR_0r,
    XLMAC_E2ECC_MODULE_HDR_1r,
    XLMAC_E2EFC_DATA_HDR_0r,
    XLMAC_E2EFC_DATA_HDR_1r,
    XLMAC_E2EFC_MODULE_HDR_0r,
    XLMAC_E2EFC_MODULE_HDR_1r,
    XLMAC_E2E_CTRLr,
    XLMAC_ECC_CTRLr,
    XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr,
    XLMAC_ECC_FORCE_SINGLE_BIT_ERRr,
    XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr,
    XLMAC_EEE_CTRLr,
    XLMAC_EEE_TIMERSr,
    XLMAC_FIFO_STATUSr,
    XLMAC_GMII_EEE_CTRLr,
    XLMAC_HIGIG_HDR_0r,
    XLMAC_HIGIG_HDR_1r,
    XLMAC_LAG_FAILOVER_STATUSr,
    XLMAC_LLFC_CTRLr,
    XLMAC_MEM_CTRLr,
    XLMAC_MODEr,
    XLMAC_PAUSE_CTRLr,
    XLMAC_PFC_CTRLr,
    XLMAC_PFC_DAr,
    XLMAC_PFC_OPCODEr,
    XLMAC_PFC_TYPEr,
    XLMAC_RX_CDC_ECC_STATUSr,
    XLMAC_RX_CTRLr,
    XLMAC_RX_LLFC_MSG_FIELDSr,
    XLMAC_RX_LSS_CTRLr,
    XLMAC_RX_LSS_STATUSr,
    XLMAC_RX_MAC_SAr,
    XLMAC_RX_MAX_SIZEr,
    XLMAC_RX_VLAN_TAGr,
    XLMAC_SPARE0r,
    XLMAC_SPARE1r,
    XLMAC_TIMESTAMP_ADJUSTr,
    XLMAC_TXFIFO_CELL_CNTr,
    XLMAC_TXFIFO_CELL_REQ_CNTr,
    XLMAC_TX_CDC_ECC_STATUSr,
    XLMAC_TX_CRC_CORRUPT_CTRLr,
    XLMAC_TX_CTRLr,
    XLMAC_TX_LLFC_MSG_FIELDSr,
    XLMAC_TX_MAC_SAr,
    XLMAC_TX_TIMESTAMP_FIFO_DATAr,
    XLMAC_TX_TIMESTAMP_FIFO_STATUSr,
    XLMAC_VERSION_IDr,
    XLPORT_CNTMAXSIZEr,
    XLPORT_CONFIGr,
    XLPORT_ECC_CONTROLr,
    XLPORT_EEE_CLOCK_GATEr,
    XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr,
    XLPORT_EEE_COUNTER_MODEr,
    XLPORT_EEE_DURATION_TIMER_PULSEr,
    XLPORT_ENABLE_REGr,
    XLPORT_FAULT_LINK_STATUSr,
    XLPORT_FLOW_CONTROL_CONFIGr,
    XLPORT_FORCE_DOUBLE_BIT_ERRORr,
    XLPORT_FORCE_SINGLE_BIT_ERRORr,
    XLPORT_INTR_ENABLEr,
    XLPORT_INTR_STATUSr,
    XLPORT_LAG_FAILOVER_CONFIGr,
    XLPORT_LED_CHAIN_CONFIGr,
    XLPORT_LINKSTATUS_DOWNr,
    XLPORT_LINKSTATUS_DOWN_CLEARr,
    XLPORT_MAC_CONTROLr,
    XLPORT_MAC_RSV_MASKr,
    XLPORT_MIB_RESETr,
    XLPORT_MIB_RSC0_ECC_STATUSr,
    XLPORT_MIB_RSC1_ECC_STATUSr,
    XLPORT_MIB_RSC_ECC_STATUSr,
    XLPORT_MIB_RSC_RAM_CONTROLr,
    XLPORT_MIB_TSC0_ECC_STATUSr,
    XLPORT_MIB_TSC1_ECC_STATUSr,
    XLPORT_MIB_TSC_ECC_STATUSr,
    XLPORT_MIB_TSC_RAM_CONTROLr,
    XLPORT_MODE_REGr,
    XLPORT_POWER_SAVEr,
    XLPORT_SBUS_CONTROLr,
    XLPORT_SGNDET_EARLYCRSr,
    XLPORT_SOFT_RESETr,
    XLPORT_SPARE0_REGr,
    XLPORT_SW_FLOW_CONTROLr,
    XLPORT_TSC_PLL_LOCK_STATUSr,
    XLPORT_TS_TIMER_31_0_REGr,
    XLPORT_TS_TIMER_47_32_REGr,
    XLPORT_WC_UCMEM_CTRLr,
    XLPORT_WC_UCMEM_DATAm,
    XLPORT_XGXS0_CTRL_REGr,
    XLPORT_XGXS0_LN0_STATUS0_REGr,
    XLPORT_XGXS0_LN1_STATUS0_REGr,
    XLPORT_XGXS0_LN2_STATUS0_REGr,
    XLPORT_XGXS0_LN3_STATUS0_REGr,
    XLPORT_XGXS0_STATUS0_REGr,
    XLPORT_XGXS_COUNTER_MODEr,
    XPORT_PFC_STATEr,
    XPORT_TO_MMU_BKPr,
    XTHOLr,
    BCM56960_A0_ENUM_COUNT = 5807
} bcm56960_a0_enum_t;


typedef enum bcm56960_a0_field_e {
    ABORTf,
    ABORT_DMAf,
    ACCESS_MODEf,
    ACCUM_COMP_CNTf,
    ACCUM_COMP_MEM_TMf,
    ACCURACYf,
    ACC_TYPEf,
    ACC_TYPE_MODEf,
    ACTIONf,
    ACTION_DATAf,
    ACTION_EN_CFAPf,
    ACTION_EN_THDIf,
    ACTION_EN_THDOf,
    ACTION_PRI_MODIFIERf,
    ACTION_PROFILE_IDf,
    ACTION_SET_BITMAPf,
    ACTIVEf,
    ACTIVE_L3_IIF_PROFILE_INDEXf,
    ACTIVE_PORT_BITMAPf,
    ACT_LOW_INTRf,
    ADC_INSELf,
    ADDRf,
    ADDRESSf,
    ADDRESS_BEATf,
    ADDRRESSf,
    ADDR_0f,
    ADDR_1f,
    ADDR_2f,
    ADDR_3f,
    ADDR_4f,
    AGING_TIMERf,
    AGM_MONITOR_IDf,
    AGM_MONITOR_POOL_IDf,
    ALERTf,
    ALERT_Hf,
    ALERT_Sf,
    ALG_BKT_PTRf,
    ALG_BKT_PTR0f,
    ALG_BKT_PTR1f,
    ALG_HIT_IDXf,
    ALG_HIT_IDX0f,
    ALG_HIT_IDX1f,
    ALG_SUB_BKT_PTRf,
    ALG_SUB_BKT_PTR0f,
    ALG_SUB_BKT_PTR1f,
    ALLOWED_PORT_BITMAPf,
    ALLOWED_PORT_BITMAP_P0f,
    ALLOWED_PORT_BITMAP_P1f,
    ALLOWED_PORT_BITMAP_P2f,
    ALLOWED_PORT_BITMAP_P3f,
    ALLOW_40B_AND_GREATER_PKTSf,
    ALLOW_GLOBAL_ROUTEf,
    ALLOW_IPMC_INDEX_WRAP_AROUNDf,
    ALLOW_L2MC_INDEX_WRAP_AROUNDf,
    ALLOW_MOVE_IN_CLASSf,
    ALLOW_NON_TRILL_FRAMESf,
    ALLOW_SRC_MODf,
    ALLOW_TRILL_FRAMESf,
    ALL_CORE_PLL_TO_CMIC_LOCKf,
    ALL_IDL_HI_OSCSf,
    ALL_IDL_LOW_OSCSf,
    ALPM_ADDRESS_SWIZZLE_MODEf,
    ALPM_BANK_MODEf,
    ALPM_ENTRY_BANK_CONFIGf,
    ALTERNATE_EMIRROR_BITMAP_LVMf,
    ALTERNATE_EMIRROR_BITMAP_PARITY_ENf,
    ALTERNATE_EMIRROR_BITMAP_TMf,
    ALWAYS_CRC_REGENf,
    APPLY_EGR_MASK_ON_L2f,
    APPLY_EGR_MASK_ON_L3f,
    APPLY_EGR_MASK_ON_UC_ONLYf,
    APPLY_MTU_CHECK_ON_HIGIG_IPMCf,
    APPLY_SRCMOD_BLOCK_ON_UC_ONLYf,
    ARP_RARP_TERMINATION_ALLOWEDf,
    ARP_RARP_TO_FPf,
    ARP_REPLY_DROPf,
    ARP_REPLY_TO_CPUf,
    ARP_REQUEST_DROPf,
    ARP_REQUEST_TO_CPUf,
    ARP_VALIDATION_ENf,
    ASF_CELLf,
    ASF_PKTf,
    ASF_PORT_SPEEDf,
    ASSOC_DATA_1f,
    ASSOC_DATA_2f,
    ASSOC_DATA_3f,
    ATE_TEST_ENf,
    AUX_SELf,
    AUX_TAG_A_SELf,
    AUX_TAG_B_SELf,
    AUX_TAG_C_SELf,
    AUX_TAG_D_SELf,
    AVERAGE_IPGf,
    AVG_QSIZEf,
    AVG_QSIZE_ECCP_ENf,
    AVG_QSIZE_FRACTIONf,
    AVSf,
    AVSTOP_STATUS_SPAREf,
    AVS_DISABLEf,
    AVS_INTR_STAT_CLEARf,
    AVS_PVTMON_BGf,
    AVS_PVTMON_REF_MAXf,
    AVS_PVTMON_REF_MIN0f,
    AVS_PVTMON_REF_MIN1f,
    AVS_PWDf,
    AVS_REG_STATUS_INf,
    AVS_REG_TOP_DISABLE_ANALOG_REGULATORf,
    AVS_REG_TOP_ENABLE_LVM_GL_PH2f,
    AVS_REG_TOP_LVM_GLf,
    AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf,
    AVS_REG_TOP_LVM_LLf,
    AVS_REG_TOP_RDT_LLf,
    AVS_REG_TOP_STATUS_LVM_GLf,
    AVS_REG_TOP_WBT_LLf,
    AVS_RESERVEDf,
    AVS_ROSC_THRESHOLD1f,
    AVS_ROSC_THRESHOLD2f,
    AVS_SELf,
    AVS_SRAM_MON_N_PROCESSf,
    AVS_SRAM_MON_P_PROCESSf,
    AVS_SRAM_MON_VALIDf,
    AVS_STATUSf,
    AVS_SW_MDONEf,
    AVS_TEMPERATURE_RESETf,
    AVS_TEMP_HIGH_THRESHOLDf,
    AVS_TEMP_LOW_THRESHOLDf,
    AVS_VDDC_MON_WARNING0f,
    AVS_VDDC_MON_WARNING1f,
    AVS_VTRAP_ENABLEf,
    AXIIC_DMA_RDBUF_LVMf,
    AXIIC_DMA_RDBUF_TMf,
    AXIIC_DMA_WDBUF_TM_00f,
    AXIIC_DMA_WDBUF_TM_01f,
    AXIIC_DMA_WDDBUF_LVM_00f,
    AXIIC_DMA_WDDBUF_LVM_01f,
    B0_EMPTYf,
    B0_FLUSHf,
    B0_FULLf,
    B0_HITf,
    B0_MISSf,
    B0_PREF_ACTf,
    B0_PREF_ADDRf,
    B1_EMPTYf,
    B1_FLUSHf,
    B1_FULLf,
    B1_HITf,
    B1_MISSf,
    B1_PREF_ACTf,
    B1_PREF_ADDRf,
    BANG_BANGf,
    BANKf,
    BANK0_HASH_OFFSETf,
    BANK0_LP_LVMf,
    BANK0_LP_TMf,
    BANK0_LVMf,
    BANK0_LVM0f,
    BANK0_TMf,
    BANK0_TM0f,
    BANK1_HASH_OFFSETf,
    BANK1_LP_LVMf,
    BANK1_LP_TMf,
    BANK1_LVMf,
    BANK1_LVM0f,
    BANK1_TMf,
    BANK1_TM0f,
    BANK2_HASH_OFFSETf,
    BANK2_LP_LVMf,
    BANK2_LP_TMf,
    BANK2_LVMf,
    BANK2_LVM0f,
    BANK2_TMf,
    BANK2_TM0f,
    BANK3_HASH_OFFSETf,
    BANK3_LP_LVMf,
    BANK3_LP_TMf,
    BANK3_LVMf,
    BANK3_LVM0f,
    BANK3_TMf,
    BANK3_TM0f,
    BANK4_HASH_OFFSETf,
    BANK5_HASH_OFFSETf,
    BANK6_HASH_OFFSETf,
    BANK7_HASH_OFFSETf,
    BANK8_HASH_OFFSETf,
    BANK9_HASH_OFFSETf,
    BANK_DISCARD_THRESHOLDf,
    BASEf,
    BASE_PTRf,
    BASE_VRF_L3IIF_OVIDf,
    BCAST_BLOCK_MASK_LVMf,
    BCAST_BLOCK_MASK_PARITY_ENf,
    BCAST_BLOCK_MASK_TMf,
    BCAST_ENABLEf,
    BCAST_MASK_SELf,
    BCAST_METER_INDEXf,
    BC_IDXf,
    BC_INDEXf,
    BC_TRILL_NETWORK_RECEIVERS_PRESENTf,
    BEAT_COUNTf,
    BFD_ACH_TYPE_IPV4f,
    BFD_ACH_TYPE_IPV6f,
    BFD_ACH_TYPE_MPLSTP_CCf,
    BFD_ACH_TYPE_MPLSTP_CVf,
    BFD_ACH_TYPE_RAWf,
    BFD_ACH_TYPE_USER_DEFINEDf,
    BFD_ENABLEf,
    BFD_UDP_PORT1_HOPf,
    BFD_UDP_PORTM_HOPf,
    BFD_UNKNOWN_ACH_ERRORf,
    BFD_UNKNOWN_BFD_VERSIONf,
    BFD_UNKNOWN_CONTROL_PACKETf,
    BFD_UNKNOWN_CONTROL_PACKET_TOCPUf,
    BFD_UNKNOWN_VERSION_TOCPUf,
    BFD_YOUR_DISCRIMINATOR_NOT_FOUND_TOCPUf,
    BG_ADJf,
    BIGENDIANf,
    BIG_ICMPV6_PKT_SIZEf,
    BIG_ICMP_PKT_SIZEf,
    BIN_SELf,
    BISR_LOAD_STARTf,
    BISR_SHIFT_DONEf,
    BIST_DBG_COMPARE_ENf,
    BIST_DBG_DATA_SLICE_OR_STATUS_SELf,
    BIST_DBG_DATA_VALIDf,
    BIST_ENf,
    BIST_EN0f,
    BIST_EN1f,
    BIST_EN2f,
    BIST_EN3f,
    BIST_SKIP_ERROR_CNTf,
    BIST_STATUSf,
    BITMAPf,
    BITSf,
    BITSEf,
    BIT_BANG_ENf,
    BIT_INDEXf,
    BIT_WIDTHf,
    BKT_INDEXf,
    BKT_PTRf,
    BKUP_PORT_SELf,
    BLKSELf,
    BLK_BITMAPf,
    BLOCKf,
    BLOCK_ALLOCf,
    BLOCK_IDf,
    BLOCK_MASKf,
    BLOCK_MASK_Af,
    BLOCK_MASK_Bf,
    BOND_CORE_PLL0_FREQ_SELf,
    BOND_CORE_PLL1_FREQ_SELf,
    BOND_FEATURE_ENf,
    BOND_PCIE_MAX_LINK_SPEEDf,
    BOND_PCIE_MAX_LINK_WIDTHf,
    BOND_PIPE2_PIPE3_ENABLEf,
    BPDUf,
    BPDU_INVALID_VLAN_DROPf,
    BPM_LENGTH0f,
    BPM_LENGTH1f,
    BST_CFAP_A_INT_CLRf,
    BST_CFAP_A_INT_ENf,
    BST_CFAP_A_INT_STATf,
    BST_CFAP_B_INT_CLRf,
    BST_CFAP_B_INT_ENf,
    BST_CFAP_B_INT_STATf,
    BST_HW_SNAPSHOT_EN_CFAPf,
    BST_HW_SNAPSHOT_EN_CFAP_RAf,
    BST_HW_SNAPSHOT_EN_CFAP_RBf,
    BST_HW_SNAPSHOT_EN_CFAP_SAf,
    BST_HW_SNAPSHOT_EN_CFAP_SBf,
    BST_HW_SNAPSHOT_EN_THDIf,
    BST_HW_SNAPSHOT_EN_THDI_RAf,
    BST_HW_SNAPSHOT_EN_THDI_RBf,
    BST_HW_SNAPSHOT_EN_THDI_SAf,
    BST_HW_SNAPSHOT_EN_THDI_SBf,
    BST_HW_SNAPSHOT_EN_THDOf,
    BST_HW_SNAPSHOT_EN_THDO_RAf,
    BST_HW_SNAPSHOT_EN_THDO_RBf,
    BST_HW_SNAPSHOT_EN_THDO_SAf,
    BST_HW_SNAPSHOT_EN_THDO_SBf,
    BST_PG_HDRM_THRESHf,
    BST_PG_SHARED_THRESHf,
    BST_PORT_TMf,
    BST_QGROUP_TMf,
    BST_QUEUE_TMf,
    BST_SP_SHARED_THRESHf,
    BST_STATf,
    BST_STAT_TRIGGERED_TYPEf,
    BST_THDI_INT_CLRf,
    BST_THDI_INT_ENf,
    BST_THDI_INT_STATf,
    BST_THDO_INT_CLRf,
    BST_THDO_INT_ENf,
    BST_THDO_INT_STATf,
    BST_THRf,
    BST_THRESHOLDf,
    BST_THRESHOLD_PROFILEf,
    BST_TRACKING_MODEf,
    BST_TRACK_EN_CFAPf,
    BST_TRACK_EN_CFAP_RAf,
    BST_TRACK_EN_CFAP_RBf,
    BST_TRACK_EN_CFAP_SAf,
    BST_TRACK_EN_CFAP_SBf,
    BST_TRACK_EN_THDIf,
    BST_TRACK_EN_THDI_RAf,
    BST_TRACK_EN_THDI_RBf,
    BST_TRACK_EN_THDI_SAf,
    BST_TRACK_EN_THDI_SBf,
    BST_TRACK_EN_THDOf,
    BST_TRACK_EN_THDO_RAf,
    BST_TRACK_EN_THDO_RBf,
    BST_TRACK_EN_THDO_SAf,
    BST_TRACK_EN_THDO_SBf,
    BSYNC0_RX_HB_STATUSf,
    BSYNC0_RX_HB_STATUS_CLRf,
    BSYNC0_RX_HB_STATUS_ENABLEf,
    BSYNC0_TX_HB_STATUSf,
    BSYNC0_TX_HB_STATUS_CLRf,
    BSYNC0_TX_HB_STATUS_ENABLEf,
    BSYNC1_RX_HB_STATUSf,
    BSYNC1_RX_HB_STATUS_CLRf,
    BSYNC1_RX_HB_STATUS_ENABLEf,
    BSYNC1_TX_HB_STATUSf,
    BSYNC1_TX_HB_STATUS_CLRf,
    BSYNC1_TX_HB_STATUS_ENABLEf,
    BS_CLK_OUTPUT_ENABLEf,
    BS_CLK_OUTPUT_LOWf,
    BS_HB_OUTPUT_ENABLEf,
    BS_HB_OUTPUT_LOWf,
    BS_TC_OUTPUT_ENABLEf,
    BS_TC_OUTPUT_LOWf,
    BUCKETf,
    BUCKETCOUNTf,
    BUCKETSIZEf,
    BUFF_LVM0f,
    BUFF_LVM1f,
    BUFF_TM0f,
    BUFF_TM1f,
    BUF_00_LVMf,
    BUF_00_TMf,
    BUF_01_LVMf,
    BUF_01_TMf,
    BUF_02_LVMf,
    BUF_02_TMf,
    BUF_0_LVMf,
    BUF_0_TMf,
    BUF_10_LVMf,
    BUF_10_TMf,
    BUF_11_LVMf,
    BUF_11_TMf,
    BUF_12_LVMf,
    BUF_12_TMf,
    BUF_1_LVMf,
    BUF_1_TMf,
    BUF_2_LVMf,
    BUF_2_TMf,
    BUF_DEPTHf,
    BURNIN_ENf,
    BURST_ENTRIESf,
    BUSYf,
    BUS_IDf,
    BVIDf,
    BW_TIMER_VALUEf,
    BYPASS_FINEf,
    BYPASS_FPEM_LANE_LPf,
    BYPASS_ISS_MEMORY_LPf,
    BYPASS_L2_ENTRY_LPf,
    BYPASS_L2_LANE_LPf,
    BYPASS_L3_ENTRY_LPf,
    BYPASS_L3_LANE_LPf,
    BYPASS_LPM_LANE_LPf,
    BYPASS_RSTFSM_CTRLf,
    BYTECNTf,
    BYTES_TRANSFERREDf,
    BYTE_CNTf,
    BYTE_COUNTf,
    BYTE_COUNTERf,
    BYTE_MODEf,
    C45_SELf,
    CAL0_ENDf,
    CAL1_ENDf,
    CAL_TMf,
    CAM0_BLKSELf,
    CAM1_BLKSELf,
    CAM2_BLKSELf,
    CAM3_BLKSELf,
    CAM4_BLKSELf,
    CAM5_BLKSELf,
    CAM6_BLKSELf,
    CAM7_BLKSELf,
    CAM_0_ENABLEf,
    CAM_1_ENABLEf,
    CAM_2_ENABLEf,
    CAM_3_ENABLEf,
    CAM_4_ENABLEf,
    CAM_5_ENABLEf,
    CAM_6_ENABLEf,
    CAM_7_ENABLEf,
    CAM_A_BIST_ENf,
    CAM_A_DBG_ENf,
    CAM_BIST_ENABLE_SLICE_0f,
    CAM_BIST_ENABLE_SLICE_0_LOWERf,
    CAM_BIST_ENABLE_SLICE_0_UPPERf,
    CAM_BIST_ENABLE_SLICE_1f,
    CAM_BIST_ENABLE_SLICE_1_LOWERf,
    CAM_BIST_ENABLE_SLICE_1_UPPERf,
    CAM_BIST_ENABLE_SLICE_2f,
    CAM_BIST_ENABLE_SLICE_2_LOWERf,
    CAM_BIST_ENABLE_SLICE_2_UPPERf,
    CAM_BIST_ENABLE_SLICE_3f,
    CAM_BIST_ENABLE_SLICE_3_LOWERf,
    CAM_BIST_ENABLE_SLICE_3_UPPERf,
    CAM_BIST_STATUSf,
    CAM_B_BIST_ENf,
    CAM_B_DBG_ENf,
    CAM_CASCADE_BIST_ENf,
    CAM_CASCADE_DBG_ENf,
    CAM_C_BIST_ENf,
    CAM_C_DBG_ENf,
    CAM_DEBUG_ENABLE_SLICE_0f,
    CAM_DEBUG_ENABLE_SLICE_0_LOWERf,
    CAM_DEBUG_ENABLE_SLICE_0_UPPERf,
    CAM_DEBUG_ENABLE_SLICE_1f,
    CAM_DEBUG_ENABLE_SLICE_1_LOWERf,
    CAM_DEBUG_ENABLE_SLICE_1_UPPERf,
    CAM_DEBUG_ENABLE_SLICE_2f,
    CAM_DEBUG_ENABLE_SLICE_2_LOWERf,
    CAM_DEBUG_ENABLE_SLICE_2_UPPERf,
    CAM_DEBUG_ENABLE_SLICE_3f,
    CAM_DEBUG_ENABLE_SLICE_3_LOWERf,
    CAM_DEBUG_ENABLE_SLICE_3_UPPERf,
    CAM_LVMf,
    CAM_RBT_CTRLf,
    CAM_TMf,
    CAM_WBT_CTRLf,
    CAPTURE_DONEf,
    CAPTURE_ENf,
    CAP_AVERAGEf,
    CA_CPU_ECC_CORRUPTf,
    CA_CPU_ECC_ENABLEf,
    CA_CPU_ERR1_RPT_ENf,
    CA_FIFO_BANK0_ECC_CORRUPTf,
    CA_FIFO_BANK1_ECC_CORRUPTf,
    CA_FIFO_BANK2_ECC_CORRUPTf,
    CA_FIFO_BANK3_ECC_CORRUPTf,
    CA_FIFO_ECC_ENABLEf,
    CA_FIFO_EN_COR_ERR_RPTf,
    CA_LPBK_BANK0_ECC_CORRUPTf,
    CA_LPBK_BANK1_ECC_CORRUPTf,
    CA_LPBK_BANK2_ECC_CORRUPTf,
    CA_LPBK_BANK3_ECC_CORRUPTf,
    CA_LPBK_ECC_ENABLEf,
    CA_LPBK_ERR1_RPT_ENf,
    CBPDATAf,
    CBPFULLSTATUSf,
    CCMDMA_2BIT_ECCERRf,
    CCP_PARITY_ENf,
    CELL_CNTf,
    CELL_COUNTf,
    CELL_EOPf,
    CELL_LINKf,
    CELL_PTRf,
    CELL_SOPf,
    CEN_ROSC_ENABLE_DEFAULTf,
    CEN_ROSC_IDLE_STATE_0f,
    CEV_INDEXf,
    CFAPFULLRESETPOINTf,
    CFAPFULLSETPOINTf,
    CFAPPOOLSIZEf,
    CFAPREADPOINTERf,
    CFAP_A_MEM_FAIL_CLRf,
    CFAP_A_MEM_FAIL_ENf,
    CFAP_A_MEM_FAIL_STATf,
    CFAP_A_PARITY_ENf,
    CFAP_BANK0f,
    CFAP_BANK1f,
    CFAP_BANK10f,
    CFAP_BANK11f,
    CFAP_BANK12f,
    CFAP_BANK13f,
    CFAP_BANK14f,
    CFAP_BANK2f,
    CFAP_BANK3f,
    CFAP_BANK4f,
    CFAP_BANK5f,
    CFAP_BANK6f,
    CFAP_BANK7f,
    CFAP_BANK8f,
    CFAP_BANK9f,
    CFAP_B_MEM_FAIL_CLRf,
    CFAP_B_MEM_FAIL_ENf,
    CFAP_B_MEM_FAIL_STATf,
    CFAP_B_PARITY_ENf,
    CFIf,
    CFI_0_MAPPINGf,
    CFI_1_MAPPINGf,
    CFI_AS_CNGf,
    CFI_OR_L3DISABLEf,
    CF_UPDATE_ENABLEf,
    CF_UPDATE_MODEf,
    CGFCf,
    CGFGf,
    CH0_CHAIN_DONEf,
    CH0_DESCRD_ADDR_DECODE_ERRf,
    CH0_DESCRD_CMPLT_CLRf,
    CH0_DESC_CONTROLLED_INTRf,
    CH0_DESC_CONTROLLED_INTR_CLRf,
    CH0_DESC_DONEf,
    CH0_DMA_ACTIVEf,
    CH0_INTR_COALESCING_CLRf,
    CH0_INTR_COALESCING_INTRf,
    CH0_IN_HALTf,
    CH0_MDELf,
    CH0_MDIVf,
    CH0_PKTWRRD_ADDR_DECODE_ERRf,
    CH0_PKTWR_ECC_ERRf,
    CH0_STWR_ECC_ERRf,
    CH0_STWT_ADDR_DECODE_ERRf,
    CH1_CHAIN_DONEf,
    CH1_DESCRD_ADDR_DECODE_ERRf,
    CH1_DESCRD_CMPLT_CLRf,
    CH1_DESC_CONTROLLED_INTRf,
    CH1_DESC_CONTROLLED_INTR_CLRf,
    CH1_DESC_DONEf,
    CH1_DMA_ACTIVEf,
    CH1_INTR_COALESCING_CLRf,
    CH1_INTR_COALESCING_INTRf,
    CH1_IN_HALTf,
    CH1_MDELf,
    CH1_MDIVf,
    CH1_PKTWRRD_ADDR_DECODE_ERRf,
    CH1_PKTWR_ECC_ERRf,
    CH1_STWR_ECC_ERRf,
    CH1_STWT_ADDR_DECODE_ERRf,
    CH2_CHAIN_DONEf,
    CH2_DESCRD_ADDR_DECODE_ERRf,
    CH2_DESCRD_CMPLT_CLRf,
    CH2_DESC_CONTROLLED_INTRf,
    CH2_DESC_CONTROLLED_INTR_CLRf,
    CH2_DESC_DONEf,
    CH2_DMA_ACTIVEf,
    CH2_INTR_COALESCING_CLRf,
    CH2_INTR_COALESCING_INTRf,
    CH2_IN_HALTf,
    CH2_MDELf,
    CH2_MDIVf,
    CH2_PKTWRRD_ADDR_DECODE_ERRf,
    CH2_PKTWR_ECC_ERRf,
    CH2_STWR_ECC_ERRf,
    CH2_STWT_ADDR_DECODE_ERRf,
    CH3_CHAIN_DONEf,
    CH3_DESCRD_ADDR_DECODE_ERRf,
    CH3_DESCRD_CMPLT_CLRf,
    CH3_DESC_CONTROLLED_INTRf,
    CH3_DESC_CONTROLLED_INTR_CLRf,
    CH3_DESC_DONEf,
    CH3_DMA_ACTIVEf,
    CH3_INTR_COALESCING_CLRf,
    CH3_INTR_COALESCING_INTRf,
    CH3_IN_HALTf,
    CH3_MDELf,
    CH3_MDIVf,
    CH3_PKTWRRD_ADDR_DECODE_ERRf,
    CH3_PKTWR_ECC_ERRf,
    CH3_STWR_ECC_ERRf,
    CH3_STWT_ADDR_DECODE_ERRf,
    CH4_MDELf,
    CH4_MDIVf,
    CH5_MDELf,
    CH5_MDIVf,
    CHAINf,
    CHAIN_DONEf,
    CHAIN_IDf,
    CHANGE_CNGf,
    CHANGE_CPU_COS_SETf,
    CHANGE_CPU_COS_SET_ENABLEf,
    CHANGE_DSCPf,
    CHANGE_ECNf,
    CHANGE_INNER_CFIf,
    CHANGE_INNER_DOT1Pf,
    CHANGE_INNER_ECNf,
    CHANGE_INT_PRIf,
    CHANGE_INT_PRIORITYf,
    CHANGE_OUTER_CFIf,
    CHANGE_OUTER_DOT1Pf,
    CHANGE_OUTER_PRIf,
    CHANGE_PACKET_ECNf,
    CHECKSUM_ERRORf,
    CHIP_FUNC_INTRf,
    CHIP_IDf,
    CHIP_PARITY_INTERUPT_STATUSf,
    CHIP_SOFT_RESETf,
    CH_HOLD_ALLf,
    CH_PORT_NUMf,
    CLASS_BASED_SMf,
    CLASS_BASED_SM_ENABLEf,
    CLASS_BASED_SM_PREVENTED_DROPf,
    CLASS_BASED_SM_PREVENTED_TOCPUf,
    CLASS_IDf,
    CLASS_ID0f,
    CLASS_ID1f,
    CLASS_ID_CONTAINER_A_SELf,
    CLASS_ID_CONTAINER_B_SELf,
    CLASS_ID_CONTAINER_C_SELf,
    CLASS_ID_CONTAINER_D_SELf,
    CLAUSE_22_REGADRf,
    CLAUSE_45_DTYPEf,
    CLAUSE_45_REGADRf,
    CLEARf,
    CLEARCFGf,
    CLEAR_DROP_STATE_ON_CONFIG_UPDATEf,
    CLEAR_LINK_INTERRUPTION_STATUSf,
    CLEAR_LOCAL_FAULT_STATUSf,
    CLEAR_REMOTE_FAULT_STATUSf,
    CLEAR_RX_CDC_DOUBLE_BIT_ERRf,
    CLEAR_RX_CDC_SINGLE_BIT_ERRf,
    CLEAR_RX_MSG_OVERFLOWf,
    CLEAR_RX_PKT_OVERFLOWf,
    CLEAR_RX_TS_MEM_DOUBLE_BIT_ERRf,
    CLEAR_RX_TS_MEM_SINGLE_BIT_ERRf,
    CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT0f,
    CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT1f,
    CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT2f,
    CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT3f,
    CLEAR_THDI_BST_SP_GLOBAL_SHARED_CNT4f,
    CLEAR_TX_CDC_DOUBLE_BIT_ERRf,
    CLEAR_TX_CDC_SINGLE_BIT_ERRf,
    CLEAR_TX_LLFC_MSG_OVERFLOWf,
    CLEAR_TX_PKT_OVERFLOWf,
    CLEAR_TX_PKT_UNDERFLOWf,
    CLEAR_TX_TS_FIFO_OVERFLOWf,
    CLINK_ADDRf,
    CLK_ENFORCEf,
    CLK_GRANf,
    CLMAC_EEE_TIMERS_HIf,
    CLMAC_EEE_TIMERS_LOf,
    CLMAC_MEM_CTRL_HIf,
    CLMAC_MEM_CTRL_LOf,
    CLMAC_PAUSE_CTRL_HIf,
    CLMAC_PAUSE_CTRL_LOf,
    CLMAC_TX_CRC_CORRUPT_CTRL_HIf,
    CLMAC_TX_CRC_CORRUPT_CTRL_LOf,
    CLMAC_TX_CTRL_HIf,
    CLMAC_TX_CTRL_LOf,
    CLMAC_VERSIONf,
    CLMAC_WAN_IPG_FEATURE_ENf,
    CLPORTf,
    CLRCFGf,
    CLR_CNTf,
    CLR_DROP_CNTf,
    CLR_HWMf,
    CLR_LINK_STATUS_CHANGEf,
    CLR_ON_READf,
    CLR_RX_PAUSE_STATUS_CHANGEf,
    CLR_TX_PAUSE_STATUS_CHANGEf,
    CMC0_CLK_ENf,
    CMC0_ECC_CHECK_ENf,
    CMC0_MAX_BUFLIMITf,
    CMC0_MIN_BUFLIMITf,
    CMC1_CLK_ENf,
    CMC1_ECC_CHECK_ENf,
    CMC1_MAX_BUFLIMITf,
    CMC1_MIN_BUFLIMITf,
    CMC2_CLK_ENf,
    CMC2_ECC_CHECK_ENf,
    CMC2_MAX_BUFLIMITf,
    CMC2_MIN_BUFLIMITf,
    CMICf,
    CMIC_MCS_PING_PONG_RDBUF0_MEM0_STBYf,
    CMIC_MCS_PING_PONG_RDBUF0_MEM0_TMf,
    CMIC_MCS_PING_PONG_RDBUF0_MEM1_STBYf,
    CMIC_MCS_PING_PONG_RDBUF0_MEM1_TMf,
    CMIC_MCS_PING_PONG_RDBUF1_MEM0_STBYf,
    CMIC_MCS_PING_PONG_RDBUF1_MEM0_TMf,
    CMIC_MCS_PING_PONG_RDBUF1_MEM1_STBYf,
    CMIC_MCS_PING_PONG_RDBUF1_MEM1_TMf,
    CMIC_MCS_PING_PONG_WRBUF0_MEM0_STBYf,
    CMIC_MCS_PING_PONG_WRBUF0_MEM0_TMf,
    CMIC_MCS_PING_PONG_WRBUF0_MEM1_STBYf,
    CMIC_MCS_PING_PONG_WRBUF0_MEM1_TMf,
    CMIC_MCS_PING_PONG_WRBUF1_MEM0_STBYf,
    CMIC_MCS_PING_PONG_WRBUF1_MEM0_TMf,
    CMIC_MCS_PING_PONG_WRBUF1_MEM1_STBYf,
    CMIC_MCS_PING_PONG_WRBUF1_MEM1_TMf,
    CMIC_TO_CORE_PLL0_LOADf,
    CMIC_TO_CORE_PLL1_LOADf,
    CMIC_TO_IPROC_PLL_LOADf,
    CMIC_TRANS_RESETf,
    CMLf,
    CMLBUF0_PWRONf,
    CMLBUF1_PWRONf,
    CML_BMAC_MOVEf,
    CML_BMAC_NEWf,
    CML_FLAGS_MOVEf,
    CML_FLAGS_NEWf,
    CML_OVERRIDE_ENABLE_MOVEf,
    CML_OVERRIDE_ENABLE_NEWf,
    CML_OVERRIDE_MOVEf,
    CML_OVERRIDE_NEWf,
    CM_CTRL_BUFFER_LVMf,
    CM_CTRL_BUFFER_TMf,
    CM_ECC_BUFFER_LVMf,
    CM_ECC_BUFFER_RDTf,
    CM_ECC_BUFFER_TMf,
    CM_ECC_BUFFER_WBTf,
    CM_ECC_ENf,
    CM_ENf,
    CM_RESETf,
    CM_THRESHOLDf,
    CNGf,
    CNTf,
    CNTAG_DELETE_PRI_BITMAPf,
    CNTAG_PRESENTf,
    CNTAG_PRESENT_MASKf,
    CNTMAXSIZEf,
    CNT_MODEf,
    CNT_VALUEf,
    CODE_PROGRAM_ENf,
    COLOR_AWAREf,
    COLOR_ECCP_ENf,
    COLOR_ENABLEf,
    COLOR_LIMIT_DYNAMICf,
    COLOR_TMf,
    COMMAND_BEATf,
    COMMONv_CNTAG_DELETE_PRI_BITMAPf,
    COMMONv_DELETE_VNTAGf,
    COMMONv_DISABLE_VLAN_CHECKf,
    COMMONv_DISABLE_VP_PRUNINGf,
    COMMONv_ENABLE_VPLAG_RESOLUTIONf,
    COMMONv_ENABLE_VPLAG_SRC_PRUNINGf,
    COMMONv_EN_EFILTERf,
    COMMONv_MTU_ENABLEf,
    COMMONv_MTU_VALUEf,
    COMMONv_VLAN_MEMBERSHIP_PROFILEf,
    COMMONv_VPLAG_GROUP_PTRf,
    COMMON_SCHAN_DONEf,
    COMPLETEf,
    COMPRESSED_ACC_TYPEf,
    CONCATENATE_HASH_FIELDS_ECMPf,
    CONCATENATE_HASH_FIELDS_ECMP_LEVEL2f,
    CONCATENATE_HASH_FIELDS_ENTROPY_LABELf,
    CONCATENATE_HASH_FIELDS_HG_TRUNKf,
    CONCATENATE_HASH_FIELDS_HG_TRUNK_FAILOVERf,
    CONCATENATE_HASH_FIELDS_HG_TRUNK_NONUCf,
    CONCATENATE_HASH_FIELDS_HG_TRUNK_UCf,
    CONCATENATE_HASH_FIELDS_L2GRE_ECMPf,
    CONCATENATE_HASH_FIELDS_L2GRE_ECMP_LEVEL2f,
    CONCATENATE_HASH_FIELDS_LBID_NONUCf,
    CONCATENATE_HASH_FIELDS_LBID_OR_ENTROPY_LABELf,
    CONCATENATE_HASH_FIELDS_LBID_UCf,
    CONCATENATE_HASH_FIELDS_MPLS_ECMPf,
    CONCATENATE_HASH_FIELDS_PLFSf,
    CONCATENATE_HASH_FIELDS_RH_ECMPf,
    CONCATENATE_HASH_FIELDS_TRILL_ECMPf,
    CONCATENATE_HASH_FIELDS_TRILL_ECMP_LEVEL2f,
    CONCATENATE_HASH_FIELDS_TRUNKf,
    CONCATENATE_HASH_FIELDS_TRUNK_NONUCf,
    CONCATENATE_HASH_FIELDS_TRUNK_UCf,
    CONCATENATE_HASH_FIELDS_VPLAGf,
    CONCATENATE_HASH_FIELDS_VPLAG_LEVEL2f,
    CONCATENATE_HASH_FIELDS_VXLAN_ECMPf,
    CONCATENATE_HASH_FIELDS_VXLAN_ECMP_LEVEL2f,
    CONFIGURATIONf,
    CONFIG_ECCP_ENf,
    CONFIG_IDf,
    CONFIG_MEMf,
    CONFIG_PORT_TMf,
    CONFIG_QGROUP_TMf,
    CONFIG_QUEUE_TMf,
    CONGESTION_MARKEDf,
    CONGST_STf,
    CONTf,
    CONTINUOUS_Hf,
    CONTINUOUS_Sf,
    CONTROL_WORD_MACRO_RESOLVED_0f,
    CONTROL_WORD_MACRO_RESOLVED_1f,
    CONTROL_WORD_MACRO_RESOLVED_2f,
    CONTROL_WORD_TBP_0f,
    CONTROL_WORD_TBP_0_POLARITYf,
    CONTROL_WORD_TBP_1f,
    CONTROL_WORD_TBP_1_POLARITYf,
    CONTROL_WORD_TBP_2f,
    CONTROL_WORD_TBP_2_POLARITYf,
    CONTROL_WORD_TYPEf,
    CON_PADf,
    COPYTO_CPUf,
    COPY_CORE_IS_IS_TO_CPUf,
    COPY_TO_CPUf,
    COPY_TO_CPU_SETf,
    COPY_TO_CPU_SET_ENABLEf,
    CORE0f,
    CORE_CLK_0_FREQ_SELf,
    CORE_CLK_1_FREQ_SELf,
    CORE_PERST_Nf,
    CORE_PLL0_TO_CMIC_LOCKf,
    CORE_PLL1_TO_CMIC_LOCKf,
    CORE_PLL2_TO_CMIC_LOCKf,
    CORE_PLL3_TO_CMIC_LOCKf,
    CORE_PLL4_TO_CMIC_LOCKf,
    CORE_PLL5_TO_CMIC_LOCKf,
    CORE_PLL_MSTR_TO_CMIC_LOCKf,
    CORE_RB_RST_Nf,
    CORRECT_1Bf,
    COSf,
    COS0f,
    COS0_E2E_DS_ENf,
    COS0_SPIDf,
    COS1f,
    COS1_E2E_DS_ENf,
    COS1_SPIDf,
    COS2f,
    COS2_E2E_DS_ENf,
    COS2_SPIDf,
    COS3f,
    COS3_E2E_DS_ENf,
    COS3_SPIDf,
    COS4f,
    COS4_E2E_DS_ENf,
    COS4_SPIDf,
    COS5f,
    COS5_E2E_DS_ENf,
    COS5_SPIDf,
    COS6f,
    COS6_E2E_DS_ENf,
    COS6_SPIDf,
    COS7f,
    COS7_E2E_DS_ENf,
    COS7_SPIDf,
    COSLC_COUNTf,
    COS_BMPf,
    COS_FNf,
    COS_MASKf,
    COS_MODEf,
    COS_NUMf,
    COS_PRIf,
    COS_QUEUEf,
    COUNTf,
    COUNTERf,
    COUNTERSf,
    COUNTER_MUX_DATA_STAGING_PARITY_ENf,
    COUNTER_PARITY_ENf,
    COUNTER_POOL_ENABLEf,
    COUNTER_PORT_TMf,
    COUNTER_QGROUP_TMf,
    COUNTER_QUEUE_TMf,
    COUNTER_SETf,
    COUNTER_SET_ENABLEf,
    COUNTER_THRESHOLDf,
    COUNTER_WRAP_AROUNDf,
    COUNT_ENABLEf,
    COUNT_Hf,
    COUNT_Sf,
    CPB_EN_COR_ERR_RPTf,
    CPB_LVMf,
    CPB_PARITY_ENf,
    CPB_PARITY_FORCE_ERRf,
    CPB_TMf,
    CPHAf,
    CPOLf,
    CPS_RESETf,
    CPTQPf,
    CPUf,
    CPU2AVS_TAP_ENf,
    CPU_COSf,
    CPU_MEM_ACCESSf,
    CPU_MEM_ACCESS_IF_REBf,
    CPU_MEM_ACCESS_IF_WEBf,
    CPU_MEM_ACCESS_OTP_REBf,
    CPU_MEM_ACCESS_OTP_WEBf,
    CPU_MEM_ACCESS_RAf,
    CPU_MEM_ACCESS_WAf,
    CPU_OPCODE_TYPEf,
    CPU_OPP_ENf,
    CPU_PKT_PROFILE_KEY_CONTROLf,
    CPU_PKT_PROFILE_KEY_CONTROL_MASKf,
    CPU_PORTNUMf,
    CPU_QUEUE_IDf,
    CPU_SPACINGf,
    CPU_TCf,
    CPU_TC_ENABLEf,
    CPU_TS_PARITY_ENf,
    CPU_TS_TMf,
    CRC_CNTf,
    CRC_MODEf,
    CREDITf,
    CREDITMEM_LVMf,
    CREDITMEM_RDSf,
    CREDITMEM_TMf,
    CROSS_COUPLED_MEMORYDMA_DONEf,
    CTRL_CPU_STARTf,
    CTRL_PKTS_TO_CPUf,
    CTRL_PROFILE_INDEX_1588f,
    CTRL_SAf,
    CTR_PARITY_ENf,
    CT_FIFOf,
    CT_SELf,
    CURRENTf,
    CURRENT_CREDITf,
    CURR_CALf,
    CURR_CMC0_CELLCNTf,
    CURR_CMC1_CELLCNTf,
    CURR_CMC2_CELLCNTf,
    CURR_COMP_CNTf,
    CURR_FIFO_CNTf,
    CURR_IP_INTF_OWNER_IDf,
    CURR_RPE_CELLCNTf,
    CUR_ENTRY_DONEf,
    CUT_THROUGH_OKf,
    CUT_THRU_CLASSf,
    CUT_THRU_OVERRIDE_SETf,
    CUT_THRU_OVERRIDE_SET_ENABLEf,
    CVLAN_CFI_AS_CNGf,
    CW_INSERT_FLAGf,
    C_DSTf,
    C_ETHERTYPEf,
    C_IP_PROTOCOLf,
    C_L4_DST_PORTf,
    C_L4_SRC_PORTf,
    C_SRCf,
    DAf,
    DA0f,
    DA1f,
    DAC_CODEf,
    DAC_ENf,
    DAC_RESETf,
    DAC_SETf,
    DATAf,
    DATA32f,
    DATA64_HIf,
    DATA64_LOf,
    DATAWIDTHf,
    DATA_0f,
    DATA_1f,
    DATA_2f,
    DATA_3f,
    DATA_BANK0_ECC_CORRUPTf,
    DATA_BANK1_ECC_CORRUPTf,
    DATA_BANK2_ECC_CORRUPTf,
    DATA_ECC_ENABLEf,
    DATA_ENDf,
    DATA_EN_COR_ERR_RPTf,
    DATA_FIELDSf,
    DATA_INf,
    DATA_LENf,
    DATA_OUTf,
    DATA_RANGEf,
    DATA_STARTf,
    DBf,
    DBG_DATAf,
    DB_TYPEf,
    DB_TYPE0f,
    DB_TYPE1f,
    DCMf,
    DCO_BYPASSf,
    DCO_BYPASS_ENABLEf,
    DCO_CTRL_BYPASSf,
    DCO_CTRL_BYPASS_ENABLEf,
    DD_COS_Af,
    DD_COS_Bf,
    DD_TIMER_INIT_VALUE_COS_Af,
    DD_TIMER_INIT_VALUE_COS_Bf,
    DD_TIMER_TICK_UNITf,
    DEf,
    DEADLOCK_DETECTEDf,
    DEBUG_DISABLE_XOR_WRITEf,
    DEBUG_DISABLE_XOR_WRITE_NHOPf,
    DEBUG_ENf,
    DEBUG_EN0f,
    DEBUG_EN1f,
    DEBUG_EN2f,
    DEBUG_EN3f,
    DEBUG_HW_SM_STATEf,
    DEBUG_STATf,
    DECAP_BYTESf,
    DECAP_ENABLEf,
    DECRf,
    DEFAULTROUTEf,
    DEFAULTROUTE0f,
    DEFAULTROUTE1f,
    DEFAULT_CFIf,
    DEFAULT_EH_VALUEf,
    DEFAULT_MISSf,
    DEFAULT_MISS0f,
    DEFAULT_MISS1f,
    DEFAULT_POLICY_ENABLEf,
    DEFAULT_PRIf,
    DEFAULT_VIDf,
    DEFAULT_VLAN_TAGf,
    DEFAULT_VLAN_TAG_VALIDf,
    DEFIP_ALPM_HIT_ISOf,
    DEFIP_ALPM_HIT_LVMf,
    DEFIP_ALPM_HIT_PDAf,
    DEFIP_ALPM_HIT_TMf,
    DEFIP_HIT_LVMf,
    DEFIP_HIT_TMf,
    DEFIP_RPF_ENABLEf,
    DEQ0_NOT_IP_ERR_CLRf,
    DEQ0_NOT_IP_ERR_ENf,
    DEQ0_NOT_IP_ERR_STATf,
    DEQ1_NOT_IP_ERR_CLRf,
    DEQ1_NOT_IP_ERR_ENf,
    DEQ1_NOT_IP_ERR_STATf,
    DEQUEUE_DISABLEf,
    DESCRD_ADDR_DECODE_ERRf,
    DESCRD_CMPLT_CLRf,
    DESCRD_ERRORf,
    DESCRIPTOR_ENDIANESSf,
    DESC_DONEf,
    DESC_DONE_INTR_MODEf,
    DESC_ENDIANESSf,
    DESIGNER0f,
    DESIGNER1f,
    DESTf,
    DEST0f,
    DEST1f,
    DEST_ADDRf,
    DEST_IPV4_ADDRf,
    DEST_TRUNK_BITMAP_LVMf,
    DEST_TRUNK_BITMAP_PARITY_ENf,
    DEST_TRUNK_BITMAP_TMf,
    DETECTION_LIMITf,
    DEVICE_PORTf,
    DEVICE_PORT_NUMBERf,
    DEVICE_SKEWf,
    DEV_IDf,
    DHCP_PKT_DROPf,
    DHCP_PKT_TO_CPUf,
    DIAG_ONf,
    DIPf,
    DIP_MASKf,
    DIRECTIONf,
    DISABLE_CMIC_COSMASKf,
    DISABLE_CRC_REGENf,
    DISABLE_DOS_CHECKS_ON_HIGIGf,
    DISABLE_FCf,
    DISABLE_FCOE_HASH_Af,
    DISABLE_FCOE_HASH_Bf,
    DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Af,
    DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV4_Bf,
    DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Af,
    DISABLE_HASH_INNER_IPV4_OVER_GRE_IPV6_Bf,
    DISABLE_HASH_INNER_IPV4_OVER_IPV4_Af,
    DISABLE_HASH_INNER_IPV4_OVER_IPV4_Bf,
    DISABLE_HASH_INNER_IPV4_OVER_IPV6_Af,
    DISABLE_HASH_INNER_IPV4_OVER_IPV6_Bf,
    DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Af,
    DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV4_Bf,
    DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Af,
    DISABLE_HASH_INNER_IPV6_OVER_GRE_IPV6_Bf,
    DISABLE_HASH_INNER_IPV6_OVER_IPV4_Af,
    DISABLE_HASH_INNER_IPV6_OVER_IPV4_Bf,
    DISABLE_HASH_INNER_IPV6_OVER_IPV6_Af,
    DISABLE_HASH_INNER_IPV6_OVER_IPV6_Bf,
    DISABLE_HASH_IPV4_Af,
    DISABLE_HASH_IPV4_Bf,
    DISABLE_HASH_IPV6_Af,
    DISABLE_HASH_IPV6_Bf,
    DISABLE_HASH_IP_EXTENSION_HEADERSf,
    DISABLE_HASH_L2GRE_Af,
    DISABLE_HASH_L2GRE_Bf,
    DISABLE_HASH_MIM_Af,
    DISABLE_HASH_MIM_Bf,
    DISABLE_HASH_MIM_INNER_L2_Af,
    DISABLE_HASH_MIM_INNER_L2_Bf,
    DISABLE_HASH_MPLS_Af,
    DISABLE_HASH_MPLS_Bf,
    DISABLE_HASH_VXLAN_Af,
    DISABLE_HASH_VXLAN_Bf,
    DISABLE_ISS_MEMORY_LPf,
    DISABLE_L2_BULK_PROACTIVE_FIX_1_BIT_ECC_ERRORSf,
    DISABLE_L2_ENTRY_LPf,
    DISABLE_L3_ENTRY_LPf,
    DISABLE_LEARN_DESTINATION_CHECKf,
    DISABLE_MIRROR_CHECKSf,
    DISABLE_PORT_NUMf,
    DISABLE_PPD0_PRESERVE_QOSf,
    DISABLE_PPD2_PRESERVE_QOSf,
    DISABLE_PPD3_PRESERVE_QOSf,
    DISABLE_QUEUINGf,
    DISABLE_SA_REPLACEf,
    DISABLE_SBUS_MEMWR_PARITY_CHECKf,
    DISABLE_SBUS_MEMWR_PARITY_CHECK_FOR_ING_L3_NEXT_HOPf,
    DISABLE_SBUS_PARALLEL_MODEf,
    DISABLE_STATIC_MOVE_DROPf,
    DISABLE_TTL_CHECKf,
    DISABLE_TTL_DECREMENTf,
    DISABLE_VLAN_CHECKSf,
    DISABLE_VP_PRUNINGf,
    DISABLE_VT_IF_IFP_CHANGE_VLANf,
    DISCARDf,
    DISCARD_IF_VNTAG_NOT_PRESENTf,
    DISCARD_IF_VNTAG_PRESENTf,
    DISCARD_LIMITf,
    DISCARD_THRESHOLDf,
    DISCARD_VNTAG_NOT_PRESENT_TOCPUf,
    DISCARD_VNTAG_PRESENT_TOCPUf,
    DISC_STAGEf,
    DIV4_DIV2Bf,
    DIVIDENDf,
    DIVIDERf,
    DIVISORf,
    DI_ACT_THRf,
    DLFBC_ENABLEf,
    DLFBC_METER_INDEXf,
    DMA_ACTIVEf,
    DMA_ENf,
    DMA_IC_RST_OVERRIDEf,
    DMA_WR_TO_NULLSPACEf,
    DNAT_HAIRPIN_COPY_TOCPUf,
    DNAT_MISS_COPY_TOCPUf,
    DONEf,
    DONOT_CHANGE_INNER_HDR_DSCPf,
    DONT_PRUNE_VLANf,
    DOSATTACK_TOCPUf,
    DOT1P_ADMITTANCE_DROP_TOCPUf,
    DOT1P_MAPPING_PTRf,
    DOT1P_PRI_SELECTf,
    DOT1P_REMAP_POINTERf,
    DOUBLE_BIT_ERRf,
    DOWN_DURATIONf,
    DO_NOT_APPLY_SRCMOD_BLOCK_ON_SCf,
    DO_NOT_CHANGE_TTLf,
    DO_NOT_CLEAR_L3_BITMAPf,
    DO_NOT_COPY_FROM_CPU_TO_CPUf,
    DO_NOT_CUT_THROUGHf,
    DO_NOT_LEARNf,
    DO_NOT_LEARN_DHCPf,
    DO_NOT_LEARN_MACSAf,
    DP_RBT_CTRLf,
    DP_WBT_CTRLf,
    DQS_PARITY_ENf,
    DQX_PARITY_ENf,
    DROPf,
    DROP_1588_UNKNOWN_VERSIONf,
    DROP_BPDUf,
    DROP_IF_SIP_EQUALS_DIPf,
    DROP_INVALID_1588_PKTf,
    DROP_MASKf,
    DROP_RESERVEDf,
    DROP_RX_PKT_ON_CHAIN_ENDf,
    DROP_SETf,
    DROP_SET_ENABLEf,
    DROP_STATEf,
    DROP_STATE_BMPf,
    DROP_STATE_GREENf,
    DROP_STATE_REDf,
    DROP_STATE_YELLOWf,
    DROP_TO_MMUf,
    DROP_TX_DATA_ON_LINK_INTERRUPTf,
    DROP_TX_DATA_ON_LOCAL_FAULTf,
    DROP_TX_DATA_ON_REMOTE_FAULTf,
    DROP_VECTORf,
    DSCKf,
    DSCPf,
    DSCP_MAPPING_PTRf,
    DSCP_SELf,
    DSCP_TABLE_LVMf,
    DSCP_TABLE_PARITY_ENf,
    DSCP_TABLE_TMf,
    DSCP_UNUSEDf,
    DSFRAGf,
    DSICMPf,
    DSL2HEf,
    DSL3HEf,
    DSL4HEf,
    DSTDISCf,
    DST_COMPRESSION_RAM_PARITY_CONTROLf,
    DST_DISCARDf,
    DST_DISCARD0f,
    DST_DISCARD1f,
    DST_MODIDf,
    DST_PORTf,
    DST_PORT_MASKf,
    DST_PORT_NUMf,
    DST_PVLAN_PORT_TYPEf,
    DST_REALM_IDf,
    DTf,
    DTLf,
    DT_ICFI_ACTIONf,
    DT_IPRI_ACTIONf,
    DT_ITAG_ACTIONf,
    DT_OCFI_ACTIONf,
    DT_OPRI_ACTIONf,
    DT_OTAG_ACTIONf,
    DT_PITAG_ACTIONf,
    DT_POTAG_ACTIONf,
    DUAL_MODID_ENABLEf,
    DUMMYf,
    DUMMY_0f,
    DUMMY_1f,
    DUMMY_2f,
    DUMMY_3f,
    DUMMY_IPMCf,
    DUMMY_IPMC_0f,
    DUMMY_IPMC_1f,
    DUMMY_IPMC_2f,
    DUMMY_IPMC_3f,
    DUMMY_V6f,
    DUMMY_V6_0f,
    DUMMY_V6_1f,
    DUMMY_V6_2f,
    DUMMY_V6_3f,
    DVPf,
    DVP_GROUP_PTRf,
    DVP_LAG_IDf,
    DVP_NHI_SELf,
    DVP_RES_INFOf,
    DWf,
    DW0f,
    DW1f,
    DW2f,
    DW3f,
    DW4f,
    DW5f,
    DW6f,
    DW7f,
    DYNAMIC_ENABLEf,
    E2ECC_DATA_HDR_0f,
    E2ECC_DATA_HDR_0_HIf,
    E2ECC_DATA_HDR_0_LOf,
    E2ECC_DATA_HDR_1f,
    E2ECC_DATA_HDR_1_HIf,
    E2ECC_DATA_HDR_1_LOf,
    E2ECC_DUAL_MODID_ENf,
    E2ECC_LEGACY_IMP_ENf,
    E2ECC_MODULE_HDR_0f,
    E2ECC_MODULE_HDR_0_HIf,
    E2ECC_MODULE_HDR_0_LOf,
    E2ECC_MODULE_HDR_1f,
    E2ECC_MODULE_HDR_1_HIf,
    E2ECC_MODULE_HDR_1_LOf,
    E2EFC_DATA_HDR_0f,
    E2EFC_DATA_HDR_0_HIf,
    E2EFC_DATA_HDR_0_LOf,
    E2EFC_DATA_HDR_1f,
    E2EFC_DATA_HDR_1_HIf,
    E2EFC_DATA_HDR_1_LOf,
    E2EFC_DUAL_MODID_ENf,
    E2EFC_MODULE_HDR_0f,
    E2EFC_MODULE_HDR_0_HIf,
    E2EFC_MODULE_HDR_0_LOf,
    E2EFC_MODULE_HDR_1f,
    E2EFC_MODULE_HDR_1_HIf,
    E2EFC_MODULE_HDR_1_LOf,
    E2E_ENABLEf,
    E2E_HOL_STATUS_1_PARITY_ENf,
    E2E_HOL_STATUS_PARITY_ENf,
    EADDRf,
    EARLY_E2E_SELECTf,
    EAV_ENABLEf,
    ECCf,
    ECC0f,
    ECC1f,
    ECC2f,
    ECC3f,
    ECCBUFF_LVM0f,
    ECCBUFF_TM0f,
    ECCPf,
    ECCP0f,
    ECCP1f,
    ECCP2f,
    ECCP3f,
    ECCPBITSf,
    ECCP_0f,
    ECCP_1f,
    ECCP_2f,
    ECCP_3f,
    ECC_0f,
    ECC_1f,
    ECC_2f,
    ECC_2BIT_CHECK_FAILf,
    ECC_3f,
    ECC_CORRECTEDf,
    ECC_CORRUPTf,
    ECC_DATAf,
    ECC_DATA0f,
    ECC_DATA1f,
    ECC_DATA2f,
    ECC_DATA3f,
    ECC_ENf,
    ECC_ENABLEf,
    ECC_ERRf,
    ECC_ERRORf,
    ECC_PARITYf,
    ECMPf,
    ECMP0f,
    ECMP1f,
    ECMP_FLAGf,
    ECMP_GT8f,
    ECMP_HASH_FIELD_UPPER_BITS_COUNTf,
    ECMP_HASH_SALTf,
    ECMP_HASH_SELf,
    ECMP_HASH_UDFf,
    ECMP_HASH_USE_DIPf,
    ECMP_HASH_USE_RTAG7f,
    ECMP_MODEf,
    ECMP_PTRf,
    ECMP_PTR0f,
    ECMP_PTR1f,
    ECNf,
    ECN_COUNTER_LVMf,
    ECN_COUNTER_TMf,
    ECN_DECAP_MAPPING_PTRf,
    ECN_ENCAP_MAPPING_PTRf,
    ECN_MARKINGf,
    ECN_MARKING_ENf,
    ECTR_EN_Hf,
    ECTR_EN_Sf,
    EDATABUF_PSGf,
    EEE_DELAY_ENTRY_TIMERf,
    EEE_ENf,
    EEE_REF_COUNTf,
    EEE_WAKE_TIMERf,
    EFPCTR_ECC_ENf,
    EFPCTR_ENf,
    EFPMOD_PCGf,
    EFPMOD_PSGf,
    EFPPARS_BUS_PARITY_ENf,
    EFPPARS_FORCE_ERRORf,
    EFPPARS_PCGf,
    EFPPARS_PSGf,
    EFP_BUS_PARITY_ENf,
    EFP_BUS_PARITY_FORCE_ERRORf,
    EFP_BYPASSf,
    EFP_CAM_LVMf,
    EFP_CAM_TMf,
    EFP_COUNTER_ISOf,
    EFP_COUNTER_LVMf,
    EFP_COUNTER_PDAf,
    EFP_COUNTER_RDTf,
    EFP_COUNTER_TABLE_TMf,
    EFP_COUNTER_WBTf,
    EFP_FILTER_ENABLEf,
    EFP_METER_SPAREf,
    EFP_PCGf,
    EFP_POLICY_SLICE_0_LVMf,
    EFP_POLICY_SLICE_0_PDAf,
    EFP_POLICY_SLICE_0_TMf,
    EFP_POLICY_SLICE_1_LVMf,
    EFP_POLICY_SLICE_1_PDAf,
    EFP_POLICY_SLICE_1_TMf,
    EFP_POLICY_SLICE_2_LVMf,
    EFP_POLICY_SLICE_2_PDAf,
    EFP_POLICY_SLICE_2_TMf,
    EFP_POLICY_SLICE_3_LVMf,
    EFP_POLICY_SLICE_3_PDAf,
    EFP_POLICY_SLICE_3_TMf,
    EFP_PSGf,
    EFP_REFRESH_ENABLEf,
    EGRESS_MASKf,
    EGRESS_MIRROR_DROPf,
    EGRESS_PORTf,
    EGRESS_RBRIDGE_CHECK_HOPCOUNTf,
    EGR_1588_LINK_DELAY_64_LVMf,
    EGR_1588_LINK_DELAY_64_RDTf,
    EGR_1588_LINK_DELAY_64_TMf,
    EGR_1588_LINK_DELAY_64_WBTf,
    EGR_1588_LINK_DELAY_PARITY_ENf,
    EGR_1588_SA_LVMf,
    EGR_1588_SA_PARITY_ENf,
    EGR_1588_SA_RDTf,
    EGR_1588_SA_TMf,
    EGR_1588_SA_WBTf,
    EGR_1588_TIMESTAMPING_CMIC_48_ENf,
    EGR_1588_TIMESTAMPING_MODEf,
    EGR_DSCPf,
    EGR_DSCP_ECN_MAP_TABLE_LVMf,
    EGR_DSCP_ECN_MAP_TABLE_RDTf,
    EGR_DSCP_ECN_MAP_TABLE_WBTf,
    EGR_DSCP_TABLE_PARITY_ENf,
    EGR_DSCP_TABLE_TABLE_LVMf,
    EGR_DSCP_TABLE_TABLE_RDTf,
    EGR_DSCP_TABLE_TABLE_WBTf,
    EGR_DSCP_TMf,
    EGR_DVP_ATTRIBUTE_1_ECC_ENf,
    EGR_DVP_ATTRIBUTE_1_TABLE_EN_COR_ERR_RPTf,
    EGR_DVP_ATTRIBUTE_1_TABLE_LVMf,
    EGR_DVP_ATTRIBUTE_1_TMf,
    EGR_DVP_ATTRIBUTE_ECC_ENf,
    EGR_DVP_ATTRIBUTE_PMf,
    EGR_DVP_ATTRIBUTE_TABLE_EN_COR_ERR_RPTf,
    EGR_DVP_ATTRIBUTE_TABLE_LVMf,
    EGR_DVP_ATTRIBUTE_TMf,
    EGR_EGRESS_STATS_LVMf,
    EGR_EGRESS_STATS_RDTf,
    EGR_EGRESS_STATS_TMf,
    EGR_EGRESS_STATS_WBTf,
    EGR_EM_MTP_INDEX_TABLE_LVMf,
    EGR_EM_MTP_INDEX_TABLE_RDTf,
    EGR_EM_MTP_INDEX_TABLE_WBTf,
    EGR_ETAG_PCP_MAPPINGf,
    EGR_ETAG_PCP_MAPPING_PARITY_ENf,
    EGR_ETAG_PCP_MAPPING_TABLE_LVMf,
    EGR_ETAG_PCP_MAPPING_TABLE_RDTf,
    EGR_ETAG_PCP_MAPPING_TABLE_WBTf,
    EGR_ETAG_PCP_MAPPING_TMf,
    EGR_FRAGMENT_IDf,
    EGR_FRAGMENT_ID_TABLE_LVMf,
    EGR_FRAGMENT_ID_TABLE_PARITY_ENf,
    EGR_FRAGMENT_ID_TABLE_RDTf,
    EGR_FRAGMENT_ID_TABLE_WBTf,
    EGR_FRAGMENT_ID_TMf,
    EGR_GPP_ATTRIBUTESf,
    EGR_GPP_ATTRIBUTES_MODBASEf,
    EGR_GPP_ATTRIBUTES_MODBASE_PARITY_ENf,
    EGR_GPP_ATTRIBUTES_MODBASE_TABLE_LVMf,
    EGR_GPP_ATTRIBUTES_MODBASE_TABLE_RDTf,
    EGR_GPP_ATTRIBUTES_MODBASE_TABLE_WBTf,
    EGR_GPP_ATTRIBUTES_MODBASE_TMf,
    EGR_GPP_ATTRIBUTES_PARITY_ENf,
    EGR_GPP_ATTRIBUTES_TABLE_LVMf,
    EGR_GPP_ATTRIBUTES_TABLE_RDTf,
    EGR_GPP_ATTRIBUTES_TABLE_WBTf,
    EGR_GPP_ATTRIBUTES_TMf,
    EGR_IM_MTP_INDEX_TABLE_LVMf,
    EGR_IM_MTP_INDEX_TABLE_RDTf,
    EGR_IM_MTP_INDEX_TABLE_WBTf,
    EGR_IPMC_CFG2_PARITY_ENf,
    EGR_IPMC_PARITY_ENf,
    EGR_IPMC_PMf,
    EGR_IPMC_TABLE_LVMf,
    EGR_IPMC_TABLE_RDTf,
    EGR_IPMC_TABLE_WBTf,
    EGR_IPMC_TMf,
    EGR_IP_TUNNELf,
    EGR_IP_TUNNEL_PARITY_ENf,
    EGR_IP_TUNNEL_TABLE_LVMf,
    EGR_IP_TUNNEL_TABLE_RDTf,
    EGR_IP_TUNNEL_TABLE_WBTf,
    EGR_IP_TUNNEL_TMf,
    EGR_L3_INTF_PARITY_ENf,
    EGR_L3_INTF_PMf,
    EGR_L3_INTF_TABLE_LVMf,
    EGR_L3_INTF_TABLE_RDTf,
    EGR_L3_INTF_TABLE_WBTf,
    EGR_L3_INTF_TMf,
    EGR_L3_NEXT_HOP_ECC_ENf,
    EGR_L3_NEXT_HOP_EN_COR_ERR_RPTf,
    EGR_L3_NEXT_HOP_PMf,
    EGR_L3_NEXT_HOP_TMf,
    EGR_MAC_DA_PROFILE_PARITY_ENf,
    EGR_MAC_DA_PROFILE_PMf,
    EGR_MAC_DA_PROFILE_TABLE_LVMf,
    EGR_MAC_DA_PROFILE_TABLE_RDTf,
    EGR_MAC_DA_PROFILE_TABLE_WBTf,
    EGR_MAC_DA_PROFILE_TMf,
    EGR_MAP_ENf,
    EGR_MAP_MH_PARITY_ENf,
    EGR_MAP_MH_PMf,
    EGR_MAP_MH_TABLE_LVMf,
    EGR_MAP_MH_TMf,
    EGR_MASK_LVMf,
    EGR_MASK_MODBASE_LVMf,
    EGR_MASK_MODBASE_PARITY_ENf,
    EGR_MASK_MODBASE_TMf,
    EGR_MASK_PARITY_ENf,
    EGR_MASK_TMf,
    EGR_MIRROR_ENABLEf,
    EGR_MIRROR_ENCAP_CONTROL_TABLE_LVMf,
    EGR_MIRROR_ENCAP_CONTROL_TABLE_RDTf,
    EGR_MIRROR_ENCAP_CONTROL_TABLE_WBTf,
    EGR_MOD_MAP_IDf,
    EGR_MOD_MAP_TABLE_LVMf,
    EGR_MOD_MAP_TABLE_RDTf,
    EGR_MOD_MAP_TABLE_WBTf,
    EGR_MPB_ECC_ENf,
    EGR_MPLS_EXP_MAPPING_1f,
    EGR_MPLS_EXP_MAPPING_1_PARITY_ENf,
    EGR_MPLS_EXP_MAPPING_1_TABLE_LVMf,
    EGR_MPLS_EXP_MAPPING_1_TABLE_RDTf,
    EGR_MPLS_EXP_MAPPING_1_TABLE_WBTf,
    EGR_MPLS_EXP_MAPPING_1_TMf,
    EGR_MPLS_EXP_MAPPING_2f,
    EGR_MPLS_EXP_MAPPING_2_PARITY_ENf,
    EGR_MPLS_EXP_MAPPING_2_TABLE_LVMf,
    EGR_MPLS_EXP_MAPPING_2_TABLE_RDTf,
    EGR_MPLS_EXP_MAPPING_2_TABLE_WBTf,
    EGR_MPLS_EXP_MAPPING_2_TMf,
    EGR_MPLS_PRI_MAPPINGf,
    EGR_MPLS_PRI_MAPPING_PARITY_ENf,
    EGR_MPLS_PRI_MAPPING_TABLE_LVMf,
    EGR_MPLS_PRI_MAPPING_TMf,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_ECC_ENf,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_EN_COR_ERR_RPTf,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_LVMf,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_PMf,
    EGR_MPLS_VC_AND_SWAP_LABEL_TABLE_TMf,
    EGR_NAT_PACKET_EDIT_INFO_PARITY_ENf,
    EGR_NAT_PACKET_EDIT_INFO_PMf,
    EGR_NAT_PACKET_EDIT_INFO_TABLE_LVMf,
    EGR_NAT_PACKET_EDIT_INFO_TABLE_RDTf,
    EGR_NAT_PACKET_EDIT_INFO_TABLE_WBTf,
    EGR_NAT_PACKET_EDIT_INFO_TMf,
    EGR_NEXT_HOP_TABLE_LVMf,
    EGR_NEXT_HOP_TABLE_RDTf,
    EGR_NEXT_HOP_TABLE_WBTf,
    EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASS_LVMf,
    EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASS_PARITY_ENf,
    EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASS_TMf,
    EGR_PERQ_XMT_COUNTERS_ISOf,
    EGR_PERQ_XMT_COUNTERS_LVMf,
    EGR_PERQ_XMT_COUNTERS_PDAf,
    EGR_PERQ_XMT_COUNTERS_RDTf,
    EGR_PERQ_XMT_COUNTERS_TMf,
    EGR_PERQ_XMT_COUNTERS_WBTf,
    EGR_PORT_GROUP_IDf,
    EGR_PORT_PARITY_ENf,
    EGR_PORT_TABLE_LVMf,
    EGR_PORT_TABLE_PMf,
    EGR_PORT_TABLE_TMf,
    EGR_PRI_CNG_MAPf,
    EGR_PRI_CNG_MAP_PARITY_ENf,
    EGR_PRI_CNG_MAP_TABLE_LVMf,
    EGR_PRI_CNG_MAP_TABLE_RDTf,
    EGR_PRI_CNG_MAP_TABLE_WBTf,
    EGR_PRI_CNG_MAP_TMf,
    EGR_VFI_PARITY_ENf,
    EGR_VFI_PMf,
    EGR_VFI_TABLE_LVMf,
    EGR_VFI_TABLE_RDTf,
    EGR_VFI_TABLE_WBTf,
    EGR_VFI_TMf,
    EGR_VLANf,
    EGR_VLAN_CONTROL_1_PARITY_ENf,
    EGR_VLAN_MEMBERSHIP_TABLE_LVMf,
    EGR_VLAN_PARITY_ENf,
    EGR_VLAN_STGf,
    EGR_VLAN_STG_PARITY_ENf,
    EGR_VLAN_STG_TABLE_LVMf,
    EGR_VLAN_STG_TABLE_RDTf,
    EGR_VLAN_STG_TABLE_WBTf,
    EGR_VLAN_STG_TMf,
    EGR_VLAN_TABLE_LVMf,
    EGR_VLAN_TABLE_RDTf,
    EGR_VLAN_TABLE_WBTf,
    EGR_VLAN_TAG_ACTION_PROFILEf,
    EGR_VLAN_TAG_ACTION_PROFILE_PARITY_ENf,
    EGR_VLAN_TAG_ACTION_PROFILE_TABLE_LVMf,
    EGR_VLAN_TAG_ACTION_PROFILE_TABLE_RDTf,
    EGR_VLAN_TAG_ACTION_PROFILE_TABLE_WBTf,
    EGR_VLAN_TAG_ACTION_PROFILE_TMf,
    EGR_VLAN_TMf,
    EGR_VLAN_XLATEf,
    EGR_VLAN_XLATE_ECC_ENf,
    EGR_VLAN_XLATE_EN_COR_ERR_RPTf,
    EGR_VLAN_XLATE_LP_TABLE_LVMf,
    EGR_VLAN_XLATE_LP_TMf,
    EGR_VLAN_XLATE_PARITY_EN_LPf,
    EGR_VLAN_XLATE_TABLE_LVMf,
    EGR_VLAN_XLATE_TMf,
    EGR_VPLAG_GROUPf,
    EGR_VPLAG_GROUP_PARITY_ENf,
    EGR_VPLAG_GROUP_TABLE_LVMf,
    EGR_VPLAG_GROUP_TABLE_RDTf,
    EGR_VPLAG_GROUP_TABLE_WBTf,
    EGR_VPLAG_GROUP_TMf,
    EGR_VPLAG_MEMBERf,
    EGR_VPLAG_MEMBER_PARITY_ENf,
    EGR_VPLAG_MEMBER_TABLE_LVMf,
    EGR_VPLAG_MEMBER_TABLE_RDTf,
    EGR_VPLAG_MEMBER_TABLE_WBTf,
    EGR_VPLAG_MEMBER_TMf,
    EGR_VP_VLAN_MEMBERSHIPf,
    EGR_VP_VLAN_MEMBERSHIP_PARITY_ENf,
    EGR_VP_VLAN_MEMBERSHIP_TMf,
    EGR_XMIT_START_COUNT_PARITY_ENf,
    EGR_XMIT_START_COUNT_TMf,
    EG_SPf,
    EG_SP_STf,
    EHCPM_BUS_PARITY_ENf,
    EHCPM_FORCE_ERRORf,
    EHCPM_PCGf,
    EHCPM_PSGf,
    EH_1588_INDICATION_ENABLEf,
    EH_EXT_HDR_ENABLEf,
    EH_EXT_HDR_LEARN_OVERRIDEf,
    EH_MASKf,
    EH_QUEUE_TAGf,
    EH_TAGf,
    EH_TAG_TYPEf,
    EH_TYPEf,
    EH_TYPE_0v_EH_QUEUE_TAGf,
    EH_TYPE_0v_EH_SEG_SELf,
    EH_TYPE_0v_EH_TAG_TYPEf,
    EH_TYPE_0v_RESERVED_0f,
    EH_TYPE_0v_RESERVED_1f,
    EH_TYPE_1v_CLASSIDf,
    EH_TYPE_1v_CLASSID_TYPEf,
    EH_TYPE_1v_L3_IIFf,
    EH_TYPE_2v_CLASSIDf,
    EH_TYPE_2v_CLASSID_TYPEf,
    EH_TYPE_2v_EH_QUEUE_TAGf,
    EINITBUFf,
    EINITBUF_PSGf,
    EIPT_PCGf,
    EIPT_PSGf,
    EL3_LATENCY_MODEf,
    EL3_PCGf,
    EL3_PSGf,
    EMIRRORf,
    EMIRROR_CONTROL1_LVMf,
    EMIRROR_CONTROL1_PARITY_ENf,
    EMIRROR_CONTROL1_TMf,
    EMIRROR_CONTROL2_LVMf,
    EMIRROR_CONTROL2_PARITY_ENf,
    EMIRROR_CONTROL2_TMf,
    EMIRROR_CONTROL3_LVMf,
    EMIRROR_CONTROL3_PARITY_ENf,
    EMIRROR_CONTROL3_TMf,
    EMIRROR_CONTROL_LVMf,
    EMIRROR_CONTROL_PARITY_ENf,
    EMIRROR_CONTROL_TMf,
    EMPTYf,
    EM_MODEf,
    EM_SRCMOD_CHANGEf,
    ENf,
    ENABLEf,
    ENABLE0f,
    ENABLE1f,
    ENABLEDf,
    ENABLE_AGING_TIMERf,
    ENABLE_BIN_12_OVERLAY_Af,
    ENABLE_BIN_12_OVERLAY_Bf,
    ENABLE_CMIC_REQUESTf,
    ENABLE_COMMON_CONTROLf,
    ENABLE_CONTINUOUS_DMAf,
    ENABLE_DA0_MATCHf,
    ENABLE_DA1_MATCHf,
    ENABLE_DOUBLE_WIDE_BUCKETS_FOR_IPV4f,
    ENABLE_DRACO1_5_HASHf,
    ENABLE_EARLY_BRESPf,
    ENABLE_ETHERTYPE_MATCHf,
    ENABLE_FLEX_FIELD_1_Af,
    ENABLE_FLEX_FIELD_1_Bf,
    ENABLE_FLEX_FIELD_2_Af,
    ENABLE_FLEX_FIELD_2_Bf,
    ENABLE_FLEX_HASHINGf,
    ENABLE_FLOW_LABEL_IPV6_Af,
    ENABLE_FLOW_LABEL_IPV6_Bf,
    ENABLE_FROMCPU_PACKETf,
    ENABLE_GTP_Af,
    ENABLE_GTP_Bf,
    ENABLE_IFILTERf,
    ENABLE_IGMP_MLD_SNOOPINGf,
    ENABLE_L3_CLASSID_FOR_L2PKTSf,
    ENABLE_MSIf,
    ENABLE_OVERRIDE_I2C_DEBUG_MODEf,
    ENABLE_OVERRIDE_I2C_MASTER_SLAVE_MODEf,
    ENABLE_OVERRIDE_SPI_MASTER_SLAVE_MODEf,
    ENABLE_PIO_PURGE_IF_USERIF_RESETf,
    ENABLE_PIO_PURGE_SW_PROGRAMMABLEf,
    ENABLE_PURGE_IF_USERIF_RESETf,
    ENABLE_PURGE_IF_USERIF_TIMESOUTf,
    ENABLE_PURGE_SW_PROGRAMMABLEf,
    ENABLE_QUEUE_AND_GROUP_TICKETf,
    ENABLE_RCPU_FOR_ATEf,
    ENABLE_SBUSDMA_CH0_FLOW_CONTROLf,
    ENABLE_SBUSDMA_CH1_FLOW_CONTROLf,
    ENABLE_SBUSDMA_CH2_FLOW_CONTROLf,
    ENABLE_SCHAN_REQUESTf,
    ENABLE_SIGNATURE_MATCHf,
    ENABLE_SOBMH_BLOCKINGf,
    ENABLE_SP_IN_MINf,
    ENABLE_TOCPU_PACKETf,
    ENABLE_UDF_CONDITIONAL_CHECKf,
    ENABLE_UDF_FIELD_1_Af,
    ENABLE_UDF_FIELD_1_Bf,
    ENABLE_UDF_FIELD_2_Af,
    ENABLE_UDF_FIELD_2_Bf,
    ENABLE_UPDATE_COLOR_RESUMEf,
    ENABLE_VPLAG_RESOLUTIONf,
    ENABLE_WRRf,
    ENDIANESSf,
    ENDPOINT_COS_MAP_PARITY_ENf,
    ENDPOINT_QUEUE_MAP_PARITY_ENf,
    ENDQPf,
    END_BITf,
    END_CRC_ERRORf,
    ENGG_BASEf,
    ENGM_BASEf,
    ENGU_BASEf,
    ENG_ENf,
    ENG_MODEf,
    ENG_PORT_ENf,
    ENG_PORT_QSELf,
    ENQS_PARITY_ENf,
    ENQUEUE_DISABLEf,
    ENQX_PARITY_ENf,
    ENTRYf,
    ENTRYCOUNTf,
    ENTRY_0f,
    ENTRY_1f,
    ENTRY_2f,
    ENTRY_3f,
    ENTRY_4f,
    ENTRY_5f,
    ENTRY_ADRf,
    ENTRY_COUNTf,
    ENTRY_DONEf,
    ENTRY_IDXf,
    ENTRY_INFO_UPPERf,
    ENTRY_ONLYf,
    ENTRY_TYPEf,
    ENTRY_TYPE0f,
    ENTRY_TYPE0_LWRf,
    ENTRY_TYPE0_UPRf,
    ENTRY_TYPE1f,
    ENTRY_TYPE1_LWRf,
    ENTRY_TYPE1_UPRf,
    ENTRY_TYPE_COPYf,
    ENTRY_TYPE_MASK0f,
    ENTRY_TYPE_MASK0_LWRf,
    ENTRY_TYPE_MASK0_UPRf,
    ENTRY_TYPE_MASK1f,
    ENTRY_TYPE_MASK1_LWRf,
    ENTRY_TYPE_MASK1_UPRf,
    ENTRY_VIEWf,
    ENTRY_VIEW0f,
    ENTRY_VIEW1f,
    EN_COR_ERR_RPTf,
    EN_EFILTERf,
    EN_IFILTERf,
    EN_NIC_SMB_ADDR0f,
    EN_NIC_SMB_ADDR1f,
    EN_NIC_SMB_ADDR2f,
    EN_NIC_SMB_ADDR3f,
    EN_NIC_SMB_ADDR_0f,
    EN_RECURSIVE_COSLC_REQ_TO_MMUf,
    EN_VCO_CLKf,
    EOPf,
    EOP_BUF_A_LVMf,
    EOP_BUF_A_TMf,
    EOP_BUF_B_LVMf,
    EOP_BUF_B_TMf,
    EOP_CELLf,
    EOP_SEENf,
    EPIPEf,
    EPMOD_BUS_PARITY_ENf,
    EPMOD_FORCE_ERRORf,
    EPMOD_PCGf,
    EPMOD_PSGf,
    EPOCHf,
    EPRG_ECCP_ENf,
    EPRG_ENTRY_0f,
    EPRG_ENTRY_1f,
    EPRG_KILL_TIMEOUTf,
    EPRG_KILL_TIMEOUT_ENf,
    EPRG_MEMf,
    EPRG_MEM_FPQ_TMf,
    EPRG_MEM_OVERFLOWf,
    EPRG_MEM_STATUS_COUNTf,
    EPRG_MEM_UNDERFLOWf,
    EPRG_MEM_WATERMARKf,
    EPRG_PARITY_ENf,
    EPRG_RDSTG_FIFO_STATUS_COUNTf,
    EPRG_READ_FIFO_FILL_NUMBERf,
    EPRG_READ_FIFO_OVERFLOWf,
    EPRG_READ_FIFO_UNDERFLOWf,
    EPRG_READ_THROUGHPUT_LOSSf,
    EP_DISCARDf,
    EP_INITBUF_ECC_CORRUPTf,
    ERRBITf,
    ERRORf,
    ERROR_0_VALf,
    ERROR_1_VALf,
    ERROR_ATTENTION_SETf,
    ERROR_BMPf,
    ERROR_TYPEf,
    ERR_ACK_STATUSf,
    ERR_CODEf,
    ERR_DETf,
    ERR_FIFOf,
    ERR_MULTf,
    ERR_STATUSf,
    ERR_TYPEf,
    ERSPANv_ADD_ERSPAN_OUTER_VLANf,
    ERSPANv_ADD_OPTIONAL_HEADERf,
    ERSPANv_ADD_TRILL_OUTER_VLANf,
    ERSPANv_ERSPAN_HEADER_DAf,
    ERSPANv_ERSPAN_HEADER_DA_SAf,
    ERSPANv_ERSPAN_HEADER_ETYPEf,
    ERSPANv_ERSPAN_HEADER_ETYPE_V4_GREf,
    ERSPANv_ERSPAN_HEADER_GREf,
    ERSPANv_ERSPAN_HEADER_SAf,
    ERSPANv_ERSPAN_HEADER_V4f,
    ERSPANv_ERSPAN_HEADER_VLAN_TAGf,
    ERSPANv_UNTAG_PAYLOADf,
    ESPID_BMPf,
    ESW_PCGf,
    ESW_PSGf,
    ES_X_1IN4_ERR_INT_CLRf,
    ES_X_1IN4_ERR_INT_ENf,
    ES_X_1IN4_ERR_INT_STATf,
    ES_X_DEADLOCK_DET_INT_CLRf,
    ES_X_DEADLOCK_DET_INT_ENf,
    ES_X_DEADLOCK_DET_INT_STATf,
    ES_Y_1IN4_ERR_INT_CLRf,
    ES_Y_1IN4_ERR_INT_ENf,
    ES_Y_1IN4_ERR_INT_STATf,
    ES_Y_DEADLOCK_DET_INT_CLRf,
    ES_Y_DEADLOCK_DET_INT_ENf,
    ES_Y_DEADLOCK_DET_INT_STATf,
    ETAG_DEf,
    ETAG_DOT1P_MAPPING_PTRf,
    ETAG_PACKETf,
    ETAG_PACKET_MASKf,
    ETAG_PCPf,
    ETAG_PCP_DE_MAPPING_PTRf,
    ETAG_PCP_DE_SOURCEf,
    ETAG_VID_MULTICAST_LOWERf,
    ETAG_VID_MULTICAST_UPPERf,
    ETHERIIf,
    ETHERTYPEf,
    ETHERTYPE_MASKf,
    EVENT_BUSf,
    EVENT_IDf,
    EVEN_EGR_VLAN_STG_PARITY_P0f,
    EVEN_EGR_VLAN_STG_PARITY_P1f,
    EVEN_EGR_VLAN_STG_PARITY_P2f,
    EVEN_EGR_VLAN_STG_PARITY_P3f,
    EVEN_PARITYf,
    EVEN_PARITY_0f,
    EVEN_PARITY_1f,
    EVEN_PARITY_LOWERf,
    EVEN_PARITY_P0f,
    EVEN_PARITY_P1f,
    EVEN_PARITY_P2f,
    EVEN_PARITY_P3f,
    EVEN_PARITY_UPPERf,
    EVEN_PBM_PARITY_P0f,
    EVEN_PBM_PARITY_P1f,
    EVEN_PBM_PARITY_P2f,
    EVEN_PBM_PARITY_P3f,
    EVLAN_BUS_PARITY_ENf,
    EVLAN_FORCE_ERRORf,
    EVLAN_LATENCY_MODEf,
    EVLAN_PCGf,
    EVLAN_PSGf,
    EXACT_MATCH_CLASS_IDf,
    EXACT_MATCH_LOGICAL_TABLE_ID_0f,
    EXACT_MATCH_LOGICAL_TABLE_ID_0_MASKf,
    EXACT_MATCH_LOGICAL_TABLE_ID_1f,
    EXACT_MATCH_LOGICAL_TABLE_ID_1_MASKf,
    EXACT_MATCH_QOS_ACTIONS_PROFILE_PARITY_ENf,
    EXACT_MATCH_REDIRECT_SETf,
    EXACT_MATCH_REDIRECT_SET_ENABLEf,
    EXPECTED_FLAGSf,
    EXPECTED_FLAGS_MASKf,
    EXP_PVLAN_VIDf,
    EXTENDED_HIG2_ENf,
    F1f,
    F1_MASKf,
    F2f,
    F2_MASKf,
    F3f,
    F3_MASKf,
    FAILOVER_SET_SIZEf,
    FAILURE_COUNTSf,
    FAIL_TYPEf,
    FAST_LOCKf,
    FAST_TRUNK_GROUP_LVMf,
    FAST_TRUNK_GROUP_PARITY_ENf,
    FAST_TRUNK_GROUP_TMf,
    FB_A0_COMPATIBLEf,
    FB_PHASE_ENf,
    FCOEv_D_IDf,
    FCOEv_D_ID_MASKf,
    FCOEv_S_IDf,
    FCOEv_S_ID_MASKf,
    FCOE_FIELD_BITMAP_Af,
    FCOE_FIELD_BITMAP_Bf,
    FCOE_TERMINATION_ALLOWEDf,
    FC_ENf,
    FC_HDR_ENCODEf,
    FC_HDR_ENCODE_1f,
    FC_HDR_ENCODE_1_MASKf,
    FC_HDR_ENCODE_2f,
    FC_HDR_ENCODE_2_MASKf,
    FC_PAUSEf,
    FC_TYPEf,
    FID_IDf,
    FIELDS_ACTIONf,
    FIELD_1_DATAf,
    FIELD_1_MASKf,
    FIELD_1_OFFSETf,
    FIELD_1_TYPEf,
    FIELD_2_DATAf,
    FIELD_2_MASKf,
    FIELD_2_OFFSETf,
    FIELD_2_TYPEf,
    FIELD_Af,
    FIELD_Bf,
    FIELD_Cf,
    FIELD_SELECTf,
    FIFODMA_CH0_2BIT_ECCERRf,
    FIFODMA_CH1_2BIT_ECCERRf,
    FIFODMA_CH2_2BIT_ECCERRf,
    FIFODMA_CH3_2BIT_ECCERRf,
    FIFOEMPTYf,
    FIFOOVERFLOWf,
    FIFO_CH0_DMA_INTRf,
    FIFO_CH1_DMA_INTRf,
    FIFO_CH2_DMA_INTRf,
    FIFO_CH3_DMA_INTRf,
    FIFO_COUNTf,
    FIFO_COUNT_WATERMARKf,
    FIFO_COUNT_WATERMARK_PORT0f,
    FIFO_COUNT_WATERMARK_PORT1f,
    FIFO_COUNT_WATERMARK_PORT2f,
    FIFO_COUNT_WATERMARK_PORT3f,
    FIFO_DEPTHf,
    FIFO_EMPTYf,
    FIFO_EMPTY_PORT0f,
    FIFO_EMPTY_PORT1f,
    FIFO_EMPTY_PORT2f,
    FIFO_EMPTY_PORT3f,
    FIFO_ENABLEf,
    FIFO_FULLf,
    FIFO_FULL_PORT0f,
    FIFO_FULL_PORT1f,
    FIFO_FULL_PORT2f,
    FIFO_FULL_PORT3f,
    FIFO_NOT_EMPTYf,
    FIFO_OVERFLOWf,
    FIFO_OVERRUN_ERRf,
    FIFO_OVERRUN_ERR_PORT0f,
    FIFO_OVERRUN_ERR_PORT1f,
    FIFO_OVERRUN_ERR_PORT2f,
    FIFO_OVERRUN_ERR_PORT3f,
    FIFO_OVER_RUNf,
    FIFO_PARITY_ERRORf,
    FIFO_READf,
    FIFO_RESETf,
    FIFO_THRESHOLDf,
    FIFO_UNDERRUN_ERRf,
    FIFO_UNDERRUN_ERR_PORT0f,
    FIFO_UNDERRUN_ERR_PORT1f,
    FIFO_UNDERRUN_ERR_PORT2f,
    FIFO_UNDERRUN_ERR_PORT3f,
    FIFO_WRITE_COMPLETEf,
    FIFO_WRITE_COMPLETE_CLRf,
    FIFO_XFR_EMPTYf,
    FILTER_ENABLEf,
    FIRST_IN_0f,
    FIRST_SERVE_BUFFERS_WITH_EOP_CELLSf,
    FLf,
    FLAGf,
    FLAGS_MISMATCH_DROPf,
    FLAG_ONf,
    FLEX_CTR_BASE_COUNTER_IDXf,
    FLEX_CTR_BASE_COUNTER_IDX0f,
    FLEX_CTR_BASE_COUNTER_IDX1f,
    FLEX_CTR_BASE_COUNTER_IDX_0f,
    FLEX_CTR_BASE_COUNTER_IDX_1f,
    FLEX_CTR_OFFSET_MODEf,
    FLEX_CTR_OFFSET_MODE0f,
    FLEX_CTR_OFFSET_MODE1f,
    FLEX_CTR_OFFSET_MODE_0f,
    FLEX_CTR_OFFSET_MODE_1f,
    FLEX_CTR_POOL_NUMBERf,
    FLEX_CTR_POOL_NUMBER0f,
    FLEX_CTR_POOL_NUMBER1f,
    FLEX_CTR_POOL_NUMBER_0f,
    FLEX_CTR_POOL_NUMBER_1f,
    FLOW_LABELf,
    FLOW_LABEL_SELf,
    FLUSH_EMPTY_SLOT_DISABLEf,
    FLUSH_EPINTFBUFf,
    FLUSH_IP_INTF_BUFFERf,
    FN0f,
    FN1f,
    FORCE_COSMASKf,
    FORCE_ECC_1B_ERRf,
    FORCE_ECC_2B_ERRf,
    FORCE_ERRf,
    FORCE_INIT_DONEf,
    FORCE_ITS_SIGN_FROM_TSf,
    FORCE_LP_LOOKUP_FOR_LOOKUPf,
    FORCE_PFC_XONf,
    FORCE_STATIC_MH_PFMf,
    FORCE_XOR_GENf,
    FORCE_XOR_GENERATIONf,
    FORCE_XOR_GEN_NHOPf,
    FORWARDING_TYPEf,
    FORWARDING_TYPE_MASKf,
    FPEM_1B_ECC_ERR_REPORTf,
    FPEM_ENTRY_BANK_0f,
    FPEM_ENTRY_BANK_1f,
    FPEM_ENTRY_BANK_2f,
    FPEM_ENTRY_BANK_3f,
    FPEM_ENTRY_BANK_CONFIGf,
    FPEM_LPf,
    FP_EXACT_MATCHf,
    FP_EXACT_MATCH_ECC_ENf,
    FP_EXACT_MATCH_HIT_ISOf,
    FP_EXACT_MATCH_HIT_LVMf,
    FP_EXACT_MATCH_HIT_PDAf,
    FP_EXACT_MATCH_HIT_TMf,
    FP_EXACT_MATCH_LP_ECC_ENf,
    FP_REFRESH_ENABLEf,
    FP_REFRESH_MODEf,
    FP_UDF_CAM_TMf,
    FP_UDF_RAM_PARITY_ENf,
    FP_UDF_RAM_RDSf,
    FP_UDF_RAM_TMf,
    FRACf,
    FRAGMENT_IDf,
    FRAG_ID_MASKf,
    FREF_SELf,
    FROM_REMOTE_CPU_ENf,
    FSCHAN_BUSYf,
    FULLf,
    FULLSTATUSf,
    FULL_KEYf,
    FULL_MASKf,
    FULL_THD_OFFSETf,
    FUNC_DEBUG_MODE_ENf,
    GCS_ENf,
    GCS_IDf,
    GENERIC_CONTROLf,
    GLB_CPU_INT_ENf,
    GLB_CPU_INT_STATf,
    GLOBAL_HDRM_COUNTf,
    GLOBAL_HDRM_LIMITf,
    GLOBAL_HDRM_RESERVEDf,
    GLOBAL_HIGHf,
    GLOBAL_HIGH0f,
    GLOBAL_HIGH1f,
    GLOBAL_ROUTEf,
    GLOBAL_ROUTE0f,
    GLOBAL_ROUTE1f,
    GMII_LPI_PREDICT_MODE_ENf,
    GMII_LPI_PREDICT_THRESHOLDf,
    GOODf,
    GOOD_COUNTf,
    GOOD_WAS_LOWf,
    GPIO_INTRf,
    GPIO_RST_OVERRIDEf,
    GP_PRB_OEf,
    GREEN_SP0f,
    GREEN_SP1f,
    GREEN_SP2f,
    GREEN_SP3f,
    GREEN_TO_PID_SETf,
    GREEN_TO_PID_SET_ENABLEf,
    GRE_KEY_ENTROPY_SIZEf,
    GRE_PAYLOAD_IPV4f,
    GRE_PAYLOAD_IPV6f,
    GROUP_ADDRf,
    GROUP_ADDR_MASKf,
    GTP_ENABLEf,
    GTP_HDR_FIRST_BYTEf,
    GTP_HDR_FIRST_BYTE_MASKf,
    G_CHANGE_DOT1Pf,
    G_CHANGE_DSCPf,
    G_CHANGE_ECNf,
    G_CHANGE_INNER_CFIf,
    G_CHANGE_OUTER_CFIf,
    G_COUNTf,
    G_DROPf,
    G_HG_CONGESTION_CLASS_CHANGEf,
    G_HG_CONGESTION_CLASS_NEWf,
    G_HG_DP_CHANGEf,
    G_HG_DP_NEWf,
    G_HG_INT_PRI_CHANGEf,
    G_HG_INT_PRI_NEWf,
    G_NEW_DOT1Pf,
    G_NEW_DSCPf,
    G_NEW_ECNf,
    G_NEW_INNER_CFIf,
    G_NEW_INNER_PRIf,
    G_NEW_OUTER_CFIf,
    G_REPLACE_INNER_PRIf,
    HALTf,
    HALTAf,
    HARD_CORE_RST_Nf,
    HASH_A0_FUNCTION_SELECTf,
    HASH_A1_FUNCTION_SELECTf,
    HASH_B0_FUNCTION_SELECTf,
    HASH_B1_FUNCTION_SELECTf,
    HASH_FIELD_BITMAP_PTR_Af,
    HASH_FIELD_BITMAP_PTR_Bf,
    HASH_LSBf,
    HASH_MASK_1f,
    HASH_MASK_2f,
    HASH_PRE_PROCESSING_ENABLE_Af,
    HASH_PRE_PROCESSING_ENABLE_Bf,
    HASH_SEED_Af,
    HASH_SEED_Bf,
    HASH_SELECT_Af,
    HASH_SELECT_Bf,
    HASH_ZERO_OR_LSBf,
    HDRM_POOL_LIMIT_STATE_HPf,
    HDR_MODEf,
    HEADER_DATAf,
    HEAD_PTRf,
    HGf,
    HG2_EXT_HDR_VALIDf,
    HGHDREf,
    HGIf,
    HGTRUNK_RES_ENf,
    HG_ACTIONf,
    HG_COUNTERS_PARITY_ENf,
    HG_DST_MODID_CHANGEf,
    HG_DST_MODID_NEWf,
    HG_DST_PORT_CHANGEf,
    HG_DST_PORT_NEWf,
    HG_FAILOVER_PORT_DOWNf,
    HG_HDR_ERROR_TOCPUf,
    HG_HDR_TYPE1_TOCPUf,
    HG_LOOKUPf,
    HG_LOOKUP_ENABLEf,
    HG_LOOKUP_MASKf,
    HG_MASKf,
    HG_SRC_REMOVAL_ENf,
    HG_TCf,
    HG_TRUNK_IDf,
    HG_TRUNK_LB_MODEf,
    HG_VNTAG_MODIFY_ENABLEf,
    HIEf,
    HIGH_DURATIONf,
    HIGIGf,
    HIGIG2f,
    HIGIG2_BC_BASE_OFFSETf,
    HIGIG2_BC_SIZEf,
    HIGIG2_ECN_IN_CC_ENABLEf,
    HIGIG2_IPMC_BASE_OFFSETf,
    HIGIG2_IPMC_SIZEf,
    HIGIG2_L2MC_BASE_OFFSETf,
    HIGIG2_L2MC_SIZEf,
    HIGIG2_MODEf,
    HIGIG_HDR_0f,
    HIGIG_HDR_0_HIf,
    HIGIG_HDR_0_LOf,
    HIGIG_HDR_1f,
    HIGIG_HDR_1_HIf,
    HIGIG_HDR_1_LOf,
    HIGIG_HDR_ERRORf,
    HIGIG_MASKf,
    HIGIG_MH_TYPE1f,
    HIGIG_MODEf,
    HIGIG_TRUNKf,
    HIGIG_TRUNK_BITMAPf,
    HIGIG_TRUNK_IDf,
    HIGIG_TRUNK_OVERRIDE_BITMAPf,
    HIGIG_TRUNK_OVERRIDE_PROFILE_PTRf,
    HITf,
    HIT0f,
    HIT1f,
    HITBIT_PTRf,
    HITDAf,
    HITDA_0f,
    HITDA_1f,
    HITDA_2f,
    HITDA_3f,
    HITDA_LVMf,
    HITDA_TMf,
    HITSAf,
    HITSA_0f,
    HITSA_1f,
    HITSA_2f,
    HITSA_3f,
    HITSA_LVMf,
    HITSA_TMf,
    HIT_0f,
    HIT_1f,
    HIT_2f,
    HIT_3f,
    HOLD_CHf,
    HOLD_CH0f,
    HOLD_CH1f,
    HONOR_PAUSE_FOR_E2Ef,
    HOPCOUNTf,
    HOSTMEMRD_ENDIANESSf,
    HOSTMEMRD_ERRORf,
    HOSTMEMWR_ENDIANESSf,
    HOSTMEMWR_ERRORf,
    HOSTMEM_OVERFLOWf,
    HOSTMEM_TIMEOUTf,
    HOST_NUM_ENTRIES_SELf,
    HSP_EN_COR_ERR_RPTf,
    HWMf,
    HWMEMBASEf,
    HW_BISR_LOAD_ENf,
    HW_CTRL_ENf,
    HW_CTRL_QBUSf,
    HW_REVISIONf,
    HYBRID_MODE_ENABLEf,
    I2CM_RST_OVERRIDEf,
    I2CS_RST_OVERRIDEf,
    I2C_DEBUG_MODEf,
    I2C_INTRf,
    I2C_MASTER_SLAVE_MODEf,
    ICC_BIT_CPUf,
    ICC_BIT_FP_PXf,
    ICC_BIT_FP_PYf,
    ICC_BIT_LP_PXf,
    ICC_BIT_LP_PYf,
    ICC_BIT_MPf,
    ICFG_PCGf,
    ICFG_PSGf,
    ICFIf,
    ICFI_0_MAPPINGf,
    ICFI_1_MAPPINGf,
    ICID_127_96f,
    ICID_159_128f,
    ICID_191_160f,
    ICID_223_192f,
    ICID_255_224f,
    ICID_31_0f,
    ICID_63_32f,
    ICID_95_64f,
    ICMP_FRAG_PKTS_ENABLEf,
    ICMP_REDIRECT_TOCPUf,
    ICMP_V4_PING_SIZE_ENABLEf,
    ICMP_V6_PING_SIZE_ENABLEf,
    ICONTROL_OPCODE_BITMAP_LVMf,
    ICONTROL_OPCODE_BITMAP_PARITY_ENf,
    ICONTROL_OPCODE_BITMAP_TMf,
    IDDQf,
    IDLE_GAPf,
    IEEE_802_1AS_ENABLEf,
    IEEE_802_1_Pf,
    IEEE_802_1_PRI_MAP_ENABLEf,
    IFP_ACTIONSv_CLASS_IDf,
    IFP_ACTIONSv_HG_LEARN_OVERRIDEf,
    IFP_ACTIONSv_INTF_NUMf,
    IFP_ACTIONSv_L3_UC_DA_DISABLEf,
    IFP_ACTIONSv_L3_UC_SA_DISABLEf,
    IFP_ACTIONSv_L3_UC_TTL_DISABLEf,
    IFP_ACTIONSv_L3_UC_VLAN_DISABLEf,
    IFP_ACTIONSv_MAC_ADDRESSf,
    IFP_ACTIONSv_RESERVED_0f,
    IFP_ACTIONSv_VNTAGf,
    IFP_ACTIONSv_VNTAG_ACTIONf,
    IFP_BUS_PARITY_ENf,
    IFP_BUS_PARITY_FORCE_ERRORf,
    IFP_BYPASSf,
    IFP_KEY_CONTROLf,
    IFP_KEY_SEL_CLASS_IDf,
    IFP_L2_TUNNEL_PAYLOAD_FIELD_SELf,
    IFP_LOGICAL_TABLE_SELECT_PARITY_ENf,
    IFP_MC_COSf,
    IFP_PCGf,
    IFP_PSGf,
    IFP_REDIRECTION_PROFILE_LVMf,
    IFP_REDIRECTION_PROFILE_PARITY_ENf,
    IFP_REDIRECTION_PROFILE_TMf,
    IFP_RQE_Q_NUMf,
    IFP_SLICE_ENABLEf,
    IFP_SLICE_LOOKUP_ENABLEf,
    IFP_SLICE_MODEf,
    IFP_UC_COSf,
    IFWD_BUS_CORRUPT_ENf,
    IFWD_BUS_PAR_ENf,
    IFWD_LATENCY_MODEf,
    IFWD_PCGf,
    IFWD_PSGf,
    IFWD_TO_ISW1_PT_HWY_FORCE_ERRORf,
    IFWD_TO_ISW1_PT_HWY_LVMf,
    IFWD_TO_ISW1_PT_HWY_PARITY_ENf,
    IFWD_TO_ISW1_PT_HWY_TMf,
    IF_ECCP_INf,
    IF_ECCP_OUTf,
    IF_ECC_CORRECTEDf,
    IF_ECC_CORRUPTf,
    IF_ECC_DISABLEf,
    IF_ECC_ERROR_ADDRf,
    IF_ECC_ERROR_EVf,
    IF_ECC_UNCORRECTABLEf,
    IF_MEM_TMf,
    IGMP_ENABLEf,
    IGMP_PKTS_UNICAST_IGNOREf,
    IGMP_QUERY_FWD_ACTIONf,
    IGMP_QUERY_TO_CPUf,
    IGMP_REP_LEAVE_FWD_ACTIONf,
    IGMP_REP_LEAVE_TO_CPUf,
    IGMP_UNKNOWN_MSG_FWD_ACTIONf,
    IGMP_UNKNOWN_MSG_TO_CPUf,
    IGNORE_HG_HDR_DONOT_LEARNf,
    IGNORE_HG_HDR_HDR_EXT_LENf,
    IGNORE_HG_HDR_LAG_FAILOVERf,
    IGNORE_HG_LAG_FAILOVERf,
    IGNORE_MY_MODIDf,
    IGNORE_PFC_OFF_PKT_DISCARDf,
    IGNORE_PFC_XOFFf,
    IGNORE_PPD0_PRESERVE_QOSf,
    IGNORE_PPD2_PRESERVE_QOSf,
    IGNORE_PPD3_PRESERVE_QOSf,
    IGNORE_UDP_CHECKSUMf,
    IINTFf,
    IMIRROR_BITMAP_PARITY_ENf,
    IM_MODEf,
    INCOMING_TAG_STATUSf,
    INCREMENT_ECN_COUNTERf,
    INCR_NOADDf,
    INCR_SHIFTf,
    INGRESS_PACKET_BUFFER_FORCE_ERRORf,
    INGRESS_RBRIDGE_EQ_EGRESS_RBRIDGE_DROPf,
    ING_1588_INGRESS_CTRL_LVMf,
    ING_1588_INGRESS_CTRL_PARITY_ENf,
    ING_1588_INGRESS_CTRL_TMf,
    ING_ACTIVE_L3_IIF_PROFILE_PAR_ENf,
    ING_ACTIVE_L3_IIF_PROFILE_TMf,
    ING_ACTIVE_L3_IIF_TMf,
    ING_BASEf,
    ING_DNAT_ADDRESS_TYPE_PAR_ENf,
    ING_DVP_2_PARITY_ENf,
    ING_DVP_TABLE_PAR_ENf,
    ING_DVP_TABLE_TMf,
    ING_ECCP_ENf,
    ING_ECN_COUNTER_PARITY_ENf,
    ING_EGRMSKBMAP_LVMf,
    ING_EGRMSKBMAP_PARITY_ENf,
    ING_EGRMSKBMAP_TMf,
    ING_ENf,
    ING_ETAG_PCP_MAPPING_PARITY_ENf,
    ING_ETAG_PCP_MAPPING_TMf,
    ING_FLEX_CTR_PKT_PRI_MAP_LVMf,
    ING_FLEX_CTR_PKT_PRI_MAP_PARITY_ENf,
    ING_FLEX_CTR_PKT_PRI_MAP_TMf,
    ING_FLEX_CTR_PKT_RES_MAP_LVMf,
    ING_FLEX_CTR_PKT_RES_MAP_PARITY_ENf,
    ING_FLEX_CTR_PKT_RES_MAP_TMf,
    ING_FLEX_CTR_PORT_MAP_LVMf,
    ING_FLEX_CTR_PORT_MAP_PARITY_ENf,
    ING_FLEX_CTR_PORT_MAP_TMf,
    ING_FLEX_CTR_PRI_CNG_MAP_PARITY_ENf,
    ING_FLEX_CTR_PRI_CNG_MAP_TMf,
    ING_FLEX_CTR_TOS_MAP_LVMf,
    ING_FLEX_CTR_TOS_MAP_PARITY_ENf,
    ING_FLEX_CTR_TOS_MAP_TMf,
    ING_HIGIG_TRUNK_OVERRIDE_PROFILE_LVMf,
    ING_HIGIG_TRUNK_OVERRIDE_PROFILE_PARITY_ENf,
    ING_HIGIG_TRUNK_OVERRIDE_PROFILE_TMf,
    ING_ITAG_ACTIONf,
    ING_L3_NEXT_HOP_COMMON_LVMf,
    ING_L3_NEXT_HOP_COMMON_TMf,
    ING_L3_NEXT_HOP_FWD_ONLY_LVMf,
    ING_L3_NEXT_HOP_FWD_ONLY_TMf,
    ING_L3_NEXT_HOP_PARITY_ENf,
    ING_MAP_ENf,
    ING_MIRROR_ENABLEf,
    ING_MISC_PORT_CONFIG_PARITY_ENf,
    ING_MOD_MAP_IDf,
    ING_MOD_MAP_PARITY_ENf,
    ING_MOD_MAP_RAM_TMf,
    ING_MPLS_EXP_MAPPING_PAR_ENf,
    ING_MPLS_EXP_MAPPING_TMf,
    ING_NIV_RX_FRAMES_ERROR_DROP_PARITY_ENf,
    ING_NIV_RX_FRAMES_FORWARDING_DROP_PARITY_ENf,
    ING_NIV_RX_FRAMES_VLAN_TAGGED_PARITY_ENf,
    ING_OTAG_ACTIONf,
    ING_OUTER_DOT1P_MAPPING_TABLE_PAR_ENf,
    ING_OUTER_DOT1P_MAPPING_TABLE_TMf,
    ING_PORT_BITMAPf,
    ING_PORT_BITMAP_P0f,
    ING_PORT_BITMAP_P1f,
    ING_PORT_BITMAP_P2f,
    ING_PORT_BITMAP_P3f,
    ING_PORT_ENf,
    ING_PORT_NUMf,
    ING_PORT_NUM_MASKf,
    ING_PRI_CNG_MAP_LVMf,
    ING_PRI_CNG_MAP_PARITY_ENf,
    ING_PRI_CNG_MAP_TMf,
    ING_PWE_TERM_SEQNUM_ISOf,
    ING_PWE_TERM_SEQNUM_LVMf,
    ING_PWE_TERM_SEQNUM_PDAf,
    ING_PWE_TERM_SEQNUM_TMf,
    ING_PW_TERM_SEQ_NUM_PARITY_ENf,
    ING_SERVICE_PRI_MAP_PARITY_ENf,
    ING_SNAT_DATA_ONLY_LVMf,
    ING_SNAT_DATA_ONLY_PARITY_ENf,
    ING_SNAT_DATA_ONLY_TMf,
    ING_SNAT_ONLY_LVMf,
    ING_SNAT_ONLY_TMf,
    ING_SPf,
    ING_SP_STf,
    ING_TMf,
    ING_TRILL_ADJACENCY_PAR_ENf,
    ING_TRILL_ADJACENCY_TMf,
    ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_PARITY_ENf,
    ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_PARITY_ENf,
    ING_TRILL_RX_PKTS_PARITY_ENf,
    ING_UNTAGGED_PHB_PARITY_ENf,
    ING_VLAN_TAG_ACTION_PROFILE_PARITY_ENf,
    ING_VLAN_TAG_ACTION_PROFILE_TMf,
    ING_VP_VLAN_MEMBERSHIP_LVMf,
    ING_VP_VLAN_MEMBERSHIP_PAR_ENf,
    ING_VP_VLAN_MEMBERSHIP_TMf,
    INITBUF_BANK_SEL_ENf,
    INITBUF_ECC_ENf,
    INITBUF_LVMf,
    INITBUF_TMf,
    INITIALIZEf,
    INITIAL_COPY_COUNTf,
    INITIAL_CRCf,
    INITIAL_ING_L3_NEXT_HOP_LVMf,
    INITIAL_ING_L3_NEXT_HOP_PARITY_ENf,
    INITIAL_ING_L3_NEXT_HOP_TMf,
    INITIAL_L3_ECMP_0_LVMf,
    INITIAL_L3_ECMP_0_TMf,
    INITIAL_L3_ECMP_1_LVMf,
    INITIAL_L3_ECMP_1_TMf,
    INITIAL_L3_ECMP_GROUP_0_LVMf,
    INITIAL_L3_ECMP_GROUP_0_TMf,
    INITIAL_L3_ECMP_GROUP_1_LVMf,
    INITIAL_L3_ECMP_GROUP_1_TMf,
    INITIAL_L3_ECMP_GROUP_PARITY_ENf,
    INITIAL_L3_ECMP_PARITY_ENf,
    INITIAL_PROT_NHI_LVMf,
    INITIAL_PROT_NHI_TABLE_PARITY_ENf,
    INITIAL_PROT_NHI_TMf,
    INITIATEf,
    INIT_CREDITf,
    INIT_DONEf,
    INIT_MEMf,
    INIT_VALf,
    INJECT_1BIT_ECC_ERROR_IN_DATABUFf,
    INJECT_1BIT_ECC_ERROR_IN_DMARDf,
    INJECT_1BIT_ECC_ERROR_IN_MHDRBUFf,
    INJECT_1BIT_ECC_ERROR_IN_SBUSRDf,
    INJECT_1BIT_ECC_ERROR_IN_STATUSBUFf,
    INJECT_2BIT_ECC_ERROR_IN_DATABUFf,
    INJECT_2BIT_ECC_ERROR_IN_DMARDf,
    INJECT_2BIT_ECC_ERROR_IN_MHDRBUFf,
    INJECT_2BIT_ECC_ERROR_IN_SBUSRDf,
    INJECT_2BIT_ECC_ERROR_IN_STATUSBUFf,
    INNER_CFIf,
    INNER_ECNf,
    INNER_IP_TYPEf,
    INNER_IP_TYPE_MASKf,
    INNER_PRIf,
    INNER_TPIDf,
    INNER_VIDf,
    INNER_VLAN_ACTIONSf,
    INNER_VLAN_RANGE_IDXf,
    INNER_VLAN_TAGf,
    INNER_VLAN_TAG_ENABLEf,
    INPUT_PORT_RX_ENABLEf,
    INPUT_PRIf,
    INPUT_PRI_TAGGEDf,
    INPUT_PRI_UNTAGGEDf,
    INPUT_THRESHOLD_BYPASSf,
    INSERT_CLASS_TAGf,
    INSERT_LEAST_FULL_HALFf,
    INSTRUCTION_TYPEf,
    INSTRUMENTATION_TRIGGERS_ENABLEf,
    INST_SERV_POOL_SIZE_ENf,
    INST_UC_QSIZE_ENf,
    INTCLRf,
    INTENABLEf,
    INTERLEAVE_MODEf,
    INTERNAL_SELf,
    INTERRUPTf,
    INTERRUPT_CLRf,
    INTERRUPT_STATUSf,
    INTERVAL_LENGTHf,
    INTFI_MC_PFC_STf,
    INTFI_UC_PFC_STf,
    INTFO_PARITY_ENf,
    INTRA_DELAYf,
    INTR_0f,
    INTR_1f,
    INTR_COALESCING_CLRf,
    INT_CLRf,
    INT_CNf,
    INT_CTRf,
    INT_DEf,
    INT_EDGEf,
    INT_ENABLEf,
    INT_MSKf,
    INT_MSTATf,
    INT_REV_IDf,
    INT_STATf,
    INT_TYPEf,
    IN_PROFILE_FLAGf,
    IPARS_BUS_PARITY_ENf,
    IPARS_FORCE_ERRORf,
    IPARS_LATENCY_MODEf,
    IPARS_PCGf,
    IPARS_PSGf,
    IPBMf,
    IPBM_INDEXf,
    IPBM_MASKf,
    IPBM_PRESENTf,
    IPBM_SOURCEf,
    IPHDR_ERROR_L3_LOOKUP_ENABLEf,
    IPIPEf,
    IPMCf,
    IPMCERR_TOCPUf,
    IPMCPORTMISS_TOCPUf,
    IPMCV4_ENABLEf,
    IPMCV4_L2_ENABLEf,
    IPMCV6_ENABLEf,
    IPMCV6_L2_ENABLEf,
    IPMC_DO_VLANf,
    IPMC_GROUP_TYPEf,
    IPMC_IND_MODEf,
    IPMC_L3_IIFf,
    IPMC_MASK_LENf,
    IPMC_MISS_AS_L2MCf,
    IPMC_ROUTE_SAME_VLANf,
    IPMC_SRC_PRUNE_DISABLEf,
    IPMC_TTL1_ERR_TOCPUf,
    IPMC_TTL_ERR_TOCPUf,
    IPMC_TTL_ZERO_ONE_ADD_L3_BITMAPf,
    IPRIf,
    IPRI_CFI_SELf,
    IPRI_ICFI_MAPPING_PROFILEf,
    IPRI_ICFI_SELf,
    IPRI_MAPPINGf,
    IPRI_MAPPING_PTRf,
    IPROCf,
    IPROC_RESET_Nf,
    IPSEC_HASH_SELECT_Af,
    IPSEC_HASH_SELECT_Bf,
    IPV4v_DIP_V4f,
    IPV4v_DIP_V4_MASKf,
    IPV4v_SIP_V4f,
    IPV4v_SIP_V4_MASKf,
    IPV4L3_ENABLEf,
    IPV4MCv_CLASS_IDf,
    IPV4MCv_DATA_0f,
    IPV4MCv_DATA_1f,
    IPV4MCv_DST_DISCARDf,
    IPV4MCv_EXPECTED_L3_IIFf,
    IPV4MCv_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV4MCv_FLEX_CTR_OFFSET_MODEf,
    IPV4MCv_FLEX_CTR_POOL_NUMBERf,
    IPV4MCv_GROUP_IP_ADDRf,
    IPV4MCv_HASH_LSBf,
    IPV4MCv_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf,
    IPV4MCv_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf,
    IPV4MCv_KEY_0f,
    IPV4MCv_KEY_1f,
    IPV4MCv_L3MC_INDEXf,
    IPV4MCv_L3_IIFf,
    IPV4MCv_MODULE_IDf,
    IPV4MCv_PORT_NUMf,
    IPV4MCv_PRIf,
    IPV4MCv_RESERVED_0f,
    IPV4MCv_RESERVED_1f,
    IPV4MCv_RPA_IDf,
    IPV4MCv_RPEf,
    IPV4MCv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV4MCv_RSVD_FLEX_CTR_POOL_NUMBERf,
    IPV4MCv_RSVD_L3MC_INDEXf,
    IPV4MCv_RSVD_L3_IIFf,
    IPV4MCv_RSVD_SOURCE_VPf,
    IPV4MCv_SOURCE_IP_ADDRf,
    IPV4MCv_SOURCE_VPf,
    IPV4MCv_SVP_VALIDf,
    IPV4MCv_Tf,
    IPV4MCv_TGIDf,
    IPV4MCv_TRILL_NETWORK_RECEIVERS_PRESENTf,
    IPV4MCv_VLAN_IDf,
    IPV4MCv_VLAN_ID_BIT12f,
    IPV4MCv_VRF_IDf,
    IPV4UCv_BFD_ENABLEf,
    IPV4UCv_CLASS_IDf,
    IPV4UCv_DATAf,
    IPV4UCv_DST_DISCARDf,
    IPV4UCv_ECMPf,
    IPV4UCv_ECMP_PTRf,
    IPV4UCv_HASH_LSBf,
    IPV4UCv_IP_ADDRf,
    IPV4UCv_KEYf,
    IPV4UCv_LOCAL_ADDRESSf,
    IPV4UCv_NEXT_HOP_INDEXf,
    IPV4UCv_PRIf,
    IPV4UCv_RESERVED_104_82f,
    IPV4UCv_RPEf,
    IPV4UCv_RSVD_NEXT_HOP_INDEXf,
    IPV4UCv_VRF_IDf,
    IPV4UC_EXTv_BFD_ENABLEf,
    IPV4UC_EXTv_CLASS_IDf,
    IPV4UC_EXTv_COPY_TO_CPUf,
    IPV4UC_EXTv_DATA_0f,
    IPV4UC_EXTv_DATA_1f,
    IPV4UC_EXTv_DO_NOT_CHANGE_TTLf,
    IPV4UC_EXTv_DST_DISCARDf,
    IPV4UC_EXTv_EH_QUEUE_TAGf,
    IPV4UC_EXTv_EH_TAG_TYPEf,
    IPV4UC_EXTv_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV4UC_EXTv_FLEX_CTR_OFFSET_MODEf,
    IPV4UC_EXTv_FLEX_CTR_POOL_NUMBERf,
    IPV4UC_EXTv_GLPf,
    IPV4UC_EXTv_HASH_LSBf,
    IPV4UC_EXTv_IP_ADDRf,
    IPV4UC_EXTv_KEY_0f,
    IPV4UC_EXTv_L3_INTF_NUMf,
    IPV4UC_EXTv_LOCAL_ADDRESSf,
    IPV4UC_EXTv_MAC_ADDRf,
    IPV4UC_EXTv_MAC_DA_LOWf,
    IPV4UC_EXTv_MAC_DA_OUI_PROFILE_IDf,
    IPV4UC_EXTv_PRIf,
    IPV4UC_EXTv_RESERVED_104_102f,
    IPV4UC_EXTv_RESERVED_209_192f,
    IPV4UC_EXTv_RESERVED_EH_TMf,
    IPV4UC_EXTv_RPEf,
    IPV4UC_EXTv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV4UC_EXTv_RSVD_FLEX_CTR_POOL_NUMBERf,
    IPV4UC_EXTv_SIRIUS_Q_TAGf,
    IPV4UC_EXTv_VNTAG_DST_VIFf,
    IPV4UC_EXTv_VNTAG_ETAG_PROFILE_IDf,
    IPV4UC_EXTv_VRF_IDf,
    IPV4_DF_SELf,
    IPV4_FIELD_BITMAP_Af,
    IPV4_FIELD_BITMAP_Bf,
    IPV4_FIRST_FRAG_CHECK_ENABLEf,
    IPV4_MC_MACDA_CHECK_ENABLEf,
    IPV4_MC_ROUTER_ADV_PKT_FWD_ACTIONf,
    IPV4_MC_ROUTER_ADV_PKT_TO_CPUf,
    IPV4_MULTICAST_TERMINATION_ALLOWEDf,
    IPV4_RESERVED_MC_ADDR_IGMP_ENABLEf,
    IPV4_RESVD_MC_PKT_FWD_ACTIONf,
    IPV4_RESVD_MC_PKT_TO_CPUf,
    IPV4_TCP_UDP_FIELD_BITMAP_Af,
    IPV4_TCP_UDP_FIELD_BITMAP_Bf,
    IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af,
    IPV4_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf,
    IPV4_TERMINATION_ALLOWEDf,
    IPV6v_DIP_V6f,
    IPV6v_DIP_V6_MASKf,
    IPV6v_SIP_V6f,
    IPV6v_SIP_V6_MASKf,
    IPV6L3_ENABLEf,
    IPV6MCv_CLASS_IDf,
    IPV6MCv_DATA_0f,
    IPV6MCv_DATA_1f,
    IPV6MCv_DATA_2f,
    IPV6MCv_DATA_3f,
    IPV6MCv_DST_DISCARDf,
    IPV6MCv_EXPECTED_L3_IIFf,
    IPV6MCv_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV6MCv_FLEX_CTR_OFFSET_MODEf,
    IPV6MCv_FLEX_CTR_POOL_NUMBERf,
    IPV6MCv_GROUP_IP_ADDR_LWR_64f,
    IPV6MCv_GROUP_IP_ADDR_UPR_56f,
    IPV6MCv_HASH_LSBf,
    IPV6MCv_IPMC_EXPECTED_L3_IIF_MISMATCH_DROPf,
    IPV6MCv_IPMC_EXPECTED_L3_IIF_MISMATCH_TOCPUf,
    IPV6MCv_IPV6_SIP_LINK_LOCAL_DROPf,
    IPV6MCv_KEY_0f,
    IPV6MCv_KEY_1f,
    IPV6MCv_KEY_2f,
    IPV6MCv_KEY_3f,
    IPV6MCv_L3MC_INDEXf,
    IPV6MCv_L3_IIFf,
    IPV6MCv_MODULE_IDf,
    IPV6MCv_PORT_NUMf,
    IPV6MCv_PRIf,
    IPV6MCv_RESERVED_0f,
    IPV6MCv_RESERVED_1f,
    IPV6MCv_RESERVED_2f,
    IPV6MCv_RESERVED_3f,
    IPV6MCv_RPA_IDf,
    IPV6MCv_RPEf,
    IPV6MCv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV6MCv_RSVD_FLEX_CTR_POOL_NUMBERf,
    IPV6MCv_RSVD_L3MC_INDEXf,
    IPV6MCv_RSVD_L3_IIFf,
    IPV6MCv_RSVD_SOURCE_VPf,
    IPV6MCv_SOURCE_IP_ADDR_LWR_64f,
    IPV6MCv_SOURCE_IP_ADDR_UPR_64f,
    IPV6MCv_SOURCE_VPf,
    IPV6MCv_SVP_VALIDf,
    IPV6MCv_Tf,
    IPV6MCv_TGIDf,
    IPV6MCv_TRILL_NETWORK_RECEIVERS_PRESENTf,
    IPV6MCv_VLAN_IDf,
    IPV6MCv_VLAN_ID_BIT12f,
    IPV6MCv_VRF_IDf,
    IPV6UCv_BFD_ENABLEf,
    IPV6UCv_CLASS_IDf,
    IPV6UCv_DATA_0f,
    IPV6UCv_DATA_1f,
    IPV6UCv_DST_DISCARDf,
    IPV6UCv_ECMPf,
    IPV6UCv_ECMP_PTRf,
    IPV6UCv_HASH_LSBf,
    IPV6UCv_IP_ADDR_LWR_64f,
    IPV6UCv_IP_ADDR_UPR_64f,
    IPV6UCv_KEY_0f,
    IPV6UCv_KEY_1f,
    IPV6UCv_LOCAL_ADDRESSf,
    IPV6UCv_NEXT_HOP_INDEXf,
    IPV6UCv_PRIf,
    IPV6UCv_RESERVED_0f,
    IPV6UCv_RESERVED_1f,
    IPV6UCv_RPEf,
    IPV6UCv_RSVD_NEXT_HOP_INDEXf,
    IPV6UCv_VRF_IDf,
    IPV6UC_EXTv_BFD_ENABLEf,
    IPV6UC_EXTv_CLASS_IDf,
    IPV6UC_EXTv_COPY_TO_CPUf,
    IPV6UC_EXTv_DATA_1f,
    IPV6UC_EXTv_DATA_2f,
    IPV6UC_EXTv_DATA_3f,
    IPV6UC_EXTv_DO_NOT_CHANGE_TTLf,
    IPV6UC_EXTv_DST_DISCARDf,
    IPV6UC_EXTv_EH_QUEUE_TAGf,
    IPV6UC_EXTv_EH_TAG_TYPEf,
    IPV6UC_EXTv_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV6UC_EXTv_FLEX_CTR_OFFSET_MODEf,
    IPV6UC_EXTv_FLEX_CTR_POOL_NUMBERf,
    IPV6UC_EXTv_GLPf,
    IPV6UC_EXTv_HASH_LSBf,
    IPV6UC_EXTv_IP_ADDR_LWR_64f,
    IPV6UC_EXTv_IP_ADDR_UPR_64f,
    IPV6UC_EXTv_KEY_0f,
    IPV6UC_EXTv_KEY_1f,
    IPV6UC_EXTv_L3_INTF_NUMf,
    IPV6UC_EXTv_LOCAL_ADDRESSf,
    IPV6UC_EXTv_MAC_ADDRf,
    IPV6UC_EXTv_MAC_DA_LOWf,
    IPV6UC_EXTv_MAC_DA_OUI_PROFILE_IDf,
    IPV6UC_EXTv_PRIf,
    IPV6UC_EXTv_RESERVED_104_82f,
    IPV6UC_EXTv_RESERVED_209_192f,
    IPV6UC_EXTv_RESERVED_314_313f,
    IPV6UC_EXTv_RESERVED_419_342f,
    IPV6UC_EXTv_RESERVED_EH_TMf,
    IPV6UC_EXTv_RPEf,
    IPV6UC_EXTv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    IPV6UC_EXTv_RSVD_FLEX_CTR_POOL_NUMBERf,
    IPV6UC_EXTv_SIRIUS_Q_TAGf,
    IPV6UC_EXTv_VNTAG_DST_VIFf,
    IPV6UC_EXTv_VNTAG_ETAG_PROFILE_IDf,
    IPV6UC_EXTv_VRF_IDf,
    IPV6_COLLAPSED_ADDR_SELECT_Af,
    IPV6_COLLAPSED_ADDR_SELECT_Bf,
    IPV6_DF_SELf,
    IPV6_FIELD_BITMAP_Af,
    IPV6_FIELD_BITMAP_Bf,
    IPV6_MC_MACDA_CHECK_ENABLEf,
    IPV6_MC_ROUTER_ADV_PKT_FWD_ACTIONf,
    IPV6_MC_ROUTER_ADV_PKT_TO_CPUf,
    IPV6_MIN_FRAG_SIZE_ENABLEf,
    IPV6_MULTICAST_TERMINATION_ALLOWEDf,
    IPV6_PREFIXf,
    IPV6_RESERVED_MC_ADDR_MLD_ENABLEf,
    IPV6_RESVD_MC_PKT_FWD_ACTIONf,
    IPV6_RESVD_MC_PKT_TO_CPUf,
    IPV6_ROUTING_HEADER_TYPE_0_DROPf,
    IPV6_SIP_AND_DIP_LINK_LOCAL_DO_NOT_DROPf,
    IPV6_SIP_LINK_LOCAL_DROPf,
    IPV6_TCP_UDP_FIELD_BITMAP_Af,
    IPV6_TCP_UDP_FIELD_BITMAP_Bf,
    IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Af,
    IPV6_TCP_UDP_SRC_EQ_DST_FIELD_BITMAP_Bf,
    IPV6_TERMINATION_ALLOWEDf,
    IPV6_UNUSED_1f,
    IP_ADDRf,
    IP_ADDR0f,
    IP_ADDR0_LWRf,
    IP_ADDR0_UPRf,
    IP_ADDR1f,
    IP_ADDR1_LWRf,
    IP_ADDR1_UPRf,
    IP_ADDRESSf,
    IP_ADDRESS_0f,
    IP_ADDRESS_1f,
    IP_ADDRESS_MASKf,
    IP_ADDR_MASKf,
    IP_ADDR_MASK0f,
    IP_ADDR_MASK0_LWRf,
    IP_ADDR_MASK0_UPRf,
    IP_ADDR_MASK1f,
    IP_ADDR_MASK1_LWRf,
    IP_ADDR_MASK1_UPRf,
    IP_COUNTERS_PARITY_ENf,
    IP_FIRST_FRAG_CHECK_ENABLEf,
    IP_INTF_CREDITSf,
    IP_LENGTHf,
    IP_LENGTH0f,
    IP_LENGTH1f,
    IP_MULTICAST_TCAM_TMf,
    IP_OPTION_CONTROL_PROFILE_TABLE_PAR_ENf,
    IP_OPTION_CONTROL_PROFILE_TABLE_TMf,
    IP_OPTION_PROFILE_INDEXf,
    IP_PROTOf,
    IP_PROTO_MASKf,
    IP_ROUTEDf,
    IROSC_ENf,
    IROSC_SELf,
    IRQ_ENf,
    IRSEL1_BUS_PARITY_ENf,
    IRSEL1_BUS_PARITY_FORCE_ERRORf,
    IRSEL1_LATENCY_MODEf,
    IRSEL1_PCGf,
    IRSEL1_PSGf,
    IRSEL2_BUS_PARITY_ENf,
    IRSEL2_BUS_PARITY_FORCE_ERRORf,
    IRSEL2_LATENCY_MODEf,
    IRSEL2_PCGf,
    IRSEL2_PSGf,
    ISC_HG_STATS_LVMf,
    ISC_HG_STATS_TMf,
    ISC_IP_STATS_MEM0_LVMf,
    ISC_IP_STATS_MEM0_TMf,
    ISC_IP_STATS_MEM1_LVMf,
    ISC_IP_STATS_MEM1_TMf,
    ISC_STATS_0_LVMf,
    ISC_STATS_0_TMf,
    ISC_STATS_1_LVMf,
    ISC_STATS_1_TMf,
    ISC_STATS_2_LVMf,
    ISC_STATS_2_TMf,
    ISOf,
    ISO_INf,
    ISTRUNKf,
    ISTRUNK0f,
    ISTRUNK1f,
    ISW1_BUS_PARITY_ENf,
    ISW1_BUS_PARITY_FORCE_ERRORf,
    ISW1_PCGf,
    ISW1_PSGf,
    ISW1_TO_ISW2_PT_HWY_FORCE_ERRORf,
    ISW1_TO_ISW2_PT_HWY_LVMf,
    ISW1_TO_ISW2_PT_HWY_PARITY_ENf,
    ISW1_TO_ISW2_PT_HWY_TMf,
    ISW2_BUS_PARITY_ENf,
    ISW2_BUS_PARITY_FORCE_ERRORf,
    ISW2_LATENCY_MODEf,
    ISW2_PCGf,
    ISW2_PSGf,
    IS_MC_T2OQ_PORT0f,
    IS_MC_T2OQ_PORT1f,
    IS_MEM_INITf,
    IS_S2_STANDBY_STATUSf,
    IS_TDM_ECC_ENf,
    IS_TDM_ERR1_RPT_ENf,
    ITENf,
    ITU_MODE_SELf,
    IVIDf,
    IVID_ABSENT_ACTIONf,
    IVID_PRESENT_ACTIONf,
    IVID_VALIDf,
    IVP_BYPASSf,
    IVP_PCGf,
    IVP_PSGf,
    IVP_TO_ISW1_PT_HWY_FORCE_ERRORf,
    IVP_TO_ISW1_PT_HWY_LVMf,
    IVP_TO_ISW1_PT_HWY_PARITY_ENf,
    IVP_TO_ISW1_PT_HWY_TMf,
    IVXLT_BUS_PARITY_ENf,
    IVXLT_BUS_PARITY_FORCE_ERRORf,
    IVXLT_BYPASSf,
    IVXLT_PCGf,
    IVXLT_PSGf,
    IVXLT_PT_HWY_LVMf,
    IVXLT_PT_HWY_RDTf,
    IVXLT_PT_HWY_TMf,
    IVXLT_PT_HWY_WBTf,
    KAf,
    KEYf,
    KEY0f,
    KEY0_LWRf,
    KEY0_UPRf,
    KEY1f,
    KEY1_LWRf,
    KEY1_UPRf,
    KEYSf,
    KEYS_LWRf,
    KEYS_UPRf,
    KEY_GEN_PROGRAM_PROFILE_INDEXf,
    KEY_MASKf,
    KEY_TYPEf,
    KEY_TYPE_0f,
    KEY_TYPE_1f,
    KEY_TYPE_2f,
    KEY_TYPE_3f,
    KEY_TYPE_MASKf,
    KIf,
    KNOWN_IPMC_ENABLEf,
    KNOWN_IPMC_METER_INDEXf,
    KNOWN_L2MC_ENABLEf,
    KNOWN_L2MC_METER_INDEXf,
    KNOWN_MCAST_BLOCK_MASK_LVMf,
    KNOWN_MCAST_BLOCK_MASK_PARITY_ENf,
    KNOWN_MCAST_BLOCK_MASK_TMf,
    KNOWN_MCAST_MASK_SELf,
    KPf,
    KPPf,
    L0_ACCUM_COMP_MEMf,
    L0_CREDITMEMf,
    L0_WEIGHT_MEMf,
    L1_ACCUM_COMP_MEMf,
    L1_CREDITMEMf,
    L1_E16_SEL_0f,
    L1_E16_SEL_1f,
    L1_E16_SEL_2f,
    L1_E16_SEL_3f,
    L1_E16_SEL_4f,
    L1_E16_SEL_5f,
    L1_E16_SEL_6f,
    L1_E2_SEL_0f,
    L1_E2_SEL_1f,
    L1_E2_SEL_2f,
    L1_E2_SEL_3f,
    L1_E2_SEL_4f,
    L1_E2_SEL_5f,
    L1_E2_SEL_6f,
    L1_E2_SEL_7f,
    L1_E32_SEL_0f,
    L1_E32_SEL_1f,
    L1_E32_SEL_2f,
    L1_E32_SEL_3f,
    L1_E4_SEL_0f,
    L1_E4_SEL_1f,
    L1_E4_SEL_2f,
    L1_E4_SEL_3f,
    L1_E4_SEL_4f,
    L1_E4_SEL_5f,
    L1_E4_SEL_6f,
    L1_E4_SEL_7f,
    L1_E8_SEL_0f,
    L1_E8_SEL_1f,
    L1_E8_SEL_2f,
    L1_E8_SEL_3f,
    L1_E8_SEL_4f,
    L1_E8_SEL_5f,
    L1_E8_SEL_6f,
    L1_RCVD_BKUP_FREQ_SELf,
    L1_RCVD_BKUP_PORT_SELf,
    L1_RCVD_CLK_BKUP_RSTNf,
    L1_RCVD_CLK_RSTNf,
    L1_RCVD_FREQ_SELf,
    L1_RCVD_PORT_SELf,
    L1_RCVD_SW_OVWR_BKUP_VALIDf,
    L1_RCVD_SW_OVWR_ENf,
    L1_RCVD_SW_OVWR_VALIDf,
    L1_WEIGHT_MEMf,
    L2f,
    L2v_ASSOCIATED_DATAf,
    L2v_CLASS_IDf,
    L2v_CPUf,
    L2v_DATAf,
    L2v_DESTINATIONf,
    L2v_DEST_TYPEf,
    L2v_DST_DISCARDf,
    L2v_DUMMY_INDEXf,
    L2v_HASH_LSBf,
    L2v_KEYf,
    L2v_L2MC_PTRf,
    L2v_L3MC_PTRf,
    L2v_MAC_ADDRf,
    L2v_MAC_BLOCK_INDEXf,
    L2v_MODULE_IDf,
    L2v_PENDINGf,
    L2v_PORT_NUMf,
    L2v_PRIf,
    L2v_REMOTE_TRUNKf,
    L2v_RESERVED_68_68f,
    L2v_RPEf,
    L2v_RSVD_VFIf,
    L2v_RSVD_VPGf,
    L2v_SCPf,
    L2v_SRC_DISCARDf,
    L2v_STATIC_BITf,
    L2v_Tf,
    L2v_TGIDf,
    L2v_TRILL_NETWORK_RECEIVERS_PRESENTf,
    L2v_VFIf,
    L2v_VLAN_IDf,
    L2v_VPGf,
    L2v_VPG_TYPEf,
    L2DH_ENf,
    L2DST_DISCARDf,
    L2DST_HIT_ENABLEf,
    L2GREv_BC_DROPf,
    L2GREv_CLASS_IDf,
    L2GREv_CNTAG_DELETE_PRI_BITMAPf,
    L2GREv_DELETE_VNTAGf,
    L2GREv_DIPf,
    L2GREv_DISABLE_VLAN_CHECKf,
    L2GREv_DISABLE_VP_PRUNINGf,
    L2GREv_DVP_IS_NETWORK_PORTf,
    L2GREv_ECN_ENCAP_MAPPING_PTRf,
    L2GREv_EH_QUEUE_TAGf,
    L2GREv_EH_TAG_TYPEf,
    L2GREv_EN_EFILTERf,
    L2GREv_FLEX_CTR_BASE_COUNTER_IDXf,
    L2GREv_FLEX_CTR_OFFSET_MODEf,
    L2GREv_FLEX_CTR_POOL_NUMBERf,
    L2GREv_MTU_ENABLEf,
    L2GREv_MTU_VALUEf,
    L2GREv_RESERVED_1f,
    L2GREv_RESERVED_EH_TMf,
    L2GREv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    L2GREv_RSVD_FLEX_CTR_POOL_NUMBERf,
    L2GREv_TUNNEL_INDEXf,
    L2GREv_UMC_DROPf,
    L2GREv_UUC_DROPf,
    L2GREv_VLAN_MEMBERSHIP_PROFILEf,
    L2GRE_DEFAULT_SVP_ENABLEf,
    L2GRE_DIPv_DATAf,
    L2GRE_DIPv_DIPf,
    L2GRE_DIPv_DONOT_CHANGE_INNER_HDR_DSCPf,
    L2GRE_DIPv_EXPECTED_L3_IIFf,
    L2GRE_DIPv_EXPECTED_L3_IIF_MISMATCH_DROPf,
    L2GRE_DIPv_EXPECTED_L3_IIF_MISMATCH_TOCPUf,
    L2GRE_DIPv_FLEX_CTR_BASE_COUNTER_IDXf,
    L2GRE_DIPv_FLEX_CTR_OFFSET_MODEf,
    L2GRE_DIPv_FLEX_CTR_POOL_NUMBERf,
    L2GRE_DIPv_HASH_LSBf,
    L2GRE_DIPv_KEYf,
    L2GRE_DIPv_NETWORK_RECEIVERS_PRESENTf,
    L2GRE_DIPv_PIM_BIDIR_FORWARDf,
    L2GRE_DIPv_RESERVED_0f,
    L2GRE_DIPv_RPA_IDf,
    L2GRE_DIPv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    L2GRE_DIPv_RSVD_FLEX_CTR_POOL_NUMBERf,
    L2GRE_DIPv_USE_OUTER_HEADER_PHBf,
    L2GRE_PAYLOAD_HASH_SELECT_Af,
    L2GRE_PAYLOAD_HASH_SELECT_Bf,
    L2GRE_PAYLOAD_L2_BITMAP_Af,
    L2GRE_PAYLOAD_L2_BITMAP_Bf,
    L2GRE_PAYLOAD_L3_BITMAP_Af,
    L2GRE_PAYLOAD_L3_BITMAP_Bf,
    L2GRE_PAYLOAD_TPID_ENABLEf,
    L2GRE_SIPv_DATAf,
    L2GRE_SIPv_HASH_LSBf,
    L2GRE_SIPv_KEYf,
    L2GRE_SIPv_RESERVED_0f,
    L2GRE_SIPv_RSVD_SVPf,
    L2GRE_SIPv_SIPf,
    L2GRE_SIPv_SVPf,
    L2GRE_SIP_LOOKUP_FAIL_COPY_TOCPUf,
    L2GRE_TERMINATION_ALLOWEDf,
    L2GRE_TUNNEL_GRE_KEY_MASK_Af,
    L2GRE_TUNNEL_GRE_KEY_MASK_Bf,
    L2GRE_TUNNEL_USE_GRE_KEY_Af,
    L2GRE_TUNNEL_USE_GRE_KEY_Bf,
    L2GRE_VFIv_DATAf,
    L2GRE_VFIv_DVPf,
    L2GRE_VFIv_HASH_LSBf,
    L2GRE_VFIv_KEYf,
    L2GRE_VFIv_RESERVED_0f,
    L2GRE_VFIv_RSVD_DVPf,
    L2GRE_VFIv_RSVD_VFIf,
    L2GRE_VFIv_SD_TAG_ACTION_IF_NOT_PRESENTf,
    L2GRE_VFIv_SD_TAG_ACTION_IF_PRESENTf,
    L2GRE_VFIv_SD_TAG_DOT1P_MAPPING_PTRf,
    L2GRE_VFIv_SD_TAG_DOT1P_PRI_SELECTf,
    L2GRE_VFIv_SD_TAG_NEW_CFIf,
    L2GRE_VFIv_SD_TAG_NEW_PRIf,
    L2GRE_VFIv_SD_TAG_REMARK_CFIf,
    L2GRE_VFIv_SD_TAG_TPID_INDEXf,
    L2GRE_VFIv_SD_TAG_VIDf,
    L2GRE_VFIv_VFIf,
    L2GRE_VFIv_VPNIDf,
    L2GRE_VFI_LOOKUP_KEY_TYPEf,
    L2GRE_VPNIDv_DATAf,
    L2GRE_VPNIDv_HASH_LSBf,
    L2GRE_VPNIDv_KEYf,
    L2GRE_VPNIDv_RESERVED_0f,
    L2GRE_VPNIDv_RSVD_VFIf,
    L2GRE_VPNIDv_SIPf,
    L2GRE_VPNIDv_VFIf,
    L2GRE_VPNIDv_VPNIDf,
    L2GRE_VPNID_LOOKUP_FAIL_COPY_TOCPUf,
    L2GRE_VPNID_LOOKUP_KEY_TYPEf,
    L2MC_ECC_ENf,
    L2MC_EN_COR_ERR_RPTf,
    L2MC_LVMf,
    L2MC_MASK_LENf,
    L2MC_TMf,
    L2SRC_DISCARDf,
    L2SRC_STATIC_MOVEf,
    L2_ACCUM_COMP_MEMf,
    L2_AGEf,
    L2_AND_VLAN_MAC_HASH_SELECTf,
    L2_BITMAPf,
    L2_BULK_COMPLETEf,
    L2_CREDITMEMf,
    L2_DELETEf,
    L2_DONEf,
    L2_E16_SEL_0f,
    L2_E16_SEL_1f,
    L2_E16_SEL_2f,
    L2_E16_SEL_3f,
    L2_E16_SEL_4f,
    L2_E16_SEL_5f,
    L2_E16_SEL_6f,
    L2_E16_SEL_7f,
    L2_E16_SEL_8f,
    L2_E16_SEL_9f,
    L2_ENTRYf,
    L2_ENTRY_BANK_2f,
    L2_ENTRY_BANK_3f,
    L2_ENTRY_BANK_4f,
    L2_ENTRY_BANK_5f,
    L2_ENTRY_BANK_CONFIGf,
    L2_ENTRY_ECC_ENf,
    L2_ENTRY_ISS_LPf,
    L2_ENTRY_ISS_LP_ECC_ENf,
    L2_ENTRY_KEY_TYPEf,
    L2_ENTRY_LP_PAR_ENf,
    L2_ETHER_TYPEf,
    L2_ETHER_TYPE_MASKf,
    L2_FIELD_BITMAP_Af,
    L2_FIELD_BITMAP_Bf,
    L2_INSERTf,
    L2_IS_IS_ETHERTYPEf,
    L2_IS_IS_ETHERTYPE_ENABLEf,
    L2_LEARNf,
    L2_LEARN_INSERT_FAILUREf,
    L2_MEMWRf,
    L2_MISS_DROPf,
    L2_MISS_TOCPUf,
    L2_MOD_FIFO_LVM0f,
    L2_MOD_FIFO_NOT_EMPTYf,
    L2_MOD_FIFO_PARITY_ENf,
    L2_MOD_FIFO_RECORDf,
    L2_MOD_FIFO_TM0f,
    L2_NON_UCAST_DROPf,
    L2_NON_UCAST_TOCPUf,
    L2_PFMf,
    L2_PROTOCOL_PKTf,
    L2_PROTOCOL_PKT_DROPf,
    L2_PROTOCOL_TO_CPUf,
    L2_SWITCHf,
    L2_TAG_STATUSf,
    L2_TAG_STATUS_MASKf,
    L2_TYPEf,
    L2_TYPE_MASKf,
    L3f,
    L3v_CLASS_IDf,
    L3v_DVPf,
    L3v_DVP_VALIDf,
    L3v_ETAG_DEf,
    L3v_ETAG_DOT1P_MAPPING_PTRf,
    L3v_ETAG_PCPf,
    L3v_ETAG_PCP_DE_SOURCEf,
    L3v_FLEX_CTR_BASE_COUNTER_IDXf,
    L3v_FLEX_CTR_OFFSET_MODEf,
    L3v_FLEX_CTR_POOL_NUMBERf,
    L3v_HG_HDR_SELf,
    L3v_HG_VNTAG_MODIFY_ENABLEf,
    L3v_INTF_NUMf,
    L3v_L3_UC_DA_DISABLEf,
    L3v_L3_UC_SA_DISABLEf,
    L3v_L3_UC_TTL_DISABLEf,
    L3v_L3_UC_VLAN_DISABLEf,
    L3v_MAC_ADDRESSf,
    L3v_OVIDf,
    L3v_RSVD_DVPf,
    L3v_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    L3v_RSVD_FLEX_CTR_POOL_NUMBERf,
    L3v_VNTAG_ACTIONSf,
    L3v_VNTAG_DST_VIFf,
    L3v_VNTAG_FORCE_Lf,
    L3v_VNTAG_Pf,
    L3IIF_URPF_SELECTf,
    L3MCv_DVPf,
    L3MCv_DVP_VALIDf,
    L3MCv_ETAG_DEf,
    L3MCv_ETAG_DOT1P_MAPPING_PTRf,
    L3MCv_ETAG_PCPf,
    L3MCv_ETAG_PCP_DE_SOURCEf,
    L3MCv_FLEX_CTR_BASE_COUNTER_IDXf,
    L3MCv_FLEX_CTR_OFFSET_MODEf,
    L3MCv_FLEX_CTR_POOL_NUMBERf,
    L3MCv_HG_HDR_SELf,
    L3MCv_INTF_NUMf,
    L3MCv_L2_CLASS_IDf,
    L3MCv_L2_DROPf,
    L3MCv_L2_MC_DA_DISABLEf,
    L3MCv_L2_MC_SA_DISABLEf,
    L3MCv_L2_MC_VLAN_DISABLEf,
    L3MCv_L3MC_USE_CONFIGURED_MACf,
    L3MCv_L3_CLASS_IDf,
    L3MCv_L3_DROPf,
    L3MCv_L3_MC_DA_DISABLEf,
    L3MCv_L3_MC_SA_DISABLEf,
    L3MCv_L3_MC_TTL_DISABLEf,
    L3MCv_L3_MC_VLAN_DISABLEf,
    L3MCv_MAC_ADDRESSf,
    L3MCv_RESERVED_0f,
    L3MCv_RSVD_DVPf,
    L3MCv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    L3MCv_RSVD_FLEX_CTR_POOL_NUMBERf,
    L3MCv_VNTAG_ACTIONSf,
    L3MCv_VNTAG_DST_VIFf,
    L3MCv_VNTAG_FORCE_Lf,
    L3MCv_VNTAG_Pf,
    L3MC_INDEXf,
    L3MC_PORT_AGG_IDf,
    L3ONLYf,
    L3SH_ENf,
    L3SRC_HIT_ENABLEf,
    L3SW_CHANGE_L2_SETf,
    L3SW_CHANGE_L2_SET_ENABLEf,
    L3UC_TTL1_ERR_TOCPUf,
    L3UC_TTL_ERR_TOCPUf,
    L3_BITMAPf,
    L3_DEFIP_ALPMf,
    L3_DEFIP_ALPM_ECC_ENf,
    L3_DEFIP_AUX_PARITY_ENf,
    L3_DEFIP_DATA_PARITY_ENf,
    L3_DONEf,
    L3_E1_SEL_0f,
    L3_E1_SEL_1f,
    L3_E2_SEL_0f,
    L3_E2_SEL_1f,
    L3_E2_SEL_2f,
    L3_E2_SEL_3f,
    L3_E2_SEL_4f,
    L3_E4_SEL_0f,
    L3_E4_SEL_1f,
    L3_E4_SEL_10f,
    L3_E4_SEL_11f,
    L3_E4_SEL_12f,
    L3_E4_SEL_13f,
    L3_E4_SEL_14f,
    L3_E4_SEL_15f,
    L3_E4_SEL_16f,
    L3_E4_SEL_17f,
    L3_E4_SEL_18f,
    L3_E4_SEL_19f,
    L3_E4_SEL_2f,
    L3_E4_SEL_20f,
    L3_E4_SEL_3f,
    L3_E4_SEL_4f,
    L3_E4_SEL_5f,
    L3_E4_SEL_6f,
    L3_E4_SEL_7f,
    L3_E4_SEL_8f,
    L3_E4_SEL_9f,
    L3_ECMP_0_LVMf,
    L3_ECMP_0_TMf,
    L3_ECMP_1_LVMf,
    L3_ECMP_1_TMf,
    L3_ECMP_GROUP_DST_0_LVMf,
    L3_ECMP_GROUP_DST_0_TMf,
    L3_ECMP_GROUP_DST_1_LVMf,
    L3_ECMP_GROUP_DST_1_TMf,
    L3_ECMP_GROUP_PARITY_ENf,
    L3_ECMP_GROUP_RRLB_CNT_0_LVMf,
    L3_ECMP_GROUP_RRLB_CNT_0_TMf,
    L3_ECMP_GROUP_RRLB_CNT_1_LVMf,
    L3_ECMP_GROUP_RRLB_CNT_1_TMf,
    L3_ECMP_GROUP_RRLB_CNT_PARITY_ENf,
    L3_ECMP_GROUP_SRC_0_LVMf,
    L3_ECMP_GROUP_SRC_0_TMf,
    L3_ECMP_GROUP_SRC_1_LVMf,
    L3_ECMP_GROUP_SRC_1_TMf,
    L3_ECMP_PARITY_ENf,
    L3_ENTRYf,
    L3_ENTRY_BANK_4f,
    L3_ENTRY_BANK_5f,
    L3_ENTRY_BANK_6f,
    L3_ENTRY_BANK_7f,
    L3_ENTRY_BANK_CONFIGf,
    L3_ENTRY_ECC_ENf,
    L3_ENTRY_HIT_ISOf,
    L3_ENTRY_HIT_LVMf,
    L3_ENTRY_HIT_PDAf,
    L3_ENTRY_HIT_TMf,
    L3_ENTRY_ISS_LPf,
    L3_ENTRY_ISS_LP_ECC_ENf,
    L3_ENTRY_LP_PAR_ENf,
    L3_FIELDSf,
    L3_FIELDS_MASKf,
    L3_HASH_SELECTf,
    L3_IIFf,
    L3_IIF_PAR_ENf,
    L3_IIF_PROFILE_INDEXf,
    L3_IIF_PROFILE_PAR_ENf,
    L3_IIF_PROFILE_TMf,
    L3_IIF_TMf,
    L3_IIF_TM0D0f,
    L3_INITIAL_COPY_COUNTf,
    L3_IPMC_1_LVMf,
    L3_IPMC_1_PARITY_ENf,
    L3_IPMC_1_TMf,
    L3_IPMC_ECC_ENf,
    L3_IPMC_EN_COR_ERR_RPTf,
    L3_IPMC_LVMf,
    L3_IPMC_REMAP_LVMf,
    L3_IPMC_REMAP_PARITY_ENf,
    L3_IPMC_REMAP_TMf,
    L3_IPMC_TMf,
    L3_IPV4_PFMf,
    L3_IPV6_PFMf,
    L3_LASTf,
    L3_MTU_FAIL_TOCPUf,
    L3_MTU_VALUES_LVMf,
    L3_MTU_VALUES_PARITY_ENf,
    L3_MTU_VALUES_TMf,
    L3_NUM_REPSf,
    L3_OIFf,
    L3_OIF_0f,
    L3_OIF_0_TYPEf,
    L3_OIF_1f,
    L3_OIF_1_TYPEf,
    L3_OIF_2f,
    L3_OIF_2_TYPEf,
    L3_OIF_3f,
    L3_OIF_3_TYPEf,
    L3_OIF_4f,
    L3_OIF_4_TYPEf,
    L3_OIF_5f,
    L3_OIF_5_TYPEf,
    L3_OIF_6f,
    L3_OIF_6_TYPEf,
    L3_OIF_7f,
    L3_OIF_7_TYPEf,
    L3_OVERRIDE_IPMC_DO_VLANf,
    L3_PAYLOADf,
    L3_SLOWPATH_TOCPUf,
    L3_START_DONEf,
    L3_TUNNEL_RAM_0_TMf,
    L3_TUNNEL_RAM_1_TMf,
    L3_TUNNEL_RAM_PARITY_ENf,
    L3_TYPEf,
    L3_TYPE_MASKf,
    L4_DATAf,
    L4_DATA_MASKf,
    L4_DEST_PORTf,
    L4_DEST_PORT_MASKf,
    L4_DST_PORTf,
    L4_PORT_OR_PREFIX_0f,
    L4_PORT_OR_PREFIX_1f,
    L4_SRC_PORTf,
    L4_SRC_PORT_MASKf,
    L4_VALIDf,
    L4_VALID_MASKf,
    LABELf,
    LAGLUPf,
    LAGLUPDf,
    LAG_FAILOVERf,
    LAG_FAILOVER_ENf,
    LAG_FAILOVER_LOOPBACKf,
    LAG_RES_ENf,
    LAST_COPYf,
    LBID_RTAGf,
    LBPORTf,
    LBP_CTRL_BUFFER_LVMf,
    LBP_CTRL_BUFFER_TMf,
    LBP_ECC_BUFFER_LVMf,
    LBP_ECC_BUFFER_RDTf,
    LBP_ECC_BUFFER_TMf,
    LBP_ECC_BUFFER_WBTf,
    LBP_ECC_ENf,
    LBP_ENf,
    LBP_RESETf,
    LBP_THRESHOLDf,
    LB_CONTROLS_SETf,
    LB_CONTROLS_SET_ENABLEf,
    LB_CPU_RATIOf,
    LB_MODEf,
    LB_OPP_ENf,
    LB_PACKET_PROFILE_CHANGEf,
    LB_PACKET_PROFILE_NEWf,
    LB_PP_PORT_CHANGEf,
    LB_PP_PORT_NEWf,
    LB_SPACINGf,
    LB_SRC_MODID_CHANGEf,
    LB_SRC_MODID_NEWf,
    LB_SRC_PORT_CHANGEf,
    LB_SRC_PORT_NEWf,
    LB_SRC_TYPE_CHANGEf,
    LB_SRC_TYPE_NEWf,
    LB_TYPE_CHANGEf,
    LB_TYPE_NEWf,
    LC_BOOSTf,
    LDOf,
    LDO_CTRLf,
    LEARN_DISABLEf,
    LEARN_FIFO_LVM0f,
    LEARN_FIFO_TM0f,
    LEARN_VIDf,
    LEDCLK_HALF_PERIODf,
    LEDUP_ENf,
    LEDUP_INITIALISINGf,
    LEDUP_RUNNINGf,
    LEDUP_SCAN_INTRA_PORT_DELAYf,
    LEDUP_SCAN_START_DELAYf,
    LEGACYv_ASSOCIATED_DATAf,
    LEGACYv_CLASS_IDf,
    LEGACYv_CNTAG_DELETE_PRI_BITMAPf,
    LEGACYv_CPUf,
    LEGACYv_DATAf,
    LEGACYv_DELETE_VNTAGf,
    LEGACYv_DESTINATIONf,
    LEGACYv_DESTINATION_1f,
    LEGACYv_DEST_TYPEf,
    LEGACYv_DEST_TYPE_1f,
    LEGACYv_DISABLE_VLAN_CHECKf,
    LEGACYv_DISABLE_VP_PRUNINGf,
    LEGACYv_DST_DISCARDf,
    LEGACYv_DUMMY_INDEXf,
    LEGACYv_DUMMY_VLAN_IDf,
    LEGACYv_EGRESS_RBRIDGE_NICKNAMEf,
    LEGACYv_EN_EFILTERf,
    LEGACYv_FLEX_CTR_BASE_COUNTER_IDXf,
    LEGACYv_FLEX_CTR_OFFSET_MODEf,
    LEGACYv_FLEX_CTR_POOL_NUMBERf,
    LEGACYv_HG_ADD_SYS_RSVD_VIDf,
    LEGACYv_HG_CHANGE_DESTINATIONf,
    LEGACYv_HG_HDR_SELf,
    LEGACYv_HG_L3_OVERRIDEf,
    LEGACYv_HG_LEARN_OVERRIDEf,
    LEGACYv_HOPCOUNTf,
    LEGACYv_INTF_NUMf,
    LEGACYv_IVIDf,
    LEGACYv_KEYf,
    LEGACYv_L2MC_PTRf,
    LEGACYv_MAC_ADDRf,
    LEGACYv_MAC_ADDRESSf,
    LEGACYv_MAC_BLOCK_INDEXf,
    LEGACYv_MODULE_IDf,
    LEGACYv_MODULE_ID_1f,
    LEGACYv_MTU_ENABLEf,
    LEGACYv_MTU_VALUEf,
    LEGACYv_OVIDf,
    LEGACYv_PENDINGf,
    LEGACYv_PORT_NUMf,
    LEGACYv_PORT_NUM_1f,
    LEGACYv_PRIf,
    LEGACYv_REMOTE_TRUNKf,
    LEGACYv_REMOTE_TRUNK_1f,
    LEGACYv_RESERVED_0f,
    LEGACYv_RESERVED_1f,
    LEGACYv_RESERVED_2f,
    LEGACYv_RESERVED_68f,
    LEGACYv_RESERVED_69f,
    LEGACYv_RPEf,
    LEGACYv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    LEGACYv_RSVD_FLEX_CTR_POOL_NUMBERf,
    LEGACYv_RSVD_VFIf,
    LEGACYv_RSVD_VPGf,
    LEGACYv_RSVD_VPG_1f,
    LEGACYv_SCPf,
    LEGACYv_SRC_DISCARDf,
    LEGACYv_STATIC_BITf,
    LEGACYv_Tf,
    LEGACYv_TGIDf,
    LEGACYv_TGID_1f,
    LEGACYv_TRILL_NETWORK_RECEIVERS_PRESENTf,
    LEGACYv_T_1f,
    LEGACYv_VFIf,
    LEGACYv_VLAN_IDf,
    LEGACYv_VLAN_MEMBERSHIP_PROFILEf,
    LEGACYv_VPGf,
    LEGACYv_VPG_1f,
    LEGACYv_VPG_TYPEf,
    LEGACYv_VPG_TYPE_1f,
    LENGTHf,
    LENGTH_TYPEf,
    LEVELf,
    LIMITf,
    LIMIT_ENABLEf,
    LIMIT_RED_CELLf,
    LIMIT_YELLOW_CELLf,
    LINK_CRC_ERRORf,
    LINK_DELAYf,
    LINK_INTERRUPTION_DISABLEf,
    LINK_INTERRUPTION_STATUSf,
    LINK_STATUSf,
    LINK_STATUS_CHANGEf,
    LINK_STATUS_SELECTf,
    LINK_STATUS_UPf,
    LINK_STATUS_UPDATE_ENABLEf,
    LIST_PTRf,
    LLf,
    LLCf,
    LLFC_CRC_IGNOREf,
    LLFC_CUT_THROUGH_MODEf,
    LLFC_IMGf,
    LLFC_IN_IPG_ONLYf,
    LLFC_XOFF_TIMEf,
    LMAC0_MATCHf,
    LMAC1_MATCHf,
    LOAD_DATAf,
    LOCAL_FAULTf,
    LOCAL_FAULT_DISABLEf,
    LOCAL_FAULT_STATUSf,
    LOCAL_LPBKf,
    LOCAL_LPBK_LEAK_ENBf,
    LOCAL_SAf,
    LOCAL_SA_0f,
    LOCAL_SA_1f,
    LOCAL_SA_2f,
    LOCAL_SA_3f,
    LOCAL_SW_DISABLE_DEFAULT_PBM_LVMf,
    LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_PARITY_ENf,
    LOCAL_SW_DISABLE_DEFAULT_PBM_PARITY_ENf,
    LOCAL_SW_DISABLE_DEFAULT_PBM_TMf,
    LOCAL_SW_DISABLE_HGTRUNK_RES_ENf,
    LOCKf,
    LOGICAL_PARTITION_MAPf,
    LOGICAL_PARTITION_PRIORITY_0f,
    LOGICAL_PARTITION_PRIORITY_1f,
    LOGICAL_PARTITION_PRIORITY_10f,
    LOGICAL_PARTITION_PRIORITY_11f,
    LOGICAL_PARTITION_PRIORITY_2f,
    LOGICAL_PARTITION_PRIORITY_3f,
    LOGICAL_PARTITION_PRIORITY_4f,
    LOGICAL_PARTITION_PRIORITY_5f,
    LOGICAL_PARTITION_PRIORITY_6f,
    LOGICAL_PARTITION_PRIORITY_7f,
    LOGICAL_PARTITION_PRIORITY_8f,
    LOGICAL_PARTITION_PRIORITY_9f,
    LOGICAL_QUEUE_IDf,
    LOGICAL_Q_TRACK_ENABLEf,
    LOGICAL_TABLE_0_ACTION_PRIORITYf,
    LOGICAL_TABLE_0_ENABLEf,
    LOGICAL_TABLE_10_ACTION_PRIORITYf,
    LOGICAL_TABLE_10_ENABLEf,
    LOGICAL_TABLE_11_ACTION_PRIORITYf,
    LOGICAL_TABLE_11_ENABLEf,
    LOGICAL_TABLE_12_ACTION_PRIORITYf,
    LOGICAL_TABLE_12_ENABLEf,
    LOGICAL_TABLE_13_ACTION_PRIORITYf,
    LOGICAL_TABLE_13_ENABLEf,
    LOGICAL_TABLE_14_ACTION_PRIORITYf,
    LOGICAL_TABLE_14_ENABLEf,
    LOGICAL_TABLE_15_ACTION_PRIORITYf,
    LOGICAL_TABLE_15_ENABLEf,
    LOGICAL_TABLE_16_ACTION_PRIORITYf,
    LOGICAL_TABLE_16_ENABLEf,
    LOGICAL_TABLE_17_ACTION_PRIORITYf,
    LOGICAL_TABLE_17_ENABLEf,
    LOGICAL_TABLE_18_ACTION_PRIORITYf,
    LOGICAL_TABLE_18_ENABLEf,
    LOGICAL_TABLE_19_ACTION_PRIORITYf,
    LOGICAL_TABLE_19_ENABLEf,
    LOGICAL_TABLE_1_ACTION_PRIORITYf,
    LOGICAL_TABLE_1_ENABLEf,
    LOGICAL_TABLE_20_ACTION_PRIORITYf,
    LOGICAL_TABLE_20_ENABLEf,
    LOGICAL_TABLE_21_ACTION_PRIORITYf,
    LOGICAL_TABLE_21_ENABLEf,
    LOGICAL_TABLE_22_ACTION_PRIORITYf,
    LOGICAL_TABLE_22_ENABLEf,
    LOGICAL_TABLE_23_ACTION_PRIORITYf,
    LOGICAL_TABLE_23_ENABLEf,
    LOGICAL_TABLE_24_ACTION_PRIORITYf,
    LOGICAL_TABLE_24_ENABLEf,
    LOGICAL_TABLE_25_ACTION_PRIORITYf,
    LOGICAL_TABLE_25_ENABLEf,
    LOGICAL_TABLE_26_ACTION_PRIORITYf,
    LOGICAL_TABLE_26_ENABLEf,
    LOGICAL_TABLE_27_ACTION_PRIORITYf,
    LOGICAL_TABLE_27_ENABLEf,
    LOGICAL_TABLE_28_ACTION_PRIORITYf,
    LOGICAL_TABLE_28_ENABLEf,
    LOGICAL_TABLE_29_ACTION_PRIORITYf,
    LOGICAL_TABLE_29_ENABLEf,
    LOGICAL_TABLE_2_ACTION_PRIORITYf,
    LOGICAL_TABLE_2_ENABLEf,
    LOGICAL_TABLE_30_ACTION_PRIORITYf,
    LOGICAL_TABLE_30_ENABLEf,
    LOGICAL_TABLE_31_ACTION_PRIORITYf,
    LOGICAL_TABLE_31_ENABLEf,
    LOGICAL_TABLE_3_ACTION_PRIORITYf,
    LOGICAL_TABLE_3_ENABLEf,
    LOGICAL_TABLE_4_ACTION_PRIORITYf,
    LOGICAL_TABLE_4_ENABLEf,
    LOGICAL_TABLE_5_ACTION_PRIORITYf,
    LOGICAL_TABLE_5_ENABLEf,
    LOGICAL_TABLE_6_ACTION_PRIORITYf,
    LOGICAL_TABLE_6_ENABLEf,
    LOGICAL_TABLE_7_ACTION_PRIORITYf,
    LOGICAL_TABLE_7_ENABLEf,
    LOGICAL_TABLE_8_ACTION_PRIORITYf,
    LOGICAL_TABLE_8_ENABLEf,
    LOGICAL_TABLE_9_ACTION_PRIORITYf,
    LOGICAL_TABLE_9_ENABLEf,
    LOGICAL_TABLE_CLASS_IDf,
    LOGICAL_TABLE_IDf,
    LOOKUP_BASEf,
    LOOKUP_ENABLE_SLICE_0f,
    LOOKUP_ENABLE_SLICE_1f,
    LOOKUP_ENABLE_SLICE_2f,
    LOOKUP_ENABLE_SLICE_3f,
    LOOKUP_L2MC_WITH_FID_IDf,
    LOOKUP_MODEf,
    LOOKUP_STATUS_VECTORf,
    LOOKUP_STATUS_VECTOR_MASKf,
    LOOPBACK_PACKET_TYPEf,
    LOOPBACK_PKT_TYPEf,
    LOOPBACK_PKT_TYPE_MASKf,
    LOOPQf,
    LOSSLESS0_COUNTf,
    LOSSLESS0_DISCARDf,
    LOSSLESS0_FC_ENf,
    LOSSLESS0_PRIORITY_PROFILEf,
    LOSSLESS0_XOFFf,
    LOSSLESS0_XONf,
    LOSSLESS1_COUNTf,
    LOSSLESS1_DISCARDf,
    LOSSLESS1_FC_ENf,
    LOSSLESS1_PRIORITY_PROFILEf,
    LOSSLESS1_XOFFf,
    LOSSLESS1_XONf,
    LOSSY_COUNTf,
    LOSSY_DISCARDf,
    LOSSY_LOW_PRIf,
    LOSSY_MINf,
    LOSTf,
    LOWER_BOUNDSf,
    LOW_DURATIONf,
    LPM_MODEf,
    LPORT_PROFILE_IDXf,
    LPORT_TABLEf,
    LPORT_TABLE_ECC_ENf,
    LPORT_TMf,
    LP_1B_ECC_ERR_REPORTf,
    LSB_VLAN_BMf,
    LS_PIMSM_HDRf,
    LVMf,
    LVM_0f,
    LVM_1f,
    LVM_CTRLf,
    LVM_OVRD_CTRLf,
    MAC0_HIf,
    MAC0_LOf,
    MAC1_HIf,
    MAC1_LOf,
    MACv_DATAf,
    MACv_HASH_LSBf,
    MACv_ICFIf,
    MACv_IPRIf,
    MACv_IVIDf,
    MACv_KEYf,
    MACv_MAC_ADDRf,
    MACv_OCFIf,
    MACv_OPRIf,
    MACv_OVIDf,
    MACv_PRIf,
    MACv_RESERVED_0f,
    MACv_RESERVED_IVIDf,
    MACv_RSVD_SVPf,
    MACv_SVPf,
    MACv_SVP_VALIDf,
    MACv_TAG_ACTION_PROFILE_PTRf,
    MACv_VLAN_ACTION_VALIDf,
    MACv_VLAN_IDf,
    MACDA_OUIf,
    MACDA_OUI_PROFILE_ENABLEf,
    MACRO_FLOW_HASH_BYTE_SELf,
    MACRO_FLOW_HASH_FUNC_SELf,
    MACSAf,
    MACSA0f,
    MACSA_ALL_ZERO_DROPf,
    MACSA_EQUALS_MACDA_DROPf,
    MAC_ADDRf,
    MAC_ADDRESSf,
    MAC_ADDR_MASKf,
    MAC_BASED_VID_ENABLEf,
    MAC_BIND_FAILf,
    MAC_BLOCK_MASKf,
    MAC_BLOCK_TABLE_LVMf,
    MAC_BLOCK_TABLE_PARITY_ENf,
    MAC_BLOCK_TABLE_TMf,
    MAC_DA_LOWERf,
    MAC_DA_UPPERf,
    MAC_HIf,
    MAC_IP_BINDv_DATAf,
    MAC_IP_BINDv_HASH_LSBf,
    MAC_IP_BINDv_HPAE_MAC_ADDRf,
    MAC_IP_BINDv_KEYf,
    MAC_IP_BINDv_RESERVED_0f,
    MAC_IP_BINDv_SIPf,
    MAC_IP_BINDv_SRC_MODIDf,
    MAC_IP_BINDv_SRC_PORTf,
    MAC_IP_BINDv_SRC_Tf,
    MAC_IP_BIND_LOOKUP_MISS_DROPf,
    MAC_IP_BIND_LOOKUP_MISS_TOCPUf,
    MAC_LOf,
    MAC_PORTv_DATAf,
    MAC_PORTv_GLPf,
    MAC_PORTv_HASH_LSBf,
    MAC_PORTv_ICFIf,
    MAC_PORTv_IPRIf,
    MAC_PORTv_IVIDf,
    MAC_PORTv_KEYf,
    MAC_PORTv_MAC_ADDRf,
    MAC_PORTv_MODULE_IDf,
    MAC_PORTv_OCFIf,
    MAC_PORTv_OPRIf,
    MAC_PORTv_OVIDf,
    MAC_PORTv_PORT_NUMf,
    MAC_PORTv_PRIf,
    MAC_PORTv_RESERVEDf,
    MAC_PORTv_RESERVED_IVIDf,
    MAC_PORTv_RSVD_SVPf,
    MAC_PORTv_SOURCE_FIELDf,
    MAC_PORTv_SVPf,
    MAC_PORTv_SVP_VALIDf,
    MAC_PORTv_Tf,
    MAC_PORTv_TAG_ACTION_PROFILE_PTRf,
    MAC_PORTv_TGIDf,
    MAC_PORTv_VLAN_ACTION_VALIDf,
    MAC_PORTv_VLAN_IDf,
    MAC_RX_CDC_MEM_ERRf,
    MAC_RX_TS_CDC_MEM_ERRf,
    MAC_TX_CDC_MEM_ERRf,
    MARK_ELIGf,
    MARK_GREENf,
    MARK_REDf,
    MARK_YELLOWf,
    MARTIAN_ADDR_TOCPUf,
    MASKf,
    MASK0f,
    MASK0_LWRf,
    MASK0_UPRf,
    MASK1f,
    MASK1_LWRf,
    MASK1_UPRf,
    MASKEDf,
    MASKSf,
    MASKS_LWRf,
    MASKS_UPRf,
    MASTER_ABORTf,
    MASTER_PECf,
    MASTER_RD_STATUSf,
    MASTER_RTRY_CNTf,
    MASTER_RX_EVENTf,
    MASTER_RX_EVENT_ENf,
    MASTER_RX_FIFO_FLUSHf,
    MASTER_RX_FIFO_FULLf,
    MASTER_RX_FIFO_FULL_ENf,
    MASTER_RX_FIFO_THRESHOLDf,
    MASTER_RX_PKT_COUNTf,
    MASTER_RX_THRESHOLD_HITf,
    MASTER_RX_THRESHOLD_HIT_ENf,
    MASTER_SMBUS_RD_DATAf,
    MASTER_SMBUS_WR_DATAf,
    MASTER_START_BUSYf,
    MASTER_START_BUSY_COMMANDf,
    MASTER_START_BUSY_ENf,
    MASTER_STATUSf,
    MASTER_TX_FIFO_FLUSHf,
    MASTER_TX_UNDERRUNf,
    MASTER_TX_UNDERRUN_ENf,
    MASTER_WR_STATUSf,
    MAST_N_BOOTf,
    MATCHED_RULEf,
    MATCHLOWERf,
    MATCHUPPERf,
    MATCH_ENABLEf,
    MATCH_TYPEf,
    MAXCONFIGf,
    MAX_ADDITION_SIZEf,
    MAX_BISR_LENGHTf,
    MAX_BUCKETf,
    MAX_CELL_LIMITf,
    MAX_CREDITSf,
    MAX_DAC_CODEf,
    MAX_DROP_RATEf,
    MAX_IN_PROFILE_FLAGf,
    MAX_METER_GRANf,
    MAX_NUMBER_OF_ENTRIES_ENCf,
    MAX_OUT_PROFILE_FLAGf,
    MAX_PVT_DATAf,
    MAX_REFRESHf,
    MAX_SRC_PORT_SPEEDf,
    MAX_THDf,
    MAX_THD_SELf,
    MAX_THRESHOLDf,
    MAX_TICK_COUNTf,
    MAX_VALUE_FOR_L2_COPYf,
    MBf,
    MBIST_MODEf,
    MB_A_PARITY_ENf,
    MB_B_PARITY_ENf,
    MCFPf,
    MCFP_COUNTf,
    MCFP_UF_ERRf,
    MCIDXEf,
    MCQDB_Xf,
    MCQDB_X_TMf,
    MCQDB_Yf,
    MCQDB_Y_TMf,
    MCQEf,
    MCQE_FREE_PTR0f,
    MCQE_FREE_PTR1f,
    MCQE_FULL_THRESHOLDf,
    MCQNf,
    MCS_IC_RST_OVERRIDEf,
    MCUC_SP_BST_STAT_IDf,
    MCUC_SP_BST_STAT_TRIGGEREDf,
    MC_BASEf,
    MC_COSf,
    MC_COS1f,
    MC_COS2f,
    MC_COS_BKPf,
    MC_COS_BMPf,
    MC_CPU_Q_BST_STAT_IDf,
    MC_CPU_Q_BST_STAT_TRIGGEREDf,
    MC_ECCP_ENf,
    MC_ENf,
    MC_INDEXf,
    MC_INDEX_ERROR_TOCPUf,
    MC_PORTSP_BST_STAT_IDf,
    MC_PORTSP_BST_STAT_TRIGGEREDf,
    MC_Q_BST_STAT_IDf,
    MC_Q_BST_STAT_TRIGGEREDf,
    MC_SP_BST_STAT_IDf,
    MC_SP_BST_STAT_TRIGGEREDf,
    MC_TMf,
    MDIO_OUT_DELAYf,
    MEMBASEf,
    MEMBER_COUNTf,
    MEMIDX_OFFSETf,
    MEMINDEXf,
    MEMORY_IDf,
    MEMORY_NUMBERf,
    MEMORY_STANDBY_ENABLE_AFEC0f,
    MEMORY_STANDBY_ENABLE_AFEC1f,
    MEMORY_STANDBY_ENABLE_AFEC2f,
    MEMORY_STANDBY_ENABLE_AFEC3f,
    MEMORY_STANDBY_ENABLE_BSPf,
    MEMORY_STANDBY_ENABLE_HIFf,
    MEMORY_STANDBY_ENABLE_LEAPf,
    MEM_ERROR_OCCURREDf,
    MEM_PAR_ERR_CLRf,
    MEM_PAR_ERR_ENf,
    MEM_PAR_ERR_STATf,
    MEM_RESET_COMPLETEf,
    MEM_TYPEf,
    MERGE_ENf,
    MERGE_MODE_ENf,
    METERING_DISABLEf,
    METER_GRANf,
    METER_INDEX_EVENf,
    METER_INDEX_ODDf,
    METER_MODE_MODIFIERf,
    METER_MUX_DATA_STAGING_PARITY_ENf,
    METER_PAIR_MODEf,
    METER_PARITY_ENf,
    METER_SETf,
    METER_SET_ENABLEf,
    METER_SPAREf,
    METER_TEST_EVENf,
    METER_TEST_ODDf,
    METER_UPDATE_EVENf,
    METER_UPDATE_ODDf,
    MH0f,
    MH1f,
    MH2f,
    MH3f,
    MH_INGRESS_TAGGED_SELf,
    MH_PFMf,
    MH_SRC_PID_ENABLEf,
    MH_TCf,
    MH_TC_MAP_ENABLEf,
    MIB_RSC0_MEMf,
    MIB_RSC0_MEM_EN_COR_ERR_RPTf,
    MIB_RSC1_MEMf,
    MIB_RSC1_MEM_EN_COR_ERR_RPTf,
    MIB_RSC_DATA_HI_LVMf,
    MIB_RSC_DATA_HI_TMf,
    MIB_RSC_DATA_LO_LVMf,
    MIB_RSC_DATA_LO_TMf,
    MIB_RSC_MEM_ENf,
    MIB_RX_MEM_ERRf,
    MIB_TSC0_MEMf,
    MIB_TSC0_MEM_EN_COR_ERR_RPTf,
    MIB_TSC1_MEMf,
    MIB_TSC1_MEM_EN_COR_ERR_RPTf,
    MIB_TSC_DATA_HI_LVMf,
    MIB_TSC_DATA_HI_TMf,
    MIB_TSC_DATA_LO_LVMf,
    MIB_TSC_DATA_LO_TMf,
    MIB_TSC_MEM_ENf,
    MIB_TX_MEM_ERRf,
    MIIM_ADDR_MAP_ENABLEf,
    MIIM_CYCLEf,
    MIIM_FLIP_STATUS_BITf,
    MIIM_LINK_SCAN_ENf,
    MIIM_LINK_STATUS_BIT_POSITIONf,
    MIIM_OPN_DONEf,
    MIIM_OP_DONEf,
    MIIM_PAUSE_SCAN_ENf,
    MIIM_RD_STARTf,
    MIIM_SCAN_BUSYf,
    MIIM_WR_STARTf,
    MIMv_ADD_ISID_TO_MACDAf,
    MIMv_BC_DROPf,
    MIMv_BVIDf,
    MIMv_BVID_VALIDf,
    MIMv_CLASS_IDf,
    MIMv_DELETE_VNTAGf,
    MIMv_DOT1P_MAPPING_PTRf,
    MIMv_DOT1P_PRI_SELECTf,
    MIMv_DVPf,
    MIMv_DVP_IS_NETWORK_PORTf,
    MIMv_FLEX_CTR_BASE_COUNTER_IDXf,
    MIMv_FLEX_CTR_OFFSET_MODEf,
    MIMv_FLEX_CTR_POOL_NUMBERf,
    MIMv_HG_ADD_SYS_RSVD_VIDf,
    MIMv_HG_CHANGE_DESTINATIONf,
    MIMv_HG_HDR_SELf,
    MIMv_HG_L3_OVERRIDEf,
    MIMv_HG_LEARN_OVERRIDEf,
    MIMv_HG_MC_DST_MODIDf,
    MIMv_HG_MC_DST_PORT_NUMf,
    MIMv_HG_MODIFY_ENABLEf,
    MIMv_INTF_NUMf,
    MIMv_ISID_LOOKUP_TYPEf,
    MIMv_MAC_DA_PROFILE_INDEXf,
    MIMv_NEW_CFIf,
    MIMv_NEW_PRIf,
    MIMv_RESERVED_0f,
    MIMv_RESERVED_2f,
    MIMv_RSVD_DVPf,
    MIMv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    MIMv_RSVD_FLEX_CTR_POOL_NUMBERf,
    MIMv_RSVD_MAC_DA_PROFILE_INDEXf,
    MIMv_UMC_DROPf,
    MIMv_UUC_DROPf,
    MIM_ENABLE_DEFAULT_NETWORK_SVPf,
    MIM_ISIDv_DATAf,
    MIM_ISIDv_DOT1P_MAPPING_PTRf,
    MIM_ISIDv_DVPf,
    MIM_ISIDv_FLEX_CTR_BASE_COUNTER_IDXf,
    MIM_ISIDv_FLEX_CTR_OFFSET_MODEf,
    MIM_ISIDv_FLEX_CTR_POOL_NUMBERf,
    MIM_ISIDv_HASH_LSBf,
    MIM_ISIDv_ISIDf,
    MIM_ISIDv_ISID_DOT1P_PRI_SELECTf,
    MIM_ISIDv_KEYf,
    MIM_ISIDv_NEW_CFIf,
    MIM_ISIDv_NEW_PRIf,
    MIM_ISIDv_RESERVED_0f,
    MIM_ISIDv_RESERVED_1f,
    MIM_ISIDv_RSVD_DVPf,
    MIM_ISIDv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    MIM_ISIDv_RSVD_FLEX_CTR_POOL_NUMBERf,
    MIM_ISIDv_RSVD_SVPf,
    MIM_ISIDv_RSVD_VFIf,
    MIM_ISIDv_SD_TAG_ACTION_IF_NOT_PRESENTf,
    MIM_ISIDv_SD_TAG_ACTION_IF_PRESENTf,
    MIM_ISIDv_SD_TAG_DOT1P_PRI_SELECTf,
    MIM_ISIDv_SD_TAG_REMARK_CFIf,
    MIM_ISIDv_SD_TAG_TPID_INDEXf,
    MIM_ISIDv_SD_TAG_VIDf,
    MIM_ISIDv_SVPf,
    MIM_ISIDv_VFIf,
    MIM_MC_PROXY_ENABLEf,
    MIM_MC_TERM_ENABLEf,
    MIM_NVPv_BMACSAf,
    MIM_NVPv_BVIDf,
    MIM_NVPv_DATAf,
    MIM_NVPv_FLEX_CTR_BASE_COUNTER_IDXf,
    MIM_NVPv_FLEX_CTR_OFFSET_MODEf,
    MIM_NVPv_FLEX_CTR_POOL_NUMBERf,
    MIM_NVPv_HASH_LSBf,
    MIM_NVPv_ISID_LOOKUP_TYPEf,
    MIM_NVPv_KEYf,
    MIM_NVPv_MODULE_IDf,
    MIM_NVPv_PORT_NUMf,
    MIM_NVPv_RESERVED_0f,
    MIM_NVPv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    MIM_NVPv_RSVD_FLEX_CTR_POOL_NUMBERf,
    MIM_NVPv_RSVD_SVPf,
    MIM_NVPv_SVPf,
    MIM_NVPv_Tf,
    MIM_NVPv_TGIDf,
    MIM_OUTER_BITMAP_Af,
    MIM_OUTER_BITMAP_Bf,
    MIM_PAYLOAD_BITMAP_Af,
    MIM_PAYLOAD_BITMAP_Bf,
    MIM_PAYLOAD_HASH_SELECT_Af,
    MIM_PAYLOAD_HASH_SELECT_Bf,
    MIM_PAYLOAD_L3_BITMAP_Af,
    MIM_PAYLOAD_L3_BITMAP_Bf,
    MIM_PAYLOAD_TPID_ENABLEf,
    MIM_TERMINATION_ALLOWEDf,
    MIM_TERM_ENABLEf,
    MINCONFIGf,
    MIN_BUCKETf,
    MIN_COUNTf,
    MIN_DAC_CODEf,
    MIN_INCOMING_HOPCOUNTf,
    MIN_IN_PROFILE_FLAGf,
    MIN_LIMITf,
    MIN_METER_GRANf,
    MIN_OUT_PROFILE_FLAGf,
    MIN_PVT_DATAf,
    MIN_REFRESHf,
    MIN_SRC_PORT_SPEEDf,
    MIN_SRC_PORT_XMIT_CNTf,
    MIN_TCPHDR_SIZEf,
    MIN_THDf,
    MIN_THD_SELf,
    MIN_THRESHOLDf,
    MIRRORf,
    MIRROR_COPY_INCR_ENABLEf,
    MIRROR_ENABLEf,
    MIRROR_ENCAP_ENABLEf,
    MIRROR_ENCAP_INDEXf,
    MIRROR_INDEXf,
    MIRROR_INVALID_VLAN_DROPf,
    MIRROR_MASKf,
    MIRROR_OVERRIDE_SETf,
    MIRROR_OVERRIDE_SET_ENABLEf,
    MIRROR_SETf,
    MIRROR_SET_ENABLEf,
    MIRR_COSf,
    MISC_CTRLf,
    MISS_VALID_ADDRESSf,
    MISS_VALID_INTERRUPTf,
    MLD_CHECKS_ENABLEf,
    MLD_ENABLEf,
    MLD_PKTS_UNICAST_IGNOREf,
    MLD_QUERY_FWD_ACTIONf,
    MLD_QUERY_TO_CPUf,
    MLD_REP_DONE_FWD_ACTIONf,
    MLD_REP_DONE_TO_CPUf,
    MLVM_CTRLf,
    MMRP_FWD_ACTIONf,
    MMRP_PKT_TO_CPUf,
    MMU_CCP_MEMf,
    MMU_CCP_RESEQ_MEMf,
    MMU_CELL_LINKf,
    MMU_CONGESTION_EXPERIENCEf,
    MMU_COSf,
    MMU_GLBf,
    MMU_MCFPf,
    MMU_MCQDB_X_Af,
    MMU_MCQDB_X_Bf,
    MMU_MCQDB_Y_Af,
    MMU_MCQDB_Y_Bf,
    MMU_MCQEf,
    MMU_MCQNf,
    MMU_MTRO_BUCKET_L0_MEMf,
    MMU_MTRO_BUCKET_L1_MEMf,
    MMU_MTRO_EGRMETERINGCONFIG_MEMf,
    MMU_MTRO_L0_MEMf,
    MMU_MTRO_L1_MEMf,
    MMU_PDB_Xf,
    MMU_PDB_Yf,
    MMU_PKT_LINKf,
    MMU_REPL_GROUP_INITIAL_COPY_COUNTf,
    MMU_SCf,
    MMU_THDU_BST_PORTf,
    MMU_THDU_BST_QGROUPf,
    MMU_THDU_BST_QUEUEf,
    MMU_THDU_CONFIG_PORTf,
    MMU_THDU_CONFIG_QGROUPf,
    MMU_THDU_CONFIG_QUEUEf,
    MMU_THDU_COUNTER_PORTf,
    MMU_THDU_COUNTER_QGROUPf,
    MMU_THDU_COUNTER_QUEUEf,
    MMU_THDU_OFFSET_QGROUPf,
    MMU_THDU_OFFSET_QUEUEf,
    MMU_THDU_Q_TO_QGRP_MAPf,
    MMU_THDU_RESUME_PORTf,
    MMU_THDU_RESUME_QGROUPf,
    MMU_THDU_RESUME_QUEUEf,
    MMU_UCQDB_Xf,
    MMU_UCQDB_Yf,
    MMU_XPEf,
    MODEf,
    MODE0f,
    MODE0_LWRf,
    MODE0_UPRf,
    MODE1f,
    MODE128v_ACTION_DATAf,
    MODE128v_ACTION_PROFILE_IDf,
    MODE128v_DATAf,
    MODE128v_EXACT_MATCH_CLASS_IDf,
    MODE128v_HASH_LSBf,
    MODE128v_KEY_0f,
    MODE128v_KEY_0_ONLYf,
    MODE128v_KEY_1f,
    MODE128v_KEY_1_ONLYf,
    MODE128v_QOS_PROFILE_IDf,
    MODE160v_ACTION_DATAf,
    MODE160v_ACTION_PROFILE_IDf,
    MODE160v_DATAf,
    MODE160v_EXACT_MATCH_CLASS_IDf,
    MODE160v_HASH_LSBf,
    MODE160v_KEY_0f,
    MODE160v_KEY_0_ONLYf,
    MODE160v_KEY_1f,
    MODE160v_KEY_1_ONLYf,
    MODE160v_QOS_PROFILE_IDf,
    MODE1_LWRf,
    MODE1_UPRf,
    MODE320v_ACTION_DATAf,
    MODE320v_ACTION_PROFILE_IDf,
    MODE320v_DATAf,
    MODE320v_EXACT_MATCH_CLASS_IDf,
    MODE320v_HASH_LSBf,
    MODE320v_KEY_0f,
    MODE320v_KEY_0_ONLYf,
    MODE320v_KEY_1f,
    MODE320v_KEY_1_ONLYf,
    MODE320v_KEY_2f,
    MODE320v_KEY_2_ONLYf,
    MODE320v_KEY_3f,
    MODE320v_KEY_3_ONLYf,
    MODE320v_QOS_PROFILE_IDf,
    MODE_1_BITMAPf,
    MODE_400f,
    MODE_BITf,
    MODE_MASKf,
    MODE_MASK0f,
    MODE_MASK0_LWRf,
    MODE_MASK0_UPRf,
    MODE_MASK1f,
    MODE_MASK1_LWRf,
    MODE_MASK1_UPRf,
    MODIDf,
    MODID0f,
    MODID1f,
    MODIFY_L4_PORT_OR_PREFIX_0f,
    MODIFY_L4_PORT_OR_PREFIX_1f,
    MODIFY_SRC_OR_DST_0f,
    MODIFY_SRC_OR_DST_1f,
    MODPORT_MAP_INDEX_UPPERf,
    MODPORT_MAP_M0_LVMf,
    MODPORT_MAP_M0_TMf,
    MODPORT_MAP_M1_LVMf,
    MODPORT_MAP_M1_PARITY_ENf,
    MODPORT_MAP_M1_TMf,
    MODPORT_MAP_M2_LVMf,
    MODPORT_MAP_M2_PARITY_ENf,
    MODPORT_MAP_M2_TMf,
    MODPORT_MAP_M3_LVMf,
    MODPORT_MAP_M3_PARITY_ENf,
    MODPORT_MAP_M3_TMf,
    MODPORT_MAP_MIRROR_PARITY_ENf,
    MODPORT_MAP_SW_LVMf,
    MODPORT_MAP_SW_PARITY_ENf,
    MODPORT_MAP_SW_TMf,
    MODULE0f,
    MODULE1f,
    MODULE2f,
    MODULE3f,
    MODULE4f,
    MODULE5f,
    MODULE6f,
    MODULE7f,
    MODULEID_OFFSETf,
    MODULE_HEADERf,
    MODULE_IDf,
    MODULE_ID_0f,
    MODULE_ID_1f,
    MODULE_ID_2f,
    MODULE_ID_3f,
    MODULE_ID_4f,
    MODULE_ID_5f,
    MODULE_ID_6f,
    MODULE_ID_7f,
    MODULE_ID_MASKf,
    MOD_Af,
    MOD_Bf,
    MOD_Cf,
    MOD_Df,
    MOD_MAPf,
    MOD_MAP_PARITY_ENf,
    MOD_MAP_TMf,
    MOP_POLICYf,
    MOP_POLICY_1Af,
    MOP_POLICY_1Bf,
    MOP_THRESHOLDf,
    MOP_VALIDf,
    MPB_DATAf,
    MPLSv_BC_DROPf,
    MPLSv_BFD_ENABLEf,
    MPLSv_CLASS_IDf,
    MPLSv_CW_CHECK_CTRLf,
    MPLSv_DATAf,
    MPLSv_DECAP_USE_EXP_FOR_INNERf,
    MPLSv_DECAP_USE_EXP_FOR_PRIf,
    MPLSv_DECAP_USE_TTLf,
    MPLSv_DELETE_VNTAGf,
    MPLSv_DO_NOT_CHANGE_PAYLOAD_DSCPf,
    MPLSv_DVPf,
    MPLSv_DVP_IS_NETWORK_PORTf,
    MPLSv_ECMP_PTRf,
    MPLSv_EXP_MAPPING_PTRf,
    MPLSv_FLEX_CTR_BASE_COUNTER_IDXf,
    MPLSv_FLEX_CTR_OFFSET_MODEf,
    MPLSv_FLEX_CTR_POOL_NUMBERf,
    MPLSv_HASH_LSBf,
    MPLSv_HG_ADD_SYS_RSVD_VIDf,
    MPLSv_HG_CHANGE_DESTINATIONf,
    MPLSv_HG_HDR_SELf,
    MPLSv_HG_L3_OVERRIDEf,
    MPLSv_HG_LEARN_OVERRIDEf,
    MPLSv_HG_MC_DST_MODIDf,
    MPLSv_HG_MC_DST_PORT_NUMf,
    MPLSv_HG_MODIFY_ENABLEf,
    MPLSv_INTF_NUMf,
    MPLSv_KEYf,
    MPLSv_L3_IIFf,
    MPLSv_MAC_DA_PROFILE_INDEXf,
    MPLSv_MODULE_IDf,
    MPLSv_MPLS_ACTION_IF_BOSf,
    MPLSv_MPLS_ACTION_IF_NOT_BOSf,
    MPLSv_MPLS_LABELf,
    MPLSv_NEW_PRIf,
    MPLSv_NEXT_HOP_INDEXf,
    MPLSv_PORT_NUMf,
    MPLSv_PW_CC_TYPEf,
    MPLSv_PW_INIT_NUMf,
    MPLSv_PW_TERM_NUMf,
    MPLSv_PW_TERM_NUM_VALIDf,
    MPLSv_RESERVEDf,
    MPLSv_RESERVED_0f,
    MPLSv_RESERVED_2f,
    MPLSv_RSVD_DVPf,
    MPLSv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    MPLSv_RSVD_FLEX_CTR_POOL_NUMBERf,
    MPLSv_RSVD_MAC_DA_PROFILE_INDEXf,
    MPLSv_RSVD_NEXT_HOP_INDEXf,
    MPLSv_RSVD_SOURCE_VPf,
    MPLSv_SOURCE_VPf,
    MPLSv_Tf,
    MPLSv_TGIDf,
    MPLSv_UMC_DROPf,
    MPLSv_UUC_DROPf,
    MPLSv_V4_ENABLEf,
    MPLSv_V6_ENABLEf,
    MPLSv_VC_AND_SWAP_INDEXf,
    MPLS_ENABLEf,
    MPLS_ENTRYf,
    MPLS_ENTRY_0f,
    MPLS_ENTRY_1f,
    MPLS_ENTRY_2f,
    MPLS_ENTRY_3f,
    MPLS_ENTRY_ECC_ENf,
    MPLS_EXPf,
    MPLS_EXP_0f,
    MPLS_EXP_1f,
    MPLS_EXP_2f,
    MPLS_EXP_3f,
    MPLS_EXP_MAPPING_PTRf,
    MPLS_EXP_MAPPING_PTR_0f,
    MPLS_EXP_MAPPING_PTR_1f,
    MPLS_EXP_MAPPING_PTR_2f,
    MPLS_EXP_MAPPING_PTR_3f,
    MPLS_EXP_SELECTf,
    MPLS_EXP_SELECT_0f,
    MPLS_EXP_SELECT_1f,
    MPLS_EXP_SELECT_2f,
    MPLS_EXP_SELECT_3f,
    MPLS_GAL_EXPOSED_TO_CPUf,
    MPLS_ILLEGAL_RSVD_LABEL_TO_CPUf,
    MPLS_INVALID_ACTIONf,
    MPLS_INVALID_PAYLOADf,
    MPLS_L2_PAYLOAD_BITMAP_Af,
    MPLS_L2_PAYLOAD_BITMAP_Bf,
    MPLS_L2_PAYLOAD_L3_BITMAP_Af,
    MPLS_L2_PAYLOAD_L3_BITMAP_Bf,
    MPLS_L3_PAYLOAD_BITMAP_Af,
    MPLS_L3_PAYLOAD_BITMAP_Bf,
    MPLS_LABELf,
    MPLS_LABEL_0f,
    MPLS_LABEL_1f,
    MPLS_LABEL_2f,
    MPLS_LABEL_3f,
    MPLS_LABEL_ACTIONf,
    MPLS_LABEL_MISSf,
    MPLS_OUTER_BITMAP_Af,
    MPLS_OUTER_BITMAP_Bf,
    MPLS_PAYLOAD_HASH_SELECT_Af,
    MPLS_PAYLOAD_HASH_SELECT_Bf,
    MPLS_PUSH_ACTION_0f,
    MPLS_PUSH_ACTION_1f,
    MPLS_PUSH_ACTION_2f,
    MPLS_PUSH_ACTION_3f,
    MPLS_RAL_EXPOSED_TO_CPUf,
    MPLS_SEQ_NUM_FAIL_TOCPUf,
    MPLS_STAGEf,
    MPLS_TERMINATION_ALLOWEDf,
    MPLS_TTLf,
    MPLS_TTL_0f,
    MPLS_TTL_1f,
    MPLS_TTL_2f,
    MPLS_TTL_3f,
    MPLS_TTL_CHECK_FAILf,
    MPLS_TUNNEL_INDEXf,
    MPLS_UNKNOWN_ACH_TYPE_TO_CPUf,
    MPLS_UNKNOWN_ACH_VERSION_TOCPUf,
    MPLS_UNUSED_0f,
    MPLS_UNUSED_1f,
    MPLS_UNUSED_2f,
    MR0f,
    MR0_DONEf,
    MR1f,
    MR1_DONEf,
    MR2f,
    MR2_DONEf,
    MR3f,
    MR3_DONEf,
    MRDT_ENABLEf,
    MSB_VLANf,
    MSG_DONEf,
    MSG_FAIL_CNT_ENf,
    MSG_REGf,
    MSG_STARTf,
    MSI_ADDR_SELf,
    MSI_PACING_DELAYf,
    MSI_PACING_DELAY_GRANULARITYf,
    MSTRf,
    MS_PIMSM_HDRf,
    MTP0f,
    MTP1f,
    MTP2f,
    MTP3f,
    MTP_0f,
    MTP_1f,
    MTP_2f,
    MTP_3f,
    MTP_DST_MODIDf,
    MTP_DST_PORTf,
    MTP_INDEXf,
    MTP_INDEX0f,
    MTP_INDEX1f,
    MTP_INDEX2f,
    MTP_INDEX3f,
    MTP_TYPEf,
    MTRO_PARITY_ENf,
    MTUERRf,
    MTU_ENABLEf,
    MTU_SIZEf,
    MULTIPLEf,
    MULTIPLE_ERRf,
    MULTIPLE_SBUS_CMD_SPACINGf,
    MULTIWIDE_MODEf,
    MUX_OUT_SELf,
    MUX_TEST_SELf,
    MY_MODIDf,
    MY_STATION_HITf,
    MY_STATION_HIT_MASKf,
    MY_STATION_TCAM_DATA_ONLY_PAR_ENf,
    MY_STATION_TCAM_DATA_ONLY_TMf,
    MY_STATION_TCAM_ENTRY_ONLY_TMf,
    M_ENABLEf,
    M_INIT_CEN_ROSCf,
    M_INIT_POW_WDOGf,
    M_INIT_PVT_MNTRf,
    M_INIT_RMT_ROSCf,
    NACKf,
    NACK_FATALf,
    NATv_BFD_ENABLEf,
    NATv_CLASS_IDf,
    NATv_DATA_0f,
    NATv_DATA_1f,
    NATv_DST_DISCARDf,
    NATv_ECMPf,
    NATv_ECMP_PTRf,
    NATv_HASH_LSBf,
    NATv_IP_ADDRf,
    NATv_IP_PROTOf,
    NATv_KEY_0f,
    NATv_L4_DEST_PORTf,
    NATv_L4_VALIDf,
    NATv_LOCAL_ADDRESSf,
    NATv_NEXT_HOP_INDEXf,
    NATv_PACKET_EDIT_ENTRY_SELf,
    NATv_PACKET_EDIT_IDXf,
    NATv_PRIf,
    NATv_RESERVED_0f,
    NATv_RESERVED_1f,
    NATv_RPEf,
    NATv_RSVD_NEXT_HOP_INDEXf,
    NATv_VRF_IDf,
    NAT_ENABLEf,
    NAT_FRAGMENTS_COPY_TOCPUf,
    NAT_OTHER_COPY_TOCPUf,
    NAT_OVERRIDE_SETf,
    NAT_OVERRIDE_SET_ENABLEf,
    NAT_PACKET_EDIT_ENTRY_SELf,
    NAT_PACKET_EDIT_IDXf,
    NAT_REALM_CROSSING_ICMP_COPY_TOCPUf,
    NAT_SETf,
    NAT_SET_ENABLEf,
    NAT_TYPE_NAPTf,
    NDIV_FRACf,
    NDIV_INTf,
    NDIV_RELOCKf,
    ND_PKT_DROPf,
    ND_PKT_TO_CPUf,
    NETWORK_PORTf,
    NEWQPf,
    NEW_CFIf,
    NEW_CFI_0f,
    NEW_CFI_1f,
    NEW_CFI_2f,
    NEW_CFI_3f,
    NEW_CNGf,
    NEW_DOT1Pf,
    NEW_INNER_CFIf,
    NEW_INNER_DOT1Pf,
    NEW_INNER_VLANf,
    NEW_INT_PRIf,
    NEW_INT_PRIORITYf,
    NEW_OUTER_CFIf,
    NEW_OUTER_DOT1Pf,
    NEW_OUTER_VLANf,
    NEW_PRIf,
    NEW_PRI_0f,
    NEW_PRI_1f,
    NEW_PRI_2f,
    NEW_PRI_3f,
    NEXTPTRf,
    NEXT_CELL_EOPf,
    NEXT_CELL_PTRf,
    NEXT_CELL_PURGEDf,
    NEXT_HOP_INDEXf,
    NEXT_HOP_INDEX0f,
    NEXT_HOP_INDEX1f,
    NEXT_HOP_INDEX_0f,
    NEXT_HOP_INDEX_1f,
    NEXT_HOP_INDEX_2f,
    NEXT_HOP_INDEX_3f,
    NEXT_PKT_PTRf,
    NEXT_PKT_SCPf,
    NEXT_PKT_SHORT_SCPf,
    NHOP_ECMP_GROUPf,
    NH_OFFSETf,
    NIC_SMB_ADDR0f,
    NIC_SMB_ADDR1f,
    NIC_SMB_ADDR2f,
    NIC_SMB_ADDR3f,
    NIP_L3ERR_TOCPUf,
    NIV_ERROR_DROP_LVMf,
    NIV_ERROR_DROP_TMf,
    NIV_FORWARDING_DROP_LVMf,
    NIV_FORWARDING_DROP_TMf,
    NIV_FORWARDING_DROP_TOCPUf,
    NIV_NAMESPACEf,
    NIV_PRUNE_ENABLEf,
    NIV_RPF_CHECK_ENABLEf,
    NIV_RPF_CHECK_FAIL_TOCPUf,
    NIV_UPLINK_PORTf,
    NIV_VIF_IDf,
    NIV_VIF_LOOKUP_ENABLEf,
    NIV_VLAN_TAGGED_LVMf,
    NIV_VLAN_TAGGED_TMf,
    NONRESPONSIVE_GREEN_DROP_THDf,
    NONRESPONSIVE_RED_DROP_THDf,
    NONRESPONSIVE_YELLOW_DROP_THDf,
    NONSTATICMOVE_TOCPUf,
    NONUCAST_TRUNK_BLOCK_MASK_LVMf,
    NONUCAST_TRUNK_BLOCK_MASK_PARITY_ENf,
    NONUCAST_TRUNK_BLOCK_MASK_TMf,
    NON_REPAIRABLE_ADDRESSf,
    NON_REPAIRABLE_INTERRUPTf,
    NON_RESPONSIVE_DEFAULT_INT_CNf,
    NON_SBUSf,
    NON_UC_EM_MTP_INDEXf,
    NON_UC_EM_MTP_INDEX0f,
    NON_UC_EM_MTP_INDEX1f,
    NON_UC_EM_MTP_INDEX2f,
    NON_UC_EM_MTP_INDEX3f,
    NON_UC_TRUNK_HASH_DST_ENABLEf,
    NON_UC_TRUNK_HASH_MOD_PORT_ENABLEf,
    NON_UC_TRUNK_HASH_SRC_ENABLEf,
    NON_UC_TRUNK_HASH_USE_RTAG7f,
    NORMALIZE_L2f,
    NORMALIZE_L3_L4f,
    NO_ADDR_BEATf,
    NO_EOPf,
    NO_SOM_FOR_CRC_LLFCf,
    NO_SOP_FOR_CRC_HGf,
    NO_UC_SW_COPYf,
    NSf,
    NS_TIMEf,
    NS_VALUEf,
    NUMBER_OF_FREE_ENTRIESf,
    NUMBER_OF_ZONESf,
    NUM_CE_PER_PIPEf,
    NUM_ENTRIESf,
    NUM_NO_DEVf,
    NUM_OF_ENTRIESf,
    NUM_QCN_CNM_RECEIVED_PARITY_ENf,
    NUM_TOTAL_REPSf,
    NUM_X_REPSf,
    NUM_Y_REPSf,
    OAM_LM_COUNTERS_PARITY_ENf,
    OBM_MON_PAR_ENf,
    OBM_RESETf,
    OB_PRIORITYf,
    OCFIf,
    OFFSETf,
    OFFSET0_OB_PRIORITYf,
    OFFSET10_OB_PRIORITYf,
    OFFSET11_OB_PRIORITYf,
    OFFSET12_OB_PRIORITYf,
    OFFSET13_OB_PRIORITYf,
    OFFSET14_OB_PRIORITYf,
    OFFSET15_OB_PRIORITYf,
    OFFSET1_OB_PRIORITYf,
    OFFSET2_OB_PRIORITYf,
    OFFSET3_OB_PRIORITYf,
    OFFSET4_OB_PRIORITYf,
    OFFSET5_OB_PRIORITYf,
    OFFSET6_OB_PRIORITYf,
    OFFSET7_OB_PRIORITYf,
    OFFSET8_OB_PRIORITYf,
    OFFSET9_OB_PRIORITYf,
    OFFSET_ECMPf,
    OFFSET_ECMP_LEVEL2f,
    OFFSET_ECMP_LEVEL2_RANDOM_LBf,
    OFFSET_ECMP_RANDOM_LBf,
    OFFSET_ENTROPY_LABELf,
    OFFSET_HG_TRUNKf,
    OFFSET_HG_TRUNK_FAILOVERf,
    OFFSET_HG_TRUNK_NONUCf,
    OFFSET_HG_TRUNK_UCf,
    OFFSET_L2GRE_ECMPf,
    OFFSET_L2GRE_ECMP_LEVEL2f,
    OFFSET_LBID_NONUCf,
    OFFSET_LBID_OR_ENTROPY_LABELf,
    OFFSET_LBID_UCf,
    OFFSET_MPLS_ECMPf,
    OFFSET_PLFSf,
    OFFSET_QGROUP_TMf,
    OFFSET_QUEUE_TMf,
    OFFSET_RANDOM_LBf,
    OFFSET_RH_ECMPf,
    OFFSET_TRILL_ECMPf,
    OFFSET_TRILL_ECMP_LEVEL2f,
    OFFSET_TRUNKf,
    OFFSET_TRUNK_NONUCf,
    OFFSET_TRUNK_RANDOM_LBf,
    OFFSET_TRUNK_UCf,
    OFFSET_VPLAGf,
    OFFSET_VPLAG_LEVEL2f,
    OFFSET_VXLAN_ECMPf,
    OFFSET_VXLAN_ECMP_LEVEL2f,
    ONESHOTf,
    ONE_SECOND_TIMERf,
    ONE_SHOTf,
    ONE_STEP_1588_ING_UPDATE_DONEf,
    OOBFC_CH_BASEf,
    OOBFC_CH_ENf,
    OOBFC_TEST_ENf,
    OOBIF_IDf,
    OOBSTAT_QLIST_MEM_TMf,
    OOB_IO_HYS_EN_CTRLf,
    OOB_IO_IND_CTRLf,
    OOB_IO_SEL0_CTRLf,
    OOB_IO_SEL1_CTRLf,
    OOB_IO_SEL2_CTRLf,
    OOB_IO_SRC_CTRLf,
    OOPf,
    OPCODEf,
    OPERATIONf,
    OPP1_PORT_ENf,
    OPP1_SPACINGf,
    OPP2_PORT_ENf,
    OPP2_SPACINGf,
    OPP_OVR_SUB_ENf,
    OPP_STRICT_PRIf,
    OPRIf,
    OPRI_CFI_SELf,
    OPRI_MAPPING_PTRf,
    OPRI_OCFI_MAPPING_PROFILEf,
    OPRI_OCFI_SELf,
    OP_CODEf,
    OSC_0_SELf,
    OSC_1_SELf,
    OSC_CNT_DONEf,
    OSC_CNT_RSTBf,
    OSC_CNT_STARTf,
    OSC_CNT_VALUEf,
    OSC_ENABLEf,
    OSC_PW_ENf,
    OSC_SELf,
    OSC_TEST_MODE_ENf,
    OSTS_TIMER_DISABLEf,
    OS_SLT_LMTf,
    OTAG_VPTAGf,
    OTAG_VPTAG_SELf,
    OTP_TO_CMICM_PCIE_MAX_LINK_SPEEDf,
    OTP_TO_CMICM_PCIE_MAX_LINK_WIDTHf,
    OUTER_CFIf,
    OUTER_ECNf,
    OUTER_IP_TYPEf,
    OUTER_IP_TYPE_MASKf,
    OUTER_PRIf,
    OUTER_PRI_CFI_MAPPING_PTRf,
    OUTER_TPIDf,
    OUTER_TPID_ENABLEf,
    OUTER_TPID_INDEXf,
    OUTER_TPID_SELf,
    OUTER_TPID_VERIFYf,
    OUTER_VIDf,
    OUTER_VLAN_ACTIONSf,
    OUTER_VLAN_RANGE_IDXf,
    OUTER_VLAN_TAGf,
    OUTER_VLAN_TAG_ENABLEf,
    OUTPUT_ENABLEf,
    OUTPUT_PORT_RX_ENABLEf,
    OUTPUT_PORT_RX_ENABLE0f,
    OUTPUT_THRESHOLD_BYPASSf,
    OUTSTANDING_MMU_REQUESTSf,
    OUTSTANDING_PORT_REQUESTSf,
    OUT_ENABLEf,
    OUT_PROFILE_FLAGf,
    OVERFLOW_UNDERFLOW_ERRORf,
    OVERRIDE_AVSf,
    OVERSUBf,
    OVER_DRIVEf,
    OVER_RIDE_EXT_MDIO_MSTR_CNTRLf,
    OVIDf,
    P0_A_COUNTf,
    P0_A_HWMf,
    P0_A_OFLOWf,
    P0_A_UFLOWf,
    P0_B_COUNTf,
    P0_B_HWMf,
    P0_B_OFLOWf,
    P0_B_UFLOWf,
    P0_COUNTf,
    P0_HWMf,
    P0_OFLOWf,
    P0_UFLOWf,
    P1_A_COUNTf,
    P1_A_HWMf,
    P1_A_OFLOWf,
    P1_A_UFLOWf,
    P1_B_COUNTf,
    P1_B_HWMf,
    P1_B_OFLOWf,
    P1_B_UFLOWf,
    P1_COUNTf,
    P1_HWMf,
    P1_OFLOWf,
    P1_UFLOWf,
    PACING_DELAYf,
    PACKET_COUNTERf,
    PACKET_IFG_BYTESf,
    PACKET_IFG_BYTES_2f,
    PACKET_PTRf,
    PACKET_QUANTUMf,
    PACKET_SCPf,
    PACKET_SHORT_SCPf,
    PAD_ENf,
    PAD_RESf,
    PAD_THRESHOLDf,
    PAGEf,
    PARALLEL_FC_ENf,
    PARITYf,
    PARITY0f,
    PARITY1f,
    PARITY2f,
    PARITY3f,
    PARITYDf,
    PARITY_0f,
    PARITY_1f,
    PARITY_2f,
    PARITY_3f,
    PARITY_ENf,
    PARITY_EN_LPf,
    PARITY_ERR_TOCPUf,
    PARSE_ARP_PAYLOADf,
    PARSE_IPV4_PAYLOADf,
    PARSE_IPV6_PAYLOADf,
    PARSE_RARP_PAYLOADf,
    PARSE_SCTPf,
    PARSE_USING_SGLP_TPIDf,
    PARTNUMBER0f,
    PARTNUMBER1f,
    PAR_ERRf,
    PASS_CONTROL_FRAMESf,
    PAUSEf,
    PAUSE_REFRESH_ENf,
    PAUSE_REFRESH_TIMERf,
    PAUSE_SCAN_PORTSf,
    PAUSE_STATf,
    PAUSE_XOFF_TIMERf,
    PAYLOAD_IPV4f,
    PAYLOAD_IPV6f,
    PBI_DBf,
    PBI_INFOf,
    PBI_SPIDf,
    PCIEINTF_NEEDS_CLEANUPf,
    PCIE_CORE_RB_MEM_PMf,
    PCIE_DLP2TLP_BUF_STBYf,
    PCIE_ECRC_ERR_INTRf,
    PCIE_I2C_RST_OVERRIDEf,
    PCIE_LINK_IN_L23f,
    PCIE_PHYLINKUPf,
    PCIE_REFCLK_OUT_ENf,
    PCIE_REPLAY_MEM_STBYf,
    PCIE_TGT_IF_RCV_DATA0_FIFOf,
    PCIE_TGT_IF_RCV_DATA1_FIFOf,
    PCM_HALF_VDDf,
    PCM_SVT_NMOSf,
    PCM_SVT_PMOSf,
    PCM_UHVT_NMOSf,
    PCM_UHVT_PMOSf,
    PCM_ULVT_NMOSf,
    PCM_ULVT_PMOSf,
    PCPf,
    PCSf,
    PDAf,
    PDB_Xf,
    PDB_X_RDSf,
    PDB_X_TMf,
    PDB_Yf,
    PDB_Y_RDSf,
    PDB_Y_TMf,
    PDISCf,
    PDIVf,
    PD_LVM_L0f,
    PD_LVM_L1f,
    PD_LVM_PORTf,
    PD_TM_L0f,
    PD_TM_L1f,
    PD_TM_PORTf,
    PEAK_BUFFER_COUNTf,
    PEAK_COUNT_UPDATE_EN_HPf,
    PEC_ERRf,
    PEND_BRESP_COUNTf,
    PEND_CLOCKSf,
    PERIODIC_SLAVE_STRETCHf,
    PERIOD_MAXf,
    PERQ_ECC_ENf,
    PERQ_ENf,
    PE_VIDv_ASSOCIATED_DATAf,
    PE_VIDv_CLASS_IDf,
    PE_VIDv_DATAf,
    PE_VIDv_DESTINATIONf,
    PE_VIDv_DEST_TYPEf,
    PE_VIDv_DST_CPUf,
    PE_VIDv_DST_DISCARDf,
    PE_VIDv_DUMMY_0f,
    PE_VIDv_DUMMY_1f,
    PE_VIDv_DVP_INDEXf,
    PE_VIDv_ETAG_VIDf,
    PE_VIDv_HASH_LSBf,
    PE_VIDv_KEYf,
    PE_VIDv_L2MC_PTRf,
    PE_VIDv_L3MC_INDEXf,
    PE_VIDv_MAC_BLOCK_INDEXf,
    PE_VIDv_MODULE_IDf,
    PE_VIDv_NAMESPACEf,
    PE_VIDv_PORT_NUMf,
    PE_VIDv_PRIf,
    PE_VIDv_RESERVED_69_32f,
    PE_VIDv_RPEf,
    PE_VIDv_RSVD_DVP_INDEXf,
    PE_VIDv_RSVD_L3MC_INDEXf,
    PE_VIDv_SCPf,
    PE_VIDv_SRC_DISCARDf,
    PE_VIDv_STATIC_BITf,
    PE_VIDv_TGIDf,
    PFC_ETH_TYPEf,
    PFC_MACDAf,
    PFC_MACDA_HIf,
    PFC_MACDA_LOf,
    PFC_OPCODEf,
    PFC_REFRESH_ENf,
    PFC_REFRESH_TIMERf,
    PFC_STATS_ENf,
    PFC_XOFF_TIMERf,
    PFM_RULE_APPLYf,
    PGf,
    PG0_FDR_ENABLEf,
    PG0_HPIDf,
    PG0_SPIDf,
    PG1_FDR_ENABLEf,
    PG1_HPIDf,
    PG1_SPIDf,
    PG2_FDR_ENABLEf,
    PG2_HPIDf,
    PG2_SPIDf,
    PG3_FDR_ENABLEf,
    PG3_HPIDf,
    PG3_SPIDf,
    PG4_FDR_ENABLEf,
    PG4_HPIDf,
    PG4_SPIDf,
    PG5_FDR_ENABLEf,
    PG5_HPIDf,
    PG5_SPIDf,
    PG6_FDR_ENABLEf,
    PG6_HPIDf,
    PG6_SPIDf,
    PG7_FDR_ENABLEf,
    PG7_HPIDf,
    PG7_SPIDf,
    PG_BMPf,
    PG_BST_PROFILE_HDRMf,
    PG_BST_PROFILE_SHAREDf,
    PG_BST_STAT_HDRMf,
    PG_BST_STAT_SHAREDf,
    PG_GBL_HDRM_ENf,
    PG_GLOBAL_HDRM_COUNTf,
    PG_GLOBAL_HDRM_COUNT_G0f,
    PG_GLOBAL_HDRM_COUNT_G1f,
    PG_HDRM_COUNTf,
    PG_HDRM_COUNT_G0f,
    PG_HDRM_COUNT_G1f,
    PG_HDRM_LIMITf,
    PG_HDRM_TRIGGERf,
    PG_HDRM_TRIGGER_STATUSf,
    PG_LIMIT_STATEf,
    PG_MIN_COUNTf,
    PG_MIN_COUNT_G0f,
    PG_MIN_COUNT_G1f,
    PG_MIN_LIMITf,
    PG_RESET_FLOORf,
    PG_RESET_OFFSETf,
    PG_RESUME_LIMITf,
    PG_SHARED_COUNTf,
    PG_SHARED_COUNT_G0f,
    PG_SHARED_COUNT_G1f,
    PG_SHARED_DYNAMICf,
    PG_SHARED_LIMITf,
    PG_SHARED_TRIGGERf,
    PG_SHARED_TRIGGER_STATUSf,
    PG_SP_MIN_COUNTf,
    PG_SP_MIN_COUNT_G0f,
    PG_SP_MIN_COUNT_G1f,
    PHASE_ADJUSTf,
    PHB2_COS_MAP_LVMf,
    PHB2_COS_MAP_PARITY_ENf,
    PHB2_COS_MAP_TMf,
    PHB2_DOT1P_MAPPING_PTRf,
    PHB2_ENABLEf,
    PHB2_USE_INNER_DOT1Pf,
    PHB_FROM_ETAGf,
    PHYSICAL_PORT_NUMBERf,
    PHY_DATAf,
    PHY_IDf,
    PHY_ID_0f,
    PHY_ID_1f,
    PHY_ID_10f,
    PHY_ID_100f,
    PHY_ID_101f,
    PHY_ID_102f,
    PHY_ID_103f,
    PHY_ID_104f,
    PHY_ID_105f,
    PHY_ID_106f,
    PHY_ID_107f,
    PHY_ID_108f,
    PHY_ID_109f,
    PHY_ID_11f,
    PHY_ID_110f,
    PHY_ID_111f,
    PHY_ID_112f,
    PHY_ID_113f,
    PHY_ID_114f,
    PHY_ID_115f,
    PHY_ID_116f,
    PHY_ID_117f,
    PHY_ID_118f,
    PHY_ID_119f,
    PHY_ID_12f,
    PHY_ID_120f,
    PHY_ID_121f,
    PHY_ID_122f,
    PHY_ID_123f,
    PHY_ID_124f,
    PHY_ID_125f,
    PHY_ID_126f,
    PHY_ID_127f,
    PHY_ID_128f,
    PHY_ID_129f,
    PHY_ID_13f,
    PHY_ID_130f,
    PHY_ID_131f,
    PHY_ID_132f,
    PHY_ID_133f,
    PHY_ID_134f,
    PHY_ID_135f,
    PHY_ID_136f,
    PHY_ID_137f,
    PHY_ID_138f,
    PHY_ID_139f,
    PHY_ID_14f,
    PHY_ID_140f,
    PHY_ID_141f,
    PHY_ID_142f,
    PHY_ID_143f,
    PHY_ID_144f,
    PHY_ID_145f,
    PHY_ID_146f,
    PHY_ID_147f,
    PHY_ID_148f,
    PHY_ID_149f,
    PHY_ID_15f,
    PHY_ID_150f,
    PHY_ID_151f,
    PHY_ID_152f,
    PHY_ID_153f,
    PHY_ID_154f,
    PHY_ID_155f,
    PHY_ID_156f,
    PHY_ID_157f,
    PHY_ID_158f,
    PHY_ID_159f,
    PHY_ID_16f,
    PHY_ID_160f,
    PHY_ID_161f,
    PHY_ID_162f,
    PHY_ID_163f,
    PHY_ID_164f,
    PHY_ID_165f,
    PHY_ID_166f,
    PHY_ID_167f,
    PHY_ID_168f,
    PHY_ID_169f,
    PHY_ID_17f,
    PHY_ID_170f,
    PHY_ID_171f,
    PHY_ID_172f,
    PHY_ID_173f,
    PHY_ID_174f,
    PHY_ID_175f,
    PHY_ID_176f,
    PHY_ID_177f,
    PHY_ID_178f,
    PHY_ID_179f,
    PHY_ID_18f,
    PHY_ID_180f,
    PHY_ID_181f,
    PHY_ID_182f,
    PHY_ID_183f,
    PHY_ID_184f,
    PHY_ID_185f,
    PHY_ID_186f,
    PHY_ID_187f,
    PHY_ID_188f,
    PHY_ID_189f,
    PHY_ID_19f,
    PHY_ID_190f,
    PHY_ID_191f,
    PHY_ID_2f,
    PHY_ID_20f,
    PHY_ID_21f,
    PHY_ID_22f,
    PHY_ID_23f,
    PHY_ID_24f,
    PHY_ID_25f,
    PHY_ID_26f,
    PHY_ID_27f,
    PHY_ID_28f,
    PHY_ID_29f,
    PHY_ID_3f,
    PHY_ID_30f,
    PHY_ID_31f,
    PHY_ID_32f,
    PHY_ID_33f,
    PHY_ID_34f,
    PHY_ID_35f,
    PHY_ID_36f,
    PHY_ID_37f,
    PHY_ID_38f,
    PHY_ID_39f,
    PHY_ID_4f,
    PHY_ID_40f,
    PHY_ID_41f,
    PHY_ID_42f,
    PHY_ID_43f,
    PHY_ID_44f,
    PHY_ID_45f,
    PHY_ID_46f,
    PHY_ID_47f,
    PHY_ID_48f,
    PHY_ID_49f,
    PHY_ID_5f,
    PHY_ID_50f,
    PHY_ID_51f,
    PHY_ID_52f,
    PHY_ID_53f,
    PHY_ID_54f,
    PHY_ID_55f,
    PHY_ID_56f,
    PHY_ID_57f,
    PHY_ID_58f,
    PHY_ID_59f,
    PHY_ID_6f,
    PHY_ID_60f,
    PHY_ID_61f,
    PHY_ID_62f,
    PHY_ID_63f,
    PHY_ID_64f,
    PHY_ID_65f,
    PHY_ID_66f,
    PHY_ID_67f,
    PHY_ID_68f,
    PHY_ID_69f,
    PHY_ID_7f,
    PHY_ID_70f,
    PHY_ID_71f,
    PHY_ID_72f,
    PHY_ID_73f,
    PHY_ID_74f,
    PHY_ID_75f,
    PHY_ID_76f,
    PHY_ID_77f,
    PHY_ID_78f,
    PHY_ID_79f,
    PHY_ID_8f,
    PHY_ID_80f,
    PHY_ID_81f,
    PHY_ID_82f,
    PHY_ID_83f,
    PHY_ID_84f,
    PHY_ID_85f,
    PHY_ID_86f,
    PHY_ID_87f,
    PHY_ID_88f,
    PHY_ID_89f,
    PHY_ID_9f,
    PHY_ID_90f,
    PHY_ID_91f,
    PHY_ID_92f,
    PHY_ID_93f,
    PHY_ID_94f,
    PHY_ID_95f,
    PHY_ID_96f,
    PHY_ID_97f,
    PHY_ID_98f,
    PHY_ID_99f,
    PHY_LINKSCAN_LINKSTATUS_CHDf,
    PHY_PAUSESCAN_PAUSESTATUS_CHDf,
    PHY_PORTf,
    PHY_PORT_IDf,
    PHY_PORT_ID_EVENf,
    PHY_PORT_ID_ODDf,
    PID_COUNTER_INDEXf,
    PID_COUNTER_MODEf,
    PID_NEW_INNER_VIDf,
    PID_NEW_OUTER_VIDf,
    PID_OUTER_TPID_INDEXf,
    PID_REPLACE_INNER_VIDf,
    PID_REPLACE_OUTER_TPIDf,
    PID_REPLACE_OUTER_VIDf,
    PIM_BIDIR_FORWARDf,
    PIO_IC_AR_ARB_MI0f,
    PIO_IC_AR_ARB_MI1f,
    PIO_IC_AR_ARB_MI2f,
    PIO_IC_AR_ARB_MI3f,
    PIO_IC_AR_ARB_MI4f,
    PIO_IC_AR_ARB_MI5f,
    PIO_IC_AR_ARB_MI6f,
    PIO_IC_AR_ARB_MI7f,
    PIO_IC_AW_ARB_MI0f,
    PIO_IC_AW_ARB_MI1f,
    PIO_IC_AW_ARB_MI2f,
    PIO_IC_AW_ARB_MI3f,
    PIO_IC_AW_ARB_MI4f,
    PIO_IC_AW_ARB_MI5f,
    PIO_IC_AW_ARB_MI6f,
    PIO_IC_AW_ARB_MI7f,
    PIO_IC_CFG_REG_0f,
    PIO_IC_CFG_REG_1f,
    PIO_IC_CFG_REG_3f,
    PIO_IC_ID_REG_0f,
    PIO_IC_ID_REG_1f,
    PIO_IC_ID_REG_2f,
    PIO_IC_ID_REG_3f,
    PIO_IC_PER_REG_0f,
    PIO_IC_PER_REG_1f,
    PIO_IC_PER_REG_2f,
    PIO_IC_PER_REG_3f,
    PIO_IC_RST_OVERRIDEf,
    PIPEDATAf,
    PIPEMEMHIf,
    PIPEMEMLOf,
    PIPE_BASE_PTRf,
    PIPE_IDf,
    PIPE_MEMBER_BMPf,
    PIPE_NUMf,
    PIPE_SELf,
    PIPE_SELECTf,
    PIPE_STAGEf,
    PIPE_Xf,
    PIPE_Yf,
    PKTCNTf,
    PKTDMA_ENDIANESSf,
    PKTHDRf,
    PKTS_BYTESf,
    PKTWRRD_ADDR_DECODE_ERRf,
    PKTWR_ECC_ERRf,
    PKT_BUF_ECC_TMf,
    PKT_BUF_TMf,
    PKT_CNTf,
    PKT_LENGTHf,
    PKT_LINKf,
    PKT_PRI_FNf,
    PKT_PTRf,
    PKT_PTR_0f,
    PKT_PTR_1f,
    PKT_RESOLUTIONf,
    PKT_RESOLUTION_MASKf,
    PKT_RES_FNf,
    PKT_SCP_0f,
    PKT_SCP_1f,
    PKT_SIZEf,
    PKT_TYPEf,
    PLL_BYPf,
    PLL_LOCKf,
    PLL_STATUSf,
    PLL_STAT_OUTf,
    PMf,
    PM0f,
    PM0_ECC_ENf,
    PM0_ENf,
    PM0_RESETf,
    PM1f,
    PM1_ECC_ENf,
    PM1_ENf,
    PM1_RESETf,
    PM2f,
    PM2_ECC_ENf,
    PM2_ENf,
    PM2_RESETf,
    PM3f,
    PM3_ECC_ENf,
    PM3_ENf,
    PM3_RESETf,
    PM4f,
    PM4_ECC_ENf,
    PM4_ENf,
    PM4_RESETf,
    PM5f,
    PM5_ECC_ENf,
    PM5_ENf,
    PM5_RESETf,
    PM6f,
    PM6_ECC_ENf,
    PM6_ENf,
    PM6_RESETf,
    PM7f,
    PM7_ECC_ENf,
    PM7_ENf,
    PM7_RESETf,
    PMB_ADDRf,
    PMD_ERRf,
    PMD_LOCKf,
    PMU_STATUSf,
    PM_CTRL_BUFFER_LVMf,
    PM_CTRL_BUFFER_TMf,
    PM_ECC_BUFFER_LVMf,
    PM_ECC_BUFFER_RDTf,
    PM_ECC_BUFFER_TMf,
    PM_ECC_BUFFER_WBTf,
    PM_RESI_BUFFER_LVMf,
    PM_RESI_BUFFER_PAR_ENf,
    PM_RESI_BUFFER_RDTf,
    PM_RESI_BUFFER_TMf,
    PM_RESI_BUFFER_WBTf,
    PM_RESI_ENf,
    POINTERf,
    POLICYf,
    POLICY_ECC_ENf,
    POLICY_PARITY_ENf,
    POLICY_TABLE_1BIT_ERROR_REPORTf,
    PONf,
    POOL_0f,
    POOL_0_TMf,
    POOL_1f,
    POOL_1_TMf,
    POOL_2f,
    POOL_2_TMf,
    POOL_3f,
    POOL_3_TMf,
    POOL_4_TMf,
    POOL_5_TMf,
    POOL_6_TMf,
    POOL_7_TMf,
    POOL_ADDRESS_TYPEf,
    POOL_BASEf,
    POOL_COLOR_LIMIT_ENABLE_0f,
    POOL_COLOR_LIMIT_ENABLE_1f,
    POOL_COLOR_LIMIT_ENABLE_2f,
    POOL_COLOR_LIMIT_ENABLE_3f,
    POOL_ENf,
    POOL_HI_CONG_LIMITf,
    POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_0f,
    POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_1f,
    POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_2f,
    POOL_IMPACT_QUEUE_CONGESTION_STATUS_ENABLE_3f,
    POOL_LOW_CONG_LIMITf,
    POOL_NUMf,
    POOL_SHARED_TRIGGERf,
    POOL_SHARED_TRIGGER_STATUSf,
    POP_L2_MGMT_FIFO_SPACINGf,
    PORTf,
    PORT0f,
    PORT0_BUBBLE_MOP_DISABLEf,
    PORT0_BYPASS_ENABLEf,
    PORT0_CT_SELf,
    PORT0_FLUSHf,
    PORT0_LINKDOWN_CLEARf,
    PORT0_LINKSTATUSf,
    PORT0_MAX_USAGEf,
    PORT0_OVERSUB_ENABLEf,
    PORT0_RESETf,
    PORT1f,
    PORT1_BUBBLE_MOP_DISABLEf,
    PORT1_BYPASS_ENABLEf,
    PORT1_CT_SELf,
    PORT1_FLUSHf,
    PORT1_LINKDOWN_CLEARf,
    PORT1_LINKSTATUSf,
    PORT1_MAX_USAGEf,
    PORT1_OVERSUB_ENABLEf,
    PORT1_RESETf,
    PORT2f,
    PORT2_BUBBLE_MOP_DISABLEf,
    PORT2_BYPASS_ENABLEf,
    PORT2_CT_SELf,
    PORT2_FLUSHf,
    PORT2_LINKDOWN_CLEARf,
    PORT2_LINKSTATUSf,
    PORT2_MAX_USAGEf,
    PORT2_OVERSUB_ENABLEf,
    PORT2_RESETf,
    PORT3f,
    PORT3_BUBBLE_MOP_DISABLEf,
    PORT3_BYPASS_ENABLEf,
    PORT3_CT_SELf,
    PORT3_FLUSHf,
    PORT3_LINKDOWN_CLEARf,
    PORT3_LINKSTATUSf,
    PORT3_MAX_USAGEf,
    PORT3_OVERSUB_ENABLEf,
    PORT3_RESETf,
    PORT4f,
    PORT5f,
    PORT6f,
    PORT7f,
    PORTCNTf,
    PORTOFF_Af,
    PORTOFF_Bf,
    PORTOFF_Cf,
    PORTOFF_Df,
    PORTSf,
    PORTSP_BSTf,
    PORTSP_BST_TMf,
    PORTSP_COLOR_LIMIT_ENABLE_0f,
    PORTSP_COLOR_LIMIT_ENABLE_1f,
    PORTSP_COLOR_LIMIT_ENABLE_2f,
    PORTSP_COLOR_LIMIT_ENABLE_3f,
    PORTSP_CONFIGf,
    PORTSP_CONFIG_Af,
    PORTSP_CONFIG_Bf,
    PORTSP_CONFIG_Cf,
    PORTSP_CONFIG_LVMf,
    PORTSP_CONFIG_TMf,
    PORTS_HIf,
    PORT_0_BUS_NUMf,
    PORT_100_BUS_NUMf,
    PORT_101_BUS_NUMf,
    PORT_102_BUS_NUMf,
    PORT_103_BUS_NUMf,
    PORT_104_BUS_NUMf,
    PORT_105_BUS_NUMf,
    PORT_106_BUS_NUMf,
    PORT_107_BUS_NUMf,
    PORT_108_BUS_NUMf,
    PORT_109_BUS_NUMf,
    PORT_10_BUS_NUMf,
    PORT_110_BUS_NUMf,
    PORT_111_BUS_NUMf,
    PORT_112_BUS_NUMf,
    PORT_113_BUS_NUMf,
    PORT_114_BUS_NUMf,
    PORT_115_BUS_NUMf,
    PORT_116_BUS_NUMf,
    PORT_117_BUS_NUMf,
    PORT_118_BUS_NUMf,
    PORT_119_BUS_NUMf,
    PORT_11_BUS_NUMf,
    PORT_120_BUS_NUMf,
    PORT_121_BUS_NUMf,
    PORT_122_BUS_NUMf,
    PORT_123_BUS_NUMf,
    PORT_124_BUS_NUMf,
    PORT_125_BUS_NUMf,
    PORT_126_BUS_NUMf,
    PORT_127_BUS_NUMf,
    PORT_128_BUS_NUMf,
    PORT_129_BUS_NUMf,
    PORT_12_BUS_NUMf,
    PORT_130_BUS_NUMf,
    PORT_131_BUS_NUMf,
    PORT_132_BUS_NUMf,
    PORT_133_BUS_NUMf,
    PORT_134_BUS_NUMf,
    PORT_135_BUS_NUMf,
    PORT_136_BUS_NUMf,
    PORT_137_BUS_NUMf,
    PORT_138_BUS_NUMf,
    PORT_139_BUS_NUMf,
    PORT_13_BUS_NUMf,
    PORT_140_BUS_NUMf,
    PORT_141_BUS_NUMf,
    PORT_142_BUS_NUMf,
    PORT_143_BUS_NUMf,
    PORT_144_BUS_NUMf,
    PORT_145_BUS_NUMf,
    PORT_146_BUS_NUMf,
    PORT_147_BUS_NUMf,
    PORT_148_BUS_NUMf,
    PORT_149_BUS_NUMf,
    PORT_14_BUS_NUMf,
    PORT_150_BUS_NUMf,
    PORT_151_BUS_NUMf,
    PORT_152_BUS_NUMf,
    PORT_153_BUS_NUMf,
    PORT_154_BUS_NUMf,
    PORT_155_BUS_NUMf,
    PORT_156_BUS_NUMf,
    PORT_157_BUS_NUMf,
    PORT_158_BUS_NUMf,
    PORT_159_BUS_NUMf,
    PORT_15_BUS_NUMf,
    PORT_160_BUS_NUMf,
    PORT_161_BUS_NUMf,
    PORT_162_BUS_NUMf,
    PORT_163_BUS_NUMf,
    PORT_164_BUS_NUMf,
    PORT_165_BUS_NUMf,
    PORT_166_BUS_NUMf,
    PORT_167_BUS_NUMf,
    PORT_168_BUS_NUMf,
    PORT_169_BUS_NUMf,
    PORT_16_BUS_NUMf,
    PORT_170_BUS_NUMf,
    PORT_171_BUS_NUMf,
    PORT_172_BUS_NUMf,
    PORT_173_BUS_NUMf,
    PORT_174_BUS_NUMf,
    PORT_175_BUS_NUMf,
    PORT_176_BUS_NUMf,
    PORT_177_BUS_NUMf,
    PORT_178_BUS_NUMf,
    PORT_179_BUS_NUMf,
    PORT_17_BUS_NUMf,
    PORT_180_BUS_NUMf,
    PORT_181_BUS_NUMf,
    PORT_182_BUS_NUMf,
    PORT_183_BUS_NUMf,
    PORT_184_BUS_NUMf,
    PORT_185_BUS_NUMf,
    PORT_186_BUS_NUMf,
    PORT_187_BUS_NUMf,
    PORT_188_BUS_NUMf,
    PORT_189_BUS_NUMf,
    PORT_18_BUS_NUMf,
    PORT_190_BUS_NUMf,
    PORT_191_BUS_NUMf,
    PORT_19_BUS_NUMf,
    PORT_1_BUS_NUMf,
    PORT_20_BUS_NUMf,
    PORT_21_BUS_NUMf,
    PORT_22_BUS_NUMf,
    PORT_23_BUS_NUMf,
    PORT_24_BUS_NUMf,
    PORT_25_BUS_NUMf,
    PORT_26_BUS_NUMf,
    PORT_27_BUS_NUMf,
    PORT_28_BUS_NUMf,
    PORT_29_BUS_NUMf,
    PORT_2_BUS_NUMf,
    PORT_30_BUS_NUMf,
    PORT_31_BUS_NUMf,
    PORT_32_BUS_NUMf,
    PORT_33_BUS_NUMf,
    PORT_34_BUS_NUMf,
    PORT_35_BUS_NUMf,
    PORT_36_BUS_NUMf,
    PORT_37_BUS_NUMf,
    PORT_38_BUS_NUMf,
    PORT_39_BUS_NUMf,
    PORT_3_BUS_NUMf,
    PORT_40_BUS_NUMf,
    PORT_41_BUS_NUMf,
    PORT_42_BUS_NUMf,
    PORT_43_BUS_NUMf,
    PORT_44_BUS_NUMf,
    PORT_45_BUS_NUMf,
    PORT_46_BUS_NUMf,
    PORT_47_BUS_NUMf,
    PORT_48_BUS_NUMf,
    PORT_49_BUS_NUMf,
    PORT_4_BUS_NUMf,
    PORT_50_BUS_NUMf,
    PORT_51_BUS_NUMf,
    PORT_52_BUS_NUMf,
    PORT_53_BUS_NUMf,
    PORT_54_BUS_NUMf,
    PORT_55_BUS_NUMf,
    PORT_56_BUS_NUMf,
    PORT_57_BUS_NUMf,
    PORT_58_BUS_NUMf,
    PORT_59_BUS_NUMf,
    PORT_5_BUS_NUMf,
    PORT_60_BUS_NUMf,
    PORT_61_BUS_NUMf,
    PORT_62_BUS_NUMf,
    PORT_63_BUS_NUMf,
    PORT_64_BUS_NUMf,
    PORT_65_BUS_NUMf,
    PORT_66_BUS_NUMf,
    PORT_67_BUS_NUMf,
    PORT_68_BUS_NUMf,
    PORT_69_BUS_NUMf,
    PORT_6_BUS_NUMf,
    PORT_70_BUS_NUMf,
    PORT_71_BUS_NUMf,
    PORT_72_BUS_NUMf,
    PORT_73_BUS_NUMf,
    PORT_74_BUS_NUMf,
    PORT_75_BUS_NUMf,
    PORT_76_BUS_NUMf,
    PORT_77_BUS_NUMf,
    PORT_78_BUS_NUMf,
    PORT_79_BUS_NUMf,
    PORT_7_BUS_NUMf,
    PORT_80_BUS_NUMf,
    PORT_81_BUS_NUMf,
    PORT_82_BUS_NUMf,
    PORT_83_BUS_NUMf,
    PORT_84_BUS_NUMf,
    PORT_85_BUS_NUMf,
    PORT_86_BUS_NUMf,
    PORT_87_BUS_NUMf,
    PORT_88_BUS_NUMf,
    PORT_89_BUS_NUMf,
    PORT_8_BUS_NUMf,
    PORT_90_BUS_NUMf,
    PORT_91_BUS_NUMf,
    PORT_92_BUS_NUMf,
    PORT_93_BUS_NUMf,
    PORT_94_BUS_NUMf,
    PORT_95_BUS_NUMf,
    PORT_96_BUS_NUMf,
    PORT_97_BUS_NUMf,
    PORT_98_BUS_NUMf,
    PORT_99_BUS_NUMf,
    PORT_9_BUS_NUMf,
    PORT_BITMAPf,
    PORT_BITMAP_P0f,
    PORT_BITMAP_P1f,
    PORT_BITMAP_P2f,
    PORT_BITMAP_P3f,
    PORT_BLOCK_ENf,
    PORT_BLOCK_MASK_BITMAPf,
    PORT_BMPf,
    PORT_BRIDGEf,
    PORT_BST_ECCP_ENf,
    PORT_CBL_TABLE_LVMf,
    PORT_CBL_TABLE_MODBASE_LVMf,
    PORT_CBL_TABLE_MODBASE_PARITY_ENf,
    PORT_CBL_TABLE_MODBASE_TMf,
    PORT_CBL_TABLE_PARITY_ENf,
    PORT_CBL_TABLE_TMf,
    PORT_CNTf,
    PORT_CNT_ECCP_ENf,
    PORT_CONF_ECCP_ENf,
    PORT_COUNTf,
    PORT_DIS_TAGf,
    PORT_DIS_UNTAGf,
    PORT_EEE_POWERDOWN_ENf,
    PORT_ENf,
    PORT_FC_ENf,
    PORT_FNf,
    PORT_GROUPf,
    PORT_IPBM_INDEXf,
    PORT_LAG_FAILOVER_LVMf,
    PORT_LAG_FAILOVER_SET_PARITY_ENf,
    PORT_LAG_FAILOVER_TMf,
    PORT_LEARNING_CLASSf,
    PORT_LEARNING_PRIORITYf,
    PORT_MAX_PKT_SIZEf,
    PORT_METER_MAP_PARITY_ENf,
    PORT_MODEf,
    PORT_NON_EMPTY_BMPf,
    PORT_NUMf,
    PORT_NUM_0f,
    PORT_NUM_1f,
    PORT_NUM_2f,
    PORT_NUM_3f,
    PORT_NUM_4f,
    PORT_NUM_5f,
    PORT_NUM_6f,
    PORT_NUM_7f,
    PORT_NUM_EVENf,
    PORT_NUM_MASKf,
    PORT_NUM_ODDf,
    PORT_OFFSETf,
    PORT_OPERATIONf,
    PORT_PAUSE_ENABLEf,
    PORT_PG_BST_TMf,
    PORT_PG_CFG_MEM_TMf,
    PORT_PG_CNTR_RT1_TMf,
    PORT_PG_CNTR_RT2_TMf,
    PORT_PG_CNTR_SH1_TMf,
    PORT_PG_CNTR_SH2_TMf,
    PORT_PRIf,
    PORT_PRI_XON_ENABLEf,
    PORT_RESETf,
    PORT_RSM_ECCP_ENf,
    PORT_SELf,
    PORT_SP_BST_TMf,
    PORT_SP_CFG_MEM_TMf,
    PORT_SP_CNTR_RT_TMf,
    PORT_SP_CNTR_SH_TMf,
    PORT_SP_DROP_THDf,
    PORT_SP_DROP_THD_ECCP_ENf,
    PORT_SP_DROP_THD_MARKf,
    PORT_SP_DROP_THD_MARK_ECCP_ENf,
    PORT_SP_MAX_LIMITf,
    PORT_SP_MIN_COUNTf,
    PORT_SP_MIN_COUNT_G0f,
    PORT_SP_MIN_COUNT_G1f,
    PORT_SP_MIN_LIMITf,
    PORT_SP_RESUME_LIMITf,
    PORT_SP_SHARED_COUNTf,
    PORT_SP_SHARED_COUNT_ECCP_ENf,
    PORT_SP_SHARED_COUNT_G0f,
    PORT_SP_SHARED_COUNT_G1f,
    PORT_TABLEf,
    PORT_TABLE_0_LVMf,
    PORT_TABLE_0_TMf,
    PORT_TABLE_1_LVMf,
    PORT_TABLE_1_TMf,
    PORT_TABLE_2_LVMf,
    PORT_TABLE_2_TMf,
    PORT_TABLE_3_LVMf,
    PORT_TABLE_3_TMf,
    PORT_TABLE_ECC_ENf,
    PORT_TYPEf,
    PORT_VIDf,
    PORT_XOFFf,
    PORT_XONf,
    POST_EXTRACTOR_MUX_0_SELf,
    POST_EXTRACTOR_MUX_10_SELf,
    POST_EXTRACTOR_MUX_11_SELf,
    POST_EXTRACTOR_MUX_12_SELf,
    POST_EXTRACTOR_MUX_13_SELf,
    POST_EXTRACTOR_MUX_14_SELf,
    POST_EXTRACTOR_MUX_1_SELf,
    POST_EXTRACTOR_MUX_2_SELf,
    POST_EXTRACTOR_MUX_3_SELf,
    POST_EXTRACTOR_MUX_4_SELf,
    POST_EXTRACTOR_MUX_5_SELf,
    POST_EXTRACTOR_MUX_6_SELf,
    POST_EXTRACTOR_MUX_7_SELf,
    POST_EXTRACTOR_MUX_8_SELf,
    POST_EXTRACTOR_MUX_9_SELf,
    POST_RESETB_SELECTf,
    POST_RST_SELf,
    POWEROKf,
    POWERONf,
    PPD0_VC_LABEL_OVERLAYf,
    PPD2_ADD_SYSTEM_SRC_PORTf,
    PP_CT_FIFOf,
    PQE0f,
    PQE0_ECCP_ENf,
    PQE1f,
    PQE1_ECCP_ENf,
    PQE_PARITY_ENf,
    PRB_SELf,
    PREFIX_LENf,
    PRESERVE_CPU_TAGf,
    PREV_COMP_CNTf,
    PRIf,
    PRI0f,
    PRI0_BKPf,
    PRI0_GRPf,
    PRI1f,
    PRI10_BKPf,
    PRI10_GRPf,
    PRI11_BKPf,
    PRI11_GRPf,
    PRI12_BKPf,
    PRI12_GRPf,
    PRI13_BKPf,
    PRI13_GRPf,
    PRI14_BKPf,
    PRI14_GRPf,
    PRI15_BKPf,
    PRI15_GRPf,
    PRI1_BKPf,
    PRI1_GRPf,
    PRI2_BKPf,
    PRI2_GRPf,
    PRI3_BKPf,
    PRI3_GRPf,
    PRI4_BKPf,
    PRI4_GRPf,
    PRI5_BKPf,
    PRI5_GRPf,
    PRI6_BKPf,
    PRI6_GRPf,
    PRI7_BKPf,
    PRI7_GRPf,
    PRI8_BKPf,
    PRI8_GRPf,
    PRI9_BKPf,
    PRI9_GRPf,
    PRIMEf,
    PRIORITY_SELECTf,
    PRIQ_IDf,
    PRIQ_TRIGGEREDf,
    PRI_BKPf,
    PRI_BMPf,
    PRI_CNG_FNf,
    PRI_MAPPINGf,
    PRI_PORT_SELf,
    PRI_QUEUE_0f,
    PRI_QUEUE_1f,
    PROCESSOR0_ENDIANESSf,
    PROCESSOR1_ENDIANESSf,
    PROCESS_VARIABLE_PREAMBLEf,
    PROFILEf,
    PROFILE_ECCP_ENf,
    PROFILE_INDEXf,
    PROFILE_SET_1f,
    PROFILE_SET_2f,
    PROGRAM_COUNTERf,
    PROG_TX_CRCf,
    PROHIBITED_DOT1Pf,
    PROMISCOUS_MODEf,
    PROTOCOLf,
    PROTOCOL_IDf,
    PROTOCOL_MASKf,
    PROTOCOL_PKTf,
    PROTOCOL_PKT_INDEXf,
    PROT_GROUPf,
    PROT_MODEf,
    PROT_NEXT_HOP_INDEXf,
    PROT_TYPEf,
    PROXYv_CLASS_IDf,
    PROXYv_DVPf,
    PROXYv_DVP_VALIDf,
    PROXYv_ETAG_DEf,
    PROXYv_ETAG_DOT1P_MAPPING_PTRf,
    PROXYv_ETAG_PCPf,
    PROXYv_ETAG_PCP_DE_SOURCEf,
    PROXYv_FLEX_CTR_BASE_COUNTER_IDXf,
    PROXYv_FLEX_CTR_OFFSET_MODEf,
    PROXYv_FLEX_CTR_POOL_NUMBERf,
    PROXYv_HG_CHANGE_DESTINATIONf,
    PROXYv_HG_HDR_SELf,
    PROXYv_HG_L3_OVERRIDEf,
    PROXYv_HG_LEARN_OVERRIDEf,
    PROXYv_HG_MC_DST_MODIDf,
    PROXYv_HG_MC_DST_PORT_NUMf,
    PROXYv_INTF_NUMf,
    PROXYv_RESERVED_0f,
    PROXYv_RESERVED_1f,
    PROXYv_RESERVED_2f,
    PROXYv_RESERVED_3f,
    PROXYv_RESERVED_4f,
    PROXYv_RSVD_DVPf,
    PROXYv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    PROXYv_RSVD_FLEX_CTR_POOL_NUMBERf,
    PROXYv_RSVD_MAC_DA_PROFILE_INDEXf,
    PROXYv_VNTAG_ACTIONSf,
    PROXYv_VNTAG_DST_VIFf,
    PROXYv_VNTAG_FORCE_Lf,
    PROXYv_VNTAG_Pf,
    PRT_ENABLEf,
    PTf,
    PT2PT_ENf,
    PTPG_BST_INIT_DONEf,
    PTPG_CFG_INIT_DONEf,
    PTPG_CNTR_RT1_INIT_DONEf,
    PTPG_CNTR_RT2_INIT_DONEf,
    PTPG_CNTR_SH1_INIT_DONEf,
    PTPG_CNTR_SH2_INIT_DONEf,
    PTRf,
    PTR_0f,
    PTR_1f,
    PTR_COPYTO_CPU_MASKf,
    PTR_INFO0f,
    PTR_INFO1f,
    PTR_SWAPf,
    PTSP_BST_INIT_DONEf,
    PTSP_CFG_INIT_DONEf,
    PTSP_CNTR_RT_INIT_DONEf,
    PTSP_CNTR_SH_INIT_DONEf,
    PT_HWY_FIFO_BANK_LVMf,
    PT_HWY_PARITY_ENf,
    PT_HWY_PARITY_FORCE_ERRORf,
    PT_HWY_PAR_CORf,
    PT_HWY_PAR_ENf,
    PT_HWY_TMf,
    PUBLIC_ENABLEf,
    PURGEf,
    PURGE_BECAUSE_OF_SW_PROGRAMME_IN_PROGRESSf,
    PURGE_BECAUSE_OF_TIMEOUT_IN_PROGRESSf,
    PURGE_BECAUSE_OF_USERIF_RESET_IN_PROGRESSf,
    PVLAN_ENABLEf,
    PVLAN_OR_DEFAULT_VID_CONTROLf,
    PVLAN_PRIf,
    PVLAN_PVIDf,
    PVLAN_RPEf,
    PVLAN_UNTAGf,
    PVLAN_VIDf,
    PVLAN_VID_MISMATCH_TOCPUf,
    PVTMON_0_MAX_INTR_MASKf,
    PVTMON_0_MAX_INTR_STATUSf,
    PVTMON_0_MIN_INTR_MASKf,
    PVTMON_0_MIN_INTR_STATUSf,
    PVTMON_1_MAX_INTR_MASKf,
    PVTMON_1_MAX_INTR_STATUSf,
    PVTMON_1_MIN_INTR_MASKf,
    PVTMON_1_MIN_INTR_STATUSf,
    PVTMON_2_MAX_INTR_MASKf,
    PVTMON_2_MAX_INTR_STATUSf,
    PVTMON_2_MIN_INTR_MASKf,
    PVTMON_2_MIN_INTR_STATUSf,
    PVTMON_3_MAX_INTR_MASKf,
    PVTMON_3_MAX_INTR_STATUSf,
    PVTMON_3_MIN_INTR_MASKf,
    PVTMON_3_MIN_INTR_STATUSf,
    PVTMON_4_MAX_INTR_MASKf,
    PVTMON_4_MAX_INTR_STATUSf,
    PVTMON_4_MIN_INTR_MASKf,
    PVTMON_4_MIN_INTR_STATUSf,
    PVTMON_5_MAX_INTR_MASKf,
    PVTMON_5_MAX_INTR_STATUSf,
    PVTMON_5_MIN_INTR_MASKf,
    PVTMON_5_MIN_INTR_STATUSf,
    PVTMON_6_MAX_INTR_MASKf,
    PVTMON_6_MAX_INTR_STATUSf,
    PVTMON_6_MIN_INTR_MASKf,
    PVTMON_6_MIN_INTR_STATUSf,
    PVTMON_7_MAX_INTR_MASKf,
    PVTMON_7_MAX_INTR_STATUSf,
    PVTMON_7_MIN_INTR_MASKf,
    PVTMON_7_MIN_INTR_STATUSf,
    PVTMON_8_MAX_INTR_MASKf,
    PVTMON_8_MAX_INTR_STATUSf,
    PVTMON_8_MIN_INTR_MASKf,
    PVTMON_8_MIN_INTR_STATUSf,
    PVTMON_CTRLf,
    PVTMON_POWREDOWNf,
    PVTMON_RESET_Nf,
    PVTMON_SELECTf,
    PVTMON_SW_RESETBf,
    PVTMON_TEMPERATURE_HIGH_THRESHOLDf,
    PVTMON_TEMPERATURE_LOW_THRESHOLDf,
    PVTMON_TEMP_HIGH_THRESHOLD_INTR_ENABLEf,
    PVTMON_TEMP_LOW_THRESHOLD_INTR_ENABLEf,
    PVT_DATAf,
    PVT_MNTR_PWRDN_DEFAULTf,
    PWACH_TOCPUf,
    PWD_ALERTf,
    PWD_ALERT_SELf,
    PWD_ENf,
    PWD_INTR_CLEARf,
    PWD_TM_ENf,
    PWD_TST_STROBEf,
    PWM_RATEf,
    PWRDNf,
    PWRDWNf,
    PWRONf,
    PWRON_LDOf,
    PWR_ONf,
    PW_INIT_COUNTERS_PARITY_ENf,
    PW_INIT_COUNTER_LVMf,
    PW_INIT_COUNTER_PDA_0f,
    PW_INIT_COUNTER_PDA_1f,
    PW_INIT_COUNTER_PDA_2f,
    PW_INIT_COUNTER_PDA_3f,
    PW_INIT_COUNTER_TMf,
    P_COUNTf,
    Q2Q_GRP_ECCP_ENf,
    QBUSf,
    QB_SHAREDf,
    QDRP_DROP_STATEf,
    QDRP_RESETf,
    QEf,
    QGIDf,
    QGROUP_COLOR_ENABLE_CELLf,
    QGROUP_LIMIT_ENABLEf,
    QGROUP_VALIDf,
    QGRP_BST_ECCP_ENf,
    QGRP_CNT_ECCP_ENf,
    QGRP_CONF_ECCP_ENf,
    QGRP_OFFSET_ECCP_ENf,
    QGRP_RSM_ECCP_ENf,
    QG_ENf,
    QLIST_MEM_ERR_DET_ENf,
    QOS_PROFILE_IDf,
    QRED_DROP_STATEf,
    QRED_RESETf,
    QUEUE_BSTf,
    QUEUE_BST_TMf,
    QUEUE_CONFIGf,
    QUEUE_CONFIG_Af,
    QUEUE_CONFIG_Bf,
    QUEUE_CONFIG_Cf,
    QUEUE_CONFIG_LVMf,
    QUEUE_CONFIG_TMf,
    QUEUE_COUNTf,
    QUEUE_COUNT_TMf,
    QUEUE_NUMf,
    QUEUE_OFFSETf,
    QUEUE_OFFSET_Af,
    QUEUE_OFFSET_Bf,
    QUEUE_OFFSET_Cf,
    QUEUE_OFFSET_LVMf,
    QUEUE_OFFSET_TMf,
    QUEUE_RESUMEf,
    QUEUE_RESUME_TMf,
    QYEL_DROP_STATEf,
    QYEL_RESETf,
    Q_BST_ECCP_ENf,
    Q_CNT_ECCP_ENf,
    Q_COLOR_ENABLE_CELLf,
    Q_COLOR_LIMIT_DYNAMICf,
    Q_COLOR_LIMIT_DYNAMIC_CELLf,
    Q_COLOR_LIMIT_ENABLEf,
    Q_CONF_ECCP_ENf,
    Q_COS0_E2E_DSf,
    Q_COS0_E2E_DS_ENf,
    Q_COS0_E2E_SPIDf,
    Q_COS1_E2E_DSf,
    Q_COS1_E2E_DS_ENf,
    Q_COS1_E2E_SPIDf,
    Q_COS2_E2E_DSf,
    Q_COS2_E2E_DS_ENf,
    Q_COS2_E2E_SPIDf,
    Q_COS3_E2E_DSf,
    Q_COS3_E2E_DS_ENf,
    Q_COS3_E2E_SPIDf,
    Q_COS4_E2E_DSf,
    Q_COS4_E2E_DS_ENf,
    Q_COS4_E2E_SPIDf,
    Q_COS5_E2E_DSf,
    Q_COS5_E2E_DS_ENf,
    Q_COS5_E2E_SPIDf,
    Q_COS6_E2E_DSf,
    Q_COS6_E2E_DS_ENf,
    Q_COS6_E2E_SPIDf,
    Q_COS7_E2E_DSf,
    Q_COS7_E2E_DS_ENf,
    Q_COS7_E2E_SPIDf,
    Q_COS_E2E_DSf,
    Q_COS_E2E_DS_ENf,
    Q_COS_E2E_SPIDf,
    Q_COUNTf,
    Q_HEAD_OFFSETf,
    Q_HEAD_PTRf,
    Q_HEAD_SCPf,
    Q_HEAD_SHORT_SCPf,
    Q_L0_TMf,
    Q_L1_TMf,
    Q_L2_TMf,
    Q_LIMIT_DYNAMICf,
    Q_LIMIT_DYNAMIC_CELLf,
    Q_LIMIT_ENABLEf,
    Q_MCQE_NEXT_PTRf,
    Q_MIN_LIMITf,
    Q_MIN_LIMIT_CELLf,
    Q_NOT_EMPTYf,
    Q_OFFSET_ECCP_ENf,
    Q_RD_NEXT_PTRf,
    Q_RSM_ECCP_ENf,
    Q_SCHED_L0_ACCUM_COMP_MEMf,
    Q_SCHED_L0_CREDIT_MEMf,
    Q_SCHED_L0_WEIGHT_MEMf,
    Q_SCHED_L1_ACCUM_COMP_MEMf,
    Q_SCHED_L1_CREDIT_MEMf,
    Q_SCHED_L1_WEIGHT_MEMf,
    Q_SCHED_L2_ACCUM_COMP_MEMf,
    Q_SCHED_L2_CREDIT_MEMf,
    Q_SHARED_ALPHAf,
    Q_SHARED_ALPHA_CELLf,
    Q_SHARED_LIMITf,
    Q_SHARED_LIMIT_CELLf,
    Q_SPIDf,
    Q_TAIL_OFFSETf,
    Q_TAIL_PTRf,
    Q_TO_QGRP_MAP_TMf,
    Q_WM_MAX_THRESHOLDf,
    RAM_LVMf,
    RAM_TMf,
    RANDOM_SLAVE_STRETCHf,
    RANGEf,
    RANK0f,
    RANK1f,
    RANK10f,
    RANK11f,
    RANK12f,
    RANK13f,
    RANK14f,
    RANK2f,
    RANK3f,
    RANK4f,
    RANK5f,
    RANK6f,
    RANK7f,
    RANK8f,
    RANK9f,
    RATIO_HZ_0P25f,
    RATIO_HZ_0P5f,
    RATIO_HZ_1P0f,
    RATIO_VT_0P25f,
    RATIO_VT_0P5f,
    RATIO_VT_1P0f,
    RBRIDGE_NICKNAMEf,
    RDBGC_MEM_INST0_PARITY_ENf,
    RDBGC_MEM_INST1_PARITY_ENf,
    RDBGC_MEM_INST2_PARITY_ENf,
    RDBGC_TRIGGER_RESERVEDf,
    RDBUFF_LVM0f,
    RDBUFF_LVM1f,
    RDBUFF_TM0f,
    RDBUFF_TM1f,
    RDECCBUFF_LVM0f,
    RDECCBUFF_TM0f,
    RDROPf,
    RDSf,
    RDSCLKf,
    RDTf,
    RD_BYTE_COUNTf,
    RD_PTRf,
    READREQ_PLD_SIZEf,
    READ_ACK_TIMEf,
    READ_PTRf,
    READ_PTR_PORT0f,
    READ_PTR_PORT1f,
    READ_PTR_PORT2f,
    READ_PTR_PORT3f,
    REASONf,
    REASONSf,
    REDIRECT_SETf,
    RED_DROP_STATE_BMPf,
    RED_LIMITf,
    RED_RESUMEf,
    RED_RESUME_LIMITf,
    RED_RESUME_OFFSETf,
    RED_RESUME_OFFSET_PROFILE_SELf,
    RED_SHARED_LIMITf,
    RED_SP0f,
    RED_SP1f,
    RED_SP2f,
    RED_SP3f,
    REFADJ_MAXf,
    REFADJ_MIN0f,
    REFADJ_MIN1f,
    REFCLK_SELf,
    REFIN_ENf,
    REFOUT_ENf,
    REFRESHf,
    REFRESHCOUNTf,
    REFRESH_AT_2X_STATUS_L0f,
    REFRESH_AT_2X_STATUS_L1f,
    REFRESH_AT_2X_STATUS_PORTf,
    REFRESH_CYCLE_PERIODf,
    REFRESH_DISABLEf,
    REFRESH_ENf,
    REFRESH_JITTER_SELECTf,
    REFRESH_MODEf,
    REGBASEf,
    REGEN_CRCf,
    REGINDEXf,
    REG_HARD_CORE_RST_Nf,
    RELEASE_ALL_CREDITSf,
    RELOADf,
    REMAP_DATAf,
    REMAP_PORT_0f,
    REMAP_PORT_1f,
    REMAP_PORT_10f,
    REMAP_PORT_11f,
    REMAP_PORT_12f,
    REMAP_PORT_13f,
    REMAP_PORT_14f,
    REMAP_PORT_15f,
    REMAP_PORT_16f,
    REMAP_PORT_17f,
    REMAP_PORT_18f,
    REMAP_PORT_19f,
    REMAP_PORT_2f,
    REMAP_PORT_20f,
    REMAP_PORT_21f,
    REMAP_PORT_22f,
    REMAP_PORT_23f,
    REMAP_PORT_24f,
    REMAP_PORT_25f,
    REMAP_PORT_26f,
    REMAP_PORT_27f,
    REMAP_PORT_28f,
    REMAP_PORT_29f,
    REMAP_PORT_3f,
    REMAP_PORT_30f,
    REMAP_PORT_31f,
    REMAP_PORT_32f,
    REMAP_PORT_33f,
    REMAP_PORT_34f,
    REMAP_PORT_35f,
    REMAP_PORT_36f,
    REMAP_PORT_37f,
    REMAP_PORT_38f,
    REMAP_PORT_39f,
    REMAP_PORT_4f,
    REMAP_PORT_40f,
    REMAP_PORT_41f,
    REMAP_PORT_42f,
    REMAP_PORT_43f,
    REMAP_PORT_44f,
    REMAP_PORT_45f,
    REMAP_PORT_46f,
    REMAP_PORT_47f,
    REMAP_PORT_48f,
    REMAP_PORT_49f,
    REMAP_PORT_5f,
    REMAP_PORT_50f,
    REMAP_PORT_51f,
    REMAP_PORT_52f,
    REMAP_PORT_53f,
    REMAP_PORT_54f,
    REMAP_PORT_55f,
    REMAP_PORT_56f,
    REMAP_PORT_57f,
    REMAP_PORT_58f,
    REMAP_PORT_59f,
    REMAP_PORT_6f,
    REMAP_PORT_60f,
    REMAP_PORT_61f,
    REMAP_PORT_62f,
    REMAP_PORT_63f,
    REMAP_PORT_7f,
    REMAP_PORT_8f,
    REMAP_PORT_9f,
    REMARK_CFIf,
    REMARK_DOT1Pf,
    REMARK_OUTER_DOT1Pf,
    REMARK_OUTER_DSCPf,
    REMOTE_CPU_ENf,
    REMOTE_FAULTf,
    REMOTE_FAULT_DISABLEf,
    REMOTE_FAULT_STATUSf,
    REMOVE_FAILOVER_LPBKf,
    REMOVE_HG_HDR_SRC_PORTf,
    REMOVE_MH_SRC_PORTf,
    REMOVE_SGLP_FROM_L3_BITMAPf,
    REPLACED_ASSOC_DATAf,
    REPLACED_HITBITSf,
    REPLACEMENT_PTRf,
    REPLACE_DATAf,
    REPLACE_DATA0f,
    REPLACE_DATA1f,
    REPLACE_LENf,
    REPLICATIONf,
    REPLICATION_FIFOf,
    REPLICATION_MODEf,
    REPLICATION_OR_NHOP_INDEXf,
    REPL_GROUP_ADDRf,
    REPL_GROUP_INFO_TBLf,
    REPL_GROUP_INFO_TBL_PIPEf,
    REPL_HEAD_BASE_PTRf,
    REPL_HEAD_TBLf,
    REPL_HEAD_TBL_PIPEf,
    REPL_LIST_TBLf,
    REPL_LIST_TBL_PIPEf,
    REPL_STATE_TBLf,
    REPL_STATE_TBL_PIPEf,
    REP_WORDSf,
    REQUESTf,
    REQ_CNTf,
    REQ_SINGLEf,
    REQ_WORDSf,
    RESCALCOMPf,
    RESCAL_CTRLf,
    RESCAL_CTRL_DFSf,
    RESCAL_STATEf,
    RESEQ_DATA_RANGEf,
    RESEQ_EMPTY0f,
    RESEQ_EMPTY1f,
    RESERVEf,
    RESERVEDf,
    RESERVED4f,
    RESERVED_0f,
    RESERVED_0_Af,
    RESERVED_0_Bf,
    RESERVED_0_MASKf,
    RESERVED_1f,
    RESERVED_15_12f,
    RESERVED_16f,
    RESERVED_19f,
    RESERVED_2f,
    RESERVED_21f,
    RESERVED_3f,
    RESERVED_312f,
    RESERVED_32f,
    RESERVED_4f,
    RESERVED_415_413f,
    RESERVED_4_MASKf,
    RESERVED_5f,
    RESERVED_6f,
    RESERVED_7f,
    RESERVED_7_4f,
    RESERVED_8f,
    RESERVED_9f,
    RESERVED_BASE_VRF_L3IIF_OVIDf,
    RESERVED_BC_INDEXf,
    RESERVED_BITSf,
    RESERVED_BUBBLE_MOP_DISABLEf,
    RESERVED_ECMP_PTRf,
    RESERVED_ECMP_PTR0f,
    RESERVED_ECMP_PTR1f,
    RESERVED_EH_TMf,
    RESERVED_EVEN_PARITYf,
    RESERVED_EVEN_PARITY_0f,
    RESERVED_EVEN_PARITY_1f,
    RESERVED_EVEN_PARITY_2f,
    RESERVED_EVEN_PARITY_3f,
    RESERVED_EXTRA_WR_FIFO_OVERRUNf,
    RESERVED_FIELDf,
    RESERVED_FOR_ECOf,
    RESERVED_MASKf,
    RESERVED_NEXT_HOP_INDEXf,
    RESERVED_NEXT_HOP_INDEX0f,
    RESERVED_NEXT_HOP_INDEX1f,
    RESERVED_UUC_INDEXf,
    RESERVED_VT_PORT_GROUP_IDf,
    RESETf,
    RESETBf,
    RESET_ALLf,
    RESET_CNTf,
    RESET_ENABLEf,
    RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf,
    RESET_Nf,
    RESET_OFFSETf,
    RESET_OFFSET_CELLf,
    RESET_OFFSET_REDf,
    RESET_OFFSET_RED_CELLf,
    RESET_OFFSET_YELLOWf,
    RESET_OFFSET_YELLOW_CELLf,
    RESEVEDf,
    RESIDf,
    RESOLVED_SPEED_0f,
    RESOLVED_SPEED_1f,
    RESOLVED_SPEED_2f,
    RESOLVED_SPEED_3f,
    RESPONSIVEf,
    RESPONSIVE_DEFAULTf,
    RESPONSIVE_DEFAULT_INT_CNf,
    RESPONSIVE_GREEN_DROP_THDf,
    RESPONSIVE_RED_DROP_THDf,
    RESPONSIVE_YELLOW_DROP_THDf,
    RESREVED_0f,
    RESUME_LIMITf,
    RESUME_LIMIT_CALCULATEDf,
    RESUME_OFFSETf,
    RESUME_PORT_TMf,
    RESUME_QGROUP_TMf,
    RESUME_QUEUE_TMf,
    RESUME_RED_LIMITf,
    RESUME_RED_LIMIT_CALCULATEDf,
    RESUME_YELLOW_LIMITf,
    RESUME_YELLOW_LIMIT_CALCULATEDf,
    RESURRECTf,
    RESVf,
    RES_ENf,
    REVISIONf,
    REV_IDf,
    RFf,
    RFILDRf,
    RF_RBT_CTRLf,
    RF_TM_L0f,
    RF_TM_L1f,
    RF_TM_PORTf,
    RF_WBT_CTRLf,
    RIMDRf,
    RING_MODEf,
    RING_NUM_SBUS_ID_0f,
    RING_NUM_SBUS_ID_1f,
    RING_NUM_SBUS_ID_10f,
    RING_NUM_SBUS_ID_100f,
    RING_NUM_SBUS_ID_101f,
    RING_NUM_SBUS_ID_102f,
    RING_NUM_SBUS_ID_103f,
    RING_NUM_SBUS_ID_104f,
    RING_NUM_SBUS_ID_105f,
    RING_NUM_SBUS_ID_106f,
    RING_NUM_SBUS_ID_107f,
    RING_NUM_SBUS_ID_108f,
    RING_NUM_SBUS_ID_109f,
    RING_NUM_SBUS_ID_11f,
    RING_NUM_SBUS_ID_110f,
    RING_NUM_SBUS_ID_111f,
    RING_NUM_SBUS_ID_112f,
    RING_NUM_SBUS_ID_113f,
    RING_NUM_SBUS_ID_114f,
    RING_NUM_SBUS_ID_115f,
    RING_NUM_SBUS_ID_116f,
    RING_NUM_SBUS_ID_117f,
    RING_NUM_SBUS_ID_118f,
    RING_NUM_SBUS_ID_119f,
    RING_NUM_SBUS_ID_12f,
    RING_NUM_SBUS_ID_120f,
    RING_NUM_SBUS_ID_121f,
    RING_NUM_SBUS_ID_122f,
    RING_NUM_SBUS_ID_123f,
    RING_NUM_SBUS_ID_124f,
    RING_NUM_SBUS_ID_125f,
    RING_NUM_SBUS_ID_126f,
    RING_NUM_SBUS_ID_127f,
    RING_NUM_SBUS_ID_13f,
    RING_NUM_SBUS_ID_14f,
    RING_NUM_SBUS_ID_15f,
    RING_NUM_SBUS_ID_16f,
    RING_NUM_SBUS_ID_17f,
    RING_NUM_SBUS_ID_18f,
    RING_NUM_SBUS_ID_19f,
    RING_NUM_SBUS_ID_2f,
    RING_NUM_SBUS_ID_20f,
    RING_NUM_SBUS_ID_21f,
    RING_NUM_SBUS_ID_22f,
    RING_NUM_SBUS_ID_23f,
    RING_NUM_SBUS_ID_24f,
    RING_NUM_SBUS_ID_25f,
    RING_NUM_SBUS_ID_26f,
    RING_NUM_SBUS_ID_27f,
    RING_NUM_SBUS_ID_28f,
    RING_NUM_SBUS_ID_29f,
    RING_NUM_SBUS_ID_3f,
    RING_NUM_SBUS_ID_30f,
    RING_NUM_SBUS_ID_31f,
    RING_NUM_SBUS_ID_32f,
    RING_NUM_SBUS_ID_33f,
    RING_NUM_SBUS_ID_34f,
    RING_NUM_SBUS_ID_35f,
    RING_NUM_SBUS_ID_36f,
    RING_NUM_SBUS_ID_37f,
    RING_NUM_SBUS_ID_38f,
    RING_NUM_SBUS_ID_39f,
    RING_NUM_SBUS_ID_4f,
    RING_NUM_SBUS_ID_40f,
    RING_NUM_SBUS_ID_41f,
    RING_NUM_SBUS_ID_42f,
    RING_NUM_SBUS_ID_43f,
    RING_NUM_SBUS_ID_44f,
    RING_NUM_SBUS_ID_45f,
    RING_NUM_SBUS_ID_46f,
    RING_NUM_SBUS_ID_47f,
    RING_NUM_SBUS_ID_48f,
    RING_NUM_SBUS_ID_49f,
    RING_NUM_SBUS_ID_5f,
    RING_NUM_SBUS_ID_50f,
    RING_NUM_SBUS_ID_51f,
    RING_NUM_SBUS_ID_52f,
    RING_NUM_SBUS_ID_53f,
    RING_NUM_SBUS_ID_54f,
    RING_NUM_SBUS_ID_55f,
    RING_NUM_SBUS_ID_56f,
    RING_NUM_SBUS_ID_57f,
    RING_NUM_SBUS_ID_58f,
    RING_NUM_SBUS_ID_59f,
    RING_NUM_SBUS_ID_6f,
    RING_NUM_SBUS_ID_60f,
    RING_NUM_SBUS_ID_61f,
    RING_NUM_SBUS_ID_62f,
    RING_NUM_SBUS_ID_63f,
    RING_NUM_SBUS_ID_64f,
    RING_NUM_SBUS_ID_65f,
    RING_NUM_SBUS_ID_66f,
    RING_NUM_SBUS_ID_67f,
    RING_NUM_SBUS_ID_68f,
    RING_NUM_SBUS_ID_69f,
    RING_NUM_SBUS_ID_7f,
    RING_NUM_SBUS_ID_70f,
    RING_NUM_SBUS_ID_71f,
    RING_NUM_SBUS_ID_72f,
    RING_NUM_SBUS_ID_73f,
    RING_NUM_SBUS_ID_74f,
    RING_NUM_SBUS_ID_75f,
    RING_NUM_SBUS_ID_76f,
    RING_NUM_SBUS_ID_77f,
    RING_NUM_SBUS_ID_78f,
    RING_NUM_SBUS_ID_79f,
    RING_NUM_SBUS_ID_8f,
    RING_NUM_SBUS_ID_80f,
    RING_NUM_SBUS_ID_81f,
    RING_NUM_SBUS_ID_82f,
    RING_NUM_SBUS_ID_83f,
    RING_NUM_SBUS_ID_84f,
    RING_NUM_SBUS_ID_85f,
    RING_NUM_SBUS_ID_86f,
    RING_NUM_SBUS_ID_87f,
    RING_NUM_SBUS_ID_88f,
    RING_NUM_SBUS_ID_89f,
    RING_NUM_SBUS_ID_9f,
    RING_NUM_SBUS_ID_90f,
    RING_NUM_SBUS_ID_91f,
    RING_NUM_SBUS_ID_92f,
    RING_NUM_SBUS_ID_93f,
    RING_NUM_SBUS_ID_94f,
    RING_NUM_SBUS_ID_95f,
    RING_NUM_SBUS_ID_96f,
    RING_NUM_SBUS_ID_97f,
    RING_NUM_SBUS_ID_98f,
    RING_NUM_SBUS_ID_99f,
    RLD_STS_UPD_DISf,
    RMNG_REPSf,
    RMON_SELf,
    ROBUST_HASH_ENf,
    ROOT_RBRIDGE_NICKNAMEf,
    ROSC_THR1_INTR_CLEARf,
    ROSC_THR2_INTR_CLEARf,
    ROUNDTRIP_LATENCYf,
    RO_EN_Hf,
    RO_EN_Sf,
    RO_IO_CMOSf,
    RO_IO_NMOSf,
    RO_IO_PMOSf,
    RO_SVT_CMOSf,
    RO_SVT_NMOSf,
    RO_SVT_PMOSf,
    RO_UHVT_CMOSf,
    RO_UHVT_NMOSf,
    RO_UHVT_PMOSf,
    RO_ULVT_CMOSf,
    RO_ULVT_NMOSf,
    RO_ULVT_PMOSf,
    RPA_ID_PROFILEf,
    RPEf,
    RPE0f,
    RPE0_ECCERRf,
    RPE0_ECCERR_CLRf,
    RPE0_TMf,
    RPE1f,
    RPE1_ECCERRf,
    RPE1_ECCERR_CLRf,
    RPE1_TMf,
    RPE_ECC_CHECK_ENf,
    RPE_MAX_BUFLIMITf,
    RPE_MIN_BUFLIMITf,
    RPF_CHECK_FAIL_DROPf,
    RQE_COPYf,
    RQE_CPU_COSf,
    RQE_FREE_LISTf,
    RQE_LINK_LISTf,
    RQE_PARITY_ENf,
    RQE_Q_NUMf,
    RRLB_CNTf,
    RR_CNTf,
    RSELf,
    RSPANv_ADD_OPTIONAL_HEADERf,
    RSPANv_ADD_TRILL_OUTER_VLANf,
    RSPANv_RSPAN_VLAN_TAGf,
    RSRV_0f,
    RSRV_1f,
    RSTB_HWf,
    RSVDf,
    RSVD3_1f,
    RSVD_0f,
    RSVD_1f,
    RSVD_2f,
    RSVD_3f,
    RSVD_4f,
    RSVD_5f,
    RSVD_BASEf,
    RSVD_BASE_PTRf,
    RSVD_BC_IDXf,
    RSVD_COUNTf,
    RSVD_DVPf,
    RSVD_DVP_LAG_IDf,
    RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    RSVD_FLEX_CTR_BASE_COUNTER_IDX_0f,
    RSVD_FLEX_CTR_BASE_COUNTER_IDX_1f,
    RSVD_FLEX_CTR_POOL_NUMBERf,
    RSVD_FLEX_CTR_POOL_NUMBER_0f,
    RSVD_FLEX_CTR_POOL_NUMBER_1f,
    RSVD_FOR_QCNf,
    RSVD_L3MC_INDEXf,
    RSVD_MEMBER_COUNTf,
    RSVD_NEXT_HOP_INDEXf,
    RSVD_NHOP_ECMP_GROUPf,
    RSVD_PROT_NEXT_HOP_INDEXf,
    RSVD_SHARED_TABLE_IPMC_SIZEf,
    RSVD_SHARED_TABLE_L2MC_SIZEf,
    RSVD_SOURCE_VPf,
    RSVD_SVPf,
    RSVD_TGIDf,
    RSVD_TG_SIZEf,
    RSVD_UMC_IDXf,
    RSVD_UMC_INDEXf,
    RSVD_UUC_IDXf,
    RSVD_VFIf,
    RSVD_VPf,
    RSVD_VP_0f,
    RSVD_VP_1f,
    RSVD_VP_BASEf,
    RS_SOFT_RESETf,
    RTAGf,
    RTAG7_FLOW_BASED_HASH_LVMf,
    RTAG7_FLOW_BASED_HASH_PARITY_ENf,
    RTAG7_FLOW_BASED_HASH_PMf,
    RTAG7_FLOW_BASED_HASH_TMf,
    RTAG7_HASH_BIN_0_SELECT_Af,
    RTAG7_HASH_BIN_0_SELECT_Bf,
    RTAG7_HASH_BIN_1_SELECT_Af,
    RTAG7_HASH_BIN_1_SELECT_Bf,
    RTAG7_PORT_BASED_HASH_LVMf,
    RTAG7_PORT_BASED_HASH_PARITY_ENf,
    RTAG7_PORT_BASED_HASH_PMf,
    RTAG7_PORT_BASED_HASH_TMf,
    RTAG7_PORT_LBNf,
    RTUNEf,
    RUNf,
    RUNT_THRESHOLDf,
    RVSDf,
    RXBUF_THRESHOLDf,
    RXDATABUF_MEM_DCMf,
    RXDATABUF_MEM_TMf,
    RXPKTBUF_ECC_PROTECTION_ENf,
    RXRAMf,
    RXSTATUSBUF_ECC_PROTECTION_ENf,
    RXSTATUSBUF_MEM_DCMf,
    RXSTATUSBUF_MEM_TMf,
    RX_ANY_STARTf,
    RX_BFD_SESSION_INDEXf,
    RX_BFD_START_OFFSETf,
    RX_BFD_START_OFFSET_TYPEf,
    RX_CDC_DOUBLE_BIT_ERRf,
    RX_CDC_ECC_CTRL_ENf,
    RX_CDC_FORCE_DOUBLE_BIT_ERRf,
    RX_CDC_FORCE_SINGLE_BIT_ERRf,
    RX_CDC_MEM_CTRL_TMf,
    RX_CDC_SINGLE_BIT_ERRf,
    RX_DATA_OVERRUNf,
    RX_DATA_OVERRUN_PORT0f,
    RX_DATA_OVERRUN_PORT1f,
    RX_DATA_OVERRUN_PORT2f,
    RX_DATA_OVERRUN_PORT3f,
    RX_ENf,
    RX_FLEX_TDM_ENABLEf,
    RX_FLOWCONTROL_REQ_FULLf,
    RX_LLFC_ENf,
    RX_LLFC_FC_OBJ_LOGICALf,
    RX_LLFC_FC_OBJ_PHYSICALf,
    RX_LLFC_MSG_TYPE_LOGICALf,
    RX_LLFC_MSG_TYPE_PHYSICALf,
    RX_MAX_SIZEf,
    RX_MSG_OVERFLOWf,
    RX_PAUSE_BIT_POSf,
    RX_PAUSE_CAPABILITYf,
    RX_PAUSE_ENf,
    RX_PAUSE_OVERRIDE_CONTROLf,
    RX_PAUSE_STATUS_CHANGEf,
    RX_PFC_ENf,
    RX_PKT_OVERFLOWf,
    RX_SAf,
    RX_TS_DELAY_REQ_DROPf,
    RX_TS_DELAY_REQ_TO_CPUf,
    RX_TS_DELAY_RESP_DROPf,
    RX_TS_DELAY_RESP_TO_CPUf,
    RX_TS_FOLLOW_UP_DROPf,
    RX_TS_FOLLOW_UP_TO_CPUf,
    RX_TS_MEM_CTRL_TMf,
    RX_TS_MEM_DOUBLE_BIT_ERRf,
    RX_TS_MEM_ECC_CTRL_ENf,
    RX_TS_MEM_FORCE_DOUBLE_BIT_ERRf,
    RX_TS_MEM_FORCE_SINGLE_BIT_ERRf,
    RX_TS_MEM_SINGLE_BIT_ERRf,
    RX_TS_MSG_TYPE_11_DROPf,
    RX_TS_MSG_TYPE_11_TO_CPUf,
    RX_TS_MSG_TYPE_12_DROPf,
    RX_TS_MSG_TYPE_12_TO_CPUf,
    RX_TS_MSG_TYPE_13_DROPf,
    RX_TS_MSG_TYPE_13_TO_CPUf,
    RX_TS_MSG_TYPE_14_DROPf,
    RX_TS_MSG_TYPE_14_TO_CPUf,
    RX_TS_MSG_TYPE_15_DROPf,
    RX_TS_MSG_TYPE_15_TO_CPUf,
    RX_TS_MSG_TYPE_4_DROPf,
    RX_TS_MSG_TYPE_4_TO_CPUf,
    RX_TS_MSG_TYPE_5_DROPf,
    RX_TS_MSG_TYPE_5_TO_CPUf,
    RX_TS_MSG_TYPE_6_DROPf,
    RX_TS_MSG_TYPE_6_TO_CPUf,
    RX_TS_MSG_TYPE_7_DROPf,
    RX_TS_MSG_TYPE_7_TO_CPUf,
    RX_TS_PDELAY_REQ_DROPf,
    RX_TS_PDELAY_REQ_TO_CPUf,
    RX_TS_PDELAY_RESP_DROPf,
    RX_TS_PDELAY_RESP_FOLLOW_UP_DROPf,
    RX_TS_PDELAY_RESP_FOLLOW_UP_TO_CPUf,
    RX_TS_PDELAY_RESP_TO_CPUf,
    RX_TS_SYNC_DROPf,
    RX_TS_SYNC_TO_CPUf,
    RX_VEC0f,
    RX_VEC1f,
    RX_VEC2f,
    RX_VEC3f,
    R_CHANGE_DOT1Pf,
    R_CHANGE_DSCPf,
    R_CHANGE_ECNf,
    R_CHANGE_INNER_CFIf,
    R_CHANGE_OUTER_CFIf,
    R_COUNTf,
    R_DROPf,
    R_HG_CONGESTION_CLASS_CHANGEf,
    R_HG_CONGESTION_CLASS_NEWf,
    R_HG_DP_CHANGEf,
    R_HG_DP_NEWf,
    R_HG_INT_PRI_CHANGEf,
    R_HG_INT_PRI_NEWf,
    R_NEW_DOT1Pf,
    R_NEW_DSCPf,
    R_NEW_ECNf,
    R_NEW_INNER_CFIf,
    R_NEW_INNER_PRIf,
    R_NEW_OUTER_CFIf,
    R_REPLACE_INNER_PRIf,
    SAf,
    SAME_SPACINGf,
    SAMPLESf,
    SAMPLE_COUNTf,
    SAMPLE_POOLf,
    SAMPLE_POOL_SNAPSHOTf,
    SA_HIf,
    SA_LOf,
    SA_UPDATE_ENABLEf,
    SBUSACK_ERRORf,
    SBUSACK_NACKf,
    SBUSACK_TIMEOUTf,
    SBUSACK_WRONG_BEATCOUNTf,
    SBUSACK_WRONG_OPCODEf,
    SBUSDMA_ACTIVEf,
    SBUSDMA_CH0_2BIT_ECCERRf,
    SBUSDMA_CH0_DONEf,
    SBUSDMA_CH1_2BIT_ECCERRf,
    SBUSDMA_CH1_DONEf,
    SBUSDMA_CH2_2BIT_ECCERRf,
    SBUSDMA_CH2_DONEf,
    SBUSDMA_ECCERRf,
    SBUS_ADDRf,
    SBUS_ARB_BLOCK_CNTf,
    SBUS_BCAST_BLOCK_IDf,
    SBUS_BLOCK_127_64_INTRf,
    SBUS_CHAIN_LASTf,
    SBUS_SLAVE_INTERRUPTSf,
    SBUS_SPACINGf,
    SBUS_SPLIT_ERR_CHK_OVERRIDEf,
    SBUS_TIMEOUT_CNTf,
    SBUS_TIMEOUT_ENf,
    SCALEf,
    SCANCHAIN_ASSEMBLY_ST_ADDRf,
    SCANOUT_COUNT_UPPERf,
    SCHAN_ERRORf,
    SCHAN_OP_DONEf,
    SCPf,
    SC_RBT_CTRLf,
    SC_R_CPU_INT_ENf,
    SC_R_CPU_INT_STATf,
    SC_R_ERRf,
    SC_R_NAKf,
    SC_S_CPU_INT_ENf,
    SC_S_CPU_INT_STATf,
    SC_S_ERRf,
    SC_S_NAKf,
    SC_WBT_CTRLf,
    SD_TAGv_BC_DROPf,
    SD_TAGv_CLASS_IDf,
    SD_TAGv_DVPf,
    SD_TAGv_DVP_IS_NETWORK_PORTf,
    SD_TAGv_ETAG_DEf,
    SD_TAGv_ETAG_DOT1P_MAPPING_PTRf,
    SD_TAGv_ETAG_PCPf,
    SD_TAGv_ETAG_PCP_DE_SOURCEf,
    SD_TAGv_FLEX_CTR_BASE_COUNTER_IDXf,
    SD_TAGv_FLEX_CTR_OFFSET_MODEf,
    SD_TAGv_FLEX_CTR_POOL_NUMBERf,
    SD_TAGv_HG_ADD_SYS_RSVD_VIDf,
    SD_TAGv_HG_CHANGE_DESTINATIONf,
    SD_TAGv_HG_HDR_SELf,
    SD_TAGv_HG_L3_OVERRIDEf,
    SD_TAGv_HG_LEARN_OVERRIDEf,
    SD_TAGv_HG_MC_DST_MODIDf,
    SD_TAGv_HG_MC_DST_PORT_NUMf,
    SD_TAGv_HG_MODIFY_ENABLEf,
    SD_TAGv_NEW_CFIf,
    SD_TAGv_NEW_PRIf,
    SD_TAGv_RESERVED_0f,
    SD_TAGv_RESERVED_2f,
    SD_TAGv_RSVD_DVPf,
    SD_TAGv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    SD_TAGv_RSVD_FLEX_CTR_POOL_NUMBERf,
    SD_TAGv_SD_TAG_ACTION_IF_NOT_PRESENTf,
    SD_TAGv_SD_TAG_ACTION_IF_PRESENTf,
    SD_TAGv_SD_TAG_DOT1P_MAPPING_PTRf,
    SD_TAGv_SD_TAG_DOT1P_PRI_SELECTf,
    SD_TAGv_SD_TAG_REMARK_CFIf,
    SD_TAGv_SD_TAG_TPID_INDEXf,
    SD_TAGv_SD_TAG_VIDf,
    SD_TAGv_UMC_DROPf,
    SD_TAGv_UUC_DROPf,
    SD_TAGv_VNTAG_ACTIONSf,
    SD_TAGv_VNTAG_DST_VIFf,
    SD_TAGv_VNTAG_FORCE_Lf,
    SD_TAGv_VNTAG_Pf,
    SD_TAG_ACTION_IF_NOT_PRESENTf,
    SD_TAG_ACTION_IF_PRESENTf,
    SD_TAG_DOT1P_MAPPING_PTRf,
    SD_TAG_DOT1P_PRI_SELECTf,
    SD_TAG_MODEf,
    SD_TAG_NEW_CFIf,
    SD_TAG_NEW_PRIf,
    SD_TAG_PRESENTf,
    SD_TAG_REMARK_CFIf,
    SD_TAG_TPID_INDEXf,
    SD_TAG_VFI_ENABLEf,
    SD_TAG_VIDf,
    SEARCH_MASKf,
    SECOND_TIMEf,
    SECOND_VALUEf,
    SEEDf,
    SEED_1f,
    SEED_2f,
    SELf,
    SELECTf,
    SELECTOR_0_ENf,
    SELECTOR_1_ENf,
    SELECTOR_2_ENf,
    SELECTOR_3_ENf,
    SELECTOR_4_ENf,
    SELECTOR_5_ENf,
    SELECTOR_6_ENf,
    SELECTOR_7_ENf,
    SELECTOR_FOR_BIT_0f,
    SELECTOR_FOR_BIT_1f,
    SELECTOR_FOR_BIT_2f,
    SELECTOR_FOR_BIT_3f,
    SELECTOR_FOR_BIT_4f,
    SELECTOR_FOR_BIT_5f,
    SELECTOR_FOR_BIT_6f,
    SELECTOR_FOR_BIT_7f,
    SELECT_CURRENT_USED_ENTRIESf,
    SELECT_SP_GPP_ATTRIBUTESf,
    SELECT_SP_GPP_ATTRIBUTES_MODBASEf,
    SELECT_SP_ING_PORTf,
    SEL_INTR_ON_DESC_OR_PKTf,
    SEMAPHOREf,
    SENSOR_IDXf,
    SENSOR_TYPEf,
    SEQUENCER_INITf,
    SEQUENCE_IDf,
    SEQ_MASK_CEN_ROSCf,
    SEQ_MASK_PVT_MNTRf,
    SEQ_MASK_RMT_ROSCf,
    SEQ_NUMf,
    SERf,
    SER0_MEM0_TMf,
    SER0_MEM1_TMf,
    SER1_MEM0_TMf,
    SER1_MEM1_TMf,
    SER_BYPASSf,
    SER_CHECK_FAILf,
    SER_FAIL_1Bf,
    SER_FIFO_NON_EMPTYf,
    SER_FIFO_NOT_EMPTYf,
    SER_INTRf,
    SER_RANGE_ENABLEf,
    SET_PPD2_OPCODEf,
    SET_PROT_STATUSf,
    SFLOWv_ADD_OPTIONAL_HEADERf,
    SFLOWv_ADD_SFLOW_OUTER_VLANf,
    SFLOWv_ADD_TRILL_OUTER_VLANf,
    SFLOWv_SFLOW_HEADER_DAf,
    SFLOWv_SFLOW_HEADER_DA_SAf,
    SFLOWv_SFLOW_HEADER_ETYPEf,
    SFLOWv_SFLOW_HEADER_ETYPE_V4_UDPf,
    SFLOWv_SFLOW_HEADER_SAf,
    SFLOWv_SFLOW_HEADER_UDPf,
    SFLOWv_SFLOW_HEADER_V4f,
    SFLOWv_SFLOW_HEADER_VLAN_TAGf,
    SFLOWv_UNTAG_PAYLOADf,
    SFLOW_EGR_THRESHOLD_PARITY_ENf,
    SFLOW_HEADERf,
    SFLOW_ING_DATA_SOURCE_LVMf,
    SFLOW_ING_DATA_SOURCE_PARITY_ENf,
    SFLOW_ING_DATA_SOURCE_TMf,
    SFLOW_ING_FLEX_DATA_SOURCE_LVMf,
    SFLOW_ING_FLEX_DATA_SOURCE_PARITY_ENf,
    SFLOW_ING_FLEX_DATA_SOURCE_TMf,
    SFLOW_SETf,
    SFLOW_SET_ENABLEf,
    SF_MODID0f,
    SF_MODID0_VALIDf,
    SF_MODID1f,
    SF_MODID1_VALIDf,
    SF_SRC_MODID_CHECK_PARITY_ENf,
    SGf,
    SGN_DETf,
    SHAPER_CONTROLf,
    SHAREDf,
    SHARED_ALPHAf,
    SHARED_COUNTf,
    SHARED_FRAG_ID_ENABLEf,
    SHARED_LIMITf,
    SHARED_LIMIT_ENABLEf,
    SHARED_MAX_USAGEf,
    SHARED_RED_LIMITf,
    SHARED_RESUMEf,
    SHARED_RESUME_LIMITf,
    SHARED_TABLE_IPMC_SIZEf,
    SHARED_TABLE_L2MC_SIZEf,
    SHARED_YELLOW_LIMITf,
    SHIFT_SELECTf,
    SHORT_TDMf,
    SIGNATUREf,
    SIG_DETf,
    SINGLE_PORT_MODE_SPEED_100Gf,
    SIPf,
    SIP_MASKf,
    SISTER_SPACINGf,
    SIT_ICFI_ACTIONf,
    SIT_IPRI_ACTIONf,
    SIT_ITAG_ACTIONf,
    SIT_OCFI_ACTIONf,
    SIT_OPRI_ACTIONf,
    SIT_OTAG_ACTIONf,
    SIT_PITAG_ACTIONf,
    SKIPf,
    SKIP_CRCf,
    SKIP_NUM_BYTESf,
    SKIP_STARTf,
    SLAVE_ABORTf,
    SLAVE_PECf,
    SLAVE_RD_EVENT_ENf,
    SLAVE_RD_STATUSf,
    SLAVE_RX_EVENTf,
    SLAVE_RX_EVENT_ENf,
    SLAVE_RX_FIFO_FLUSHf,
    SLAVE_RX_FIFO_FULLf,
    SLAVE_RX_FIFO_FULL_ENf,
    SLAVE_RX_FIFO_THRESHOLDf,
    SLAVE_RX_PKT_COUNTf,
    SLAVE_RX_THRESHOLD_HITf,
    SLAVE_RX_THRESHOLD_HIT_ENf,
    SLAVE_SMBUS_RD_DATAf,
    SLAVE_SMBUS_WR_DATAf,
    SLAVE_START_BUSYf,
    SLAVE_START_BUSY_COMMANDf,
    SLAVE_START_BUSY_ENf,
    SLAVE_STATUSf,
    SLAVE_TX_FIFO_FLUSHf,
    SLAVE_TX_UNDERRUN_ENf,
    SLAVE_WR_STATUSf,
    SLICE1_0_PAIRINGf,
    SLICE3_2_PAIRINGf,
    SLICE_0f,
    SLICE_0_DOUBLE_WIDE_KEY_SELECTf,
    SLICE_0_DOUBLE_WIDE_MODEf,
    SLICE_0_EVEN_LVMf,
    SLICE_0_EVEN_METER_TMf,
    SLICE_0_F1f,
    SLICE_0_F2f,
    SLICE_0_F3f,
    SLICE_0_F4f,
    SLICE_0_F6f,
    SLICE_0_F7f,
    SLICE_0_F8f,
    SLICE_0_IPV6_KEY_MODEf,
    SLICE_0_IP_FIELD_SELECTf,
    SLICE_0_LVMf,
    SLICE_0_MODEf,
    SLICE_0_ODD_LVMf,
    SLICE_0_ODD_METER_TMf,
    SLICE_0_PDAf,
    SLICE_0_S_TYPE_SELf,
    SLICE_0_TMf,
    SLICE_1f,
    SLICE_10_LVMf,
    SLICE_10_PDAf,
    SLICE_11_LVMf,
    SLICE_11_PDAf,
    SLICE_1_DOUBLE_WIDE_KEY_SELECTf,
    SLICE_1_DOUBLE_WIDE_MODEf,
    SLICE_1_EVEN_LVMf,
    SLICE_1_EVEN_METER_TMf,
    SLICE_1_F1f,
    SLICE_1_F2f,
    SLICE_1_F3f,
    SLICE_1_F4f,
    SLICE_1_F6f,
    SLICE_1_F7f,
    SLICE_1_F8f,
    SLICE_1_IPV6_KEY_MODEf,
    SLICE_1_IP_FIELD_SELECTf,
    SLICE_1_LVMf,
    SLICE_1_MODEf,
    SLICE_1_ODD_LVMf,
    SLICE_1_ODD_METER_TMf,
    SLICE_1_PDAf,
    SLICE_1_S_TYPE_SELf,
    SLICE_1_TMf,
    SLICE_2f,
    SLICE_2_DOUBLE_WIDE_KEY_SELECTf,
    SLICE_2_DOUBLE_WIDE_MODEf,
    SLICE_2_EVEN_LVMf,
    SLICE_2_EVEN_METER_TMf,
    SLICE_2_F1f,
    SLICE_2_F2f,
    SLICE_2_F3f,
    SLICE_2_F4f,
    SLICE_2_F6f,
    SLICE_2_F7f,
    SLICE_2_F8f,
    SLICE_2_IPV6_KEY_MODEf,
    SLICE_2_IP_FIELD_SELECTf,
    SLICE_2_LVMf,
    SLICE_2_MODEf,
    SLICE_2_ODD_LVMf,
    SLICE_2_ODD_METER_TMf,
    SLICE_2_PDAf,
    SLICE_2_S_TYPE_SELf,
    SLICE_2_TMf,
    SLICE_3f,
    SLICE_3_DOUBLE_WIDE_KEY_SELECTf,
    SLICE_3_DOUBLE_WIDE_MODEf,
    SLICE_3_EVEN_LVMf,
    SLICE_3_EVEN_METER_TMf,
    SLICE_3_F1f,
    SLICE_3_F2f,
    SLICE_3_F3f,
    SLICE_3_F4f,
    SLICE_3_F6f,
    SLICE_3_F7f,
    SLICE_3_F8f,
    SLICE_3_IPV6_KEY_MODEf,
    SLICE_3_IP_FIELD_SELECTf,
    SLICE_3_LVMf,
    SLICE_3_MODEf,
    SLICE_3_ODD_LVMf,
    SLICE_3_ODD_METER_TMf,
    SLICE_3_PDAf,
    SLICE_3_S_TYPE_SELf,
    SLICE_3_TMf,
    SLICE_4_LVMf,
    SLICE_4_PDAf,
    SLICE_5_LVMf,
    SLICE_5_PDAf,
    SLICE_6_LVMf,
    SLICE_6_PDAf,
    SLICE_7_LVMf,
    SLICE_7_PDAf,
    SLICE_8_LVMf,
    SLICE_8_PDAf,
    SLICE_9_LVMf,
    SLICE_9_PDAf,
    SLICE_ENABLE_SLICE_0f,
    SLICE_ENABLE_SLICE_1f,
    SLICE_ENABLE_SLICE_2f,
    SLICE_ENABLE_SLICE_3f,
    SLICE_IDf,
    SLICE_TMf,
    SMBCLK_INf,
    SMBCLK_OUT_ENf,
    SMBDAT_INf,
    SMBDAT_OUT_ENf,
    SMBUS_IDLE_TIMEf,
    SMBUS_PROTOCOLf,
    SMB_ENf,
    SNAPf,
    SNAPSHOT_DONE_DELAYf,
    SNAP_OTHER_DECODE_ENABLEf,
    SNAT_MISS_COPY_TOCPUf,
    SOFT_RESETf,
    SOPf,
    SOP_CELLf,
    SOP_DISCARD_MODEf,
    SOP_EOP_ERRf,
    SOP_EOP_ERR_PORT0f,
    SOP_EOP_ERR_PORT1f,
    SOP_EOP_ERR_PORT2f,
    SOP_EOP_ERR_PORT3f,
    SOP_SEENf,
    SOP_THRESHOLDf,
    SOT_ICFI_ACTIONf,
    SOT_IPRI_ACTIONf,
    SOT_ITAG_ACTIONf,
    SOT_OCFI_ACTIONf,
    SOT_OPRI_ACTIONf,
    SOT_OTAG_ACTIONf,
    SOT_POTAG_ACTIONf,
    SOURCE_CLASSf,
    SOURCE_CLASS_MASKf,
    SOURCE_CLASS_MODEf,
    SOURCE_FIELDf,
    SOURCE_FIELD_MASKf,
    SOURCE_OVERFLOWf,
    SOURCE_PORT_NUMBERf,
    SOURCE_PORT_NUMBER_MASKf,
    SOURCE_TRUNK_MAP_ECC_ENf,
    SOURCE_TRUNK_MAP_MODBASE_LVMf,
    SOURCE_TRUNK_MAP_MODBASE_PAR_ENf,
    SOURCE_TRUNK_MAP_MODBASE_TMf,
    SOURCE_TRUNK_MAP_TMf,
    SOURCE_TYPEf,
    SOURCE_VPf,
    SOURCE_VP_2_TMf,
    SOURCE_VP_ECC_ENf,
    SOURCE_VP_TMf,
    SOURCE_VP_TM0D3f,
    SOURCE_VP_TM1D0f,
    SOURCE_VP_TM1D1f,
    SOURCE_VP_TM1D2f,
    SOURCE_VP_TM1D3f,
    SP0_PTR0_VLDf,
    SP0_PTR1_VLDf,
    SP1_PTR0_VLDf,
    SP1_PTR1_VLDf,
    SP2_PTR0_VLDf,
    SP2_PTR1_VLDf,
    SP3_PTR0_VLDf,
    SP3_PTR1_VLDf,
    SPACINGf,
    SPAPf,
    SPAREf,
    SPARE_HIGHf,
    SPARE_LOWf,
    SPBRf,
    SPDX_RBT_CTRLf,
    SPDX_WBT_CTRLf,
    SPEf,
    SPECIAL_PACKET_INDICATORf,
    SPECIAL_PACKET_TYPEf,
    SPEEDf,
    SPEED_MODEf,
    SPIDf,
    SPID_OVERRIDEf,
    SPIFf,
    SPIFEf,
    SPIM_RST_OVERRIDEf,
    SPIS_RST_OVERRIDEf,
    SPI_INTERRUPTf,
    SPI_MASTER_SLAVE_MODEf,
    SP_BST_PROFILE_SHAREDf,
    SP_BST_STAT_PORT_COUNTf,
    SP_GLOBAL_SHARED_CNTf,
    SP_GLOBAL_SHARED_PROFILEf,
    SP_IDf,
    SP_LIMIT_STATEf,
    SP_SHARED_TRIGGERf,
    SP_SHARED_TRIGGER_STATUSf,
    SP_TREEf,
    SP_TREE_PORT0f,
    SP_TREE_PORT1f,
    SP_TREE_PORT10f,
    SP_TREE_PORT100f,
    SP_TREE_PORT101f,
    SP_TREE_PORT102f,
    SP_TREE_PORT103f,
    SP_TREE_PORT104f,
    SP_TREE_PORT105f,
    SP_TREE_PORT106f,
    SP_TREE_PORT107f,
    SP_TREE_PORT108f,
    SP_TREE_PORT109f,
    SP_TREE_PORT11f,
    SP_TREE_PORT110f,
    SP_TREE_PORT111f,
    SP_TREE_PORT112f,
    SP_TREE_PORT113f,
    SP_TREE_PORT114f,
    SP_TREE_PORT115f,
    SP_TREE_PORT116f,
    SP_TREE_PORT117f,
    SP_TREE_PORT118f,
    SP_TREE_PORT119f,
    SP_TREE_PORT12f,
    SP_TREE_PORT120f,
    SP_TREE_PORT121f,
    SP_TREE_PORT122f,
    SP_TREE_PORT123f,
    SP_TREE_PORT124f,
    SP_TREE_PORT125f,
    SP_TREE_PORT126f,
    SP_TREE_PORT127f,
    SP_TREE_PORT128f,
    SP_TREE_PORT129f,
    SP_TREE_PORT13f,
    SP_TREE_PORT130f,
    SP_TREE_PORT131f,
    SP_TREE_PORT132f,
    SP_TREE_PORT133f,
    SP_TREE_PORT134f,
    SP_TREE_PORT135f,
    SP_TREE_PORT14f,
    SP_TREE_PORT15f,
    SP_TREE_PORT16f,
    SP_TREE_PORT17f,
    SP_TREE_PORT18f,
    SP_TREE_PORT19f,
    SP_TREE_PORT2f,
    SP_TREE_PORT20f,
    SP_TREE_PORT21f,
    SP_TREE_PORT22f,
    SP_TREE_PORT23f,
    SP_TREE_PORT24f,
    SP_TREE_PORT25f,
    SP_TREE_PORT26f,
    SP_TREE_PORT27f,
    SP_TREE_PORT28f,
    SP_TREE_PORT29f,
    SP_TREE_PORT3f,
    SP_TREE_PORT30f,
    SP_TREE_PORT31f,
    SP_TREE_PORT32f,
    SP_TREE_PORT33f,
    SP_TREE_PORT34f,
    SP_TREE_PORT35f,
    SP_TREE_PORT36f,
    SP_TREE_PORT37f,
    SP_TREE_PORT38f,
    SP_TREE_PORT39f,
    SP_TREE_PORT4f,
    SP_TREE_PORT40f,
    SP_TREE_PORT41f,
    SP_TREE_PORT42f,
    SP_TREE_PORT43f,
    SP_TREE_PORT44f,
    SP_TREE_PORT45f,
    SP_TREE_PORT46f,
    SP_TREE_PORT47f,
    SP_TREE_PORT48f,
    SP_TREE_PORT49f,
    SP_TREE_PORT5f,
    SP_TREE_PORT50f,
    SP_TREE_PORT51f,
    SP_TREE_PORT52f,
    SP_TREE_PORT53f,
    SP_TREE_PORT54f,
    SP_TREE_PORT55f,
    SP_TREE_PORT56f,
    SP_TREE_PORT57f,
    SP_TREE_PORT58f,
    SP_TREE_PORT59f,
    SP_TREE_PORT6f,
    SP_TREE_PORT60f,
    SP_TREE_PORT61f,
    SP_TREE_PORT62f,
    SP_TREE_PORT63f,
    SP_TREE_PORT64f,
    SP_TREE_PORT65f,
    SP_TREE_PORT66f,
    SP_TREE_PORT67f,
    SP_TREE_PORT68f,
    SP_TREE_PORT69f,
    SP_TREE_PORT7f,
    SP_TREE_PORT70f,
    SP_TREE_PORT71f,
    SP_TREE_PORT72f,
    SP_TREE_PORT73f,
    SP_TREE_PORT74f,
    SP_TREE_PORT75f,
    SP_TREE_PORT76f,
    SP_TREE_PORT77f,
    SP_TREE_PORT78f,
    SP_TREE_PORT79f,
    SP_TREE_PORT8f,
    SP_TREE_PORT80f,
    SP_TREE_PORT81f,
    SP_TREE_PORT82f,
    SP_TREE_PORT83f,
    SP_TREE_PORT84f,
    SP_TREE_PORT85f,
    SP_TREE_PORT86f,
    SP_TREE_PORT87f,
    SP_TREE_PORT88f,
    SP_TREE_PORT89f,
    SP_TREE_PORT9f,
    SP_TREE_PORT90f,
    SP_TREE_PORT91f,
    SP_TREE_PORT92f,
    SP_TREE_PORT93f,
    SP_TREE_PORT94f,
    SP_TREE_PORT95f,
    SP_TREE_PORT96f,
    SP_TREE_PORT97f,
    SP_TREE_PORT98f,
    SP_TREE_PORT99f,
    SP_TRIGGEREDf,
    SRAM_ECC_INTRf,
    SRAM_OSC_0_BURNINf,
    SRAM_OSC_0_NENf,
    SRAM_OSC_0_PENf,
    SRAM_OSC_1_BURNINf,
    SRAM_OSC_1_NENf,
    SRAM_OSC_1_PENf,
    SRAM_OSC_2_BURNINf,
    SRAM_OSC_2_NENf,
    SRAM_OSC_2_PENf,
    SRAM_OSC_3_BURNINf,
    SRAM_OSC_3_NENf,
    SRAM_OSC_3_PENf,
    SRAM_PDA_IN_AFEC0f,
    SRAM_PDA_IN_AFEC1f,
    SRAM_PDA_IN_AFEC2f,
    SRAM_PDA_IN_AFEC3f,
    SRAM_PDA_IN_AIOf,
    SRAM_PDA_IN_BVNf,
    SRAM_PDA_IN_BVNDf,
    SRAM_PDA_IN_FSKf,
    SRAM_PDA_IN_GFXf,
    SRAM_PDA_IN_HVDf,
    SRAM_PDA_IN_LEAPf,
    SRAM_PDA_IN_M2MC1f,
    SRAM_PDA_IN_MOCAMACf,
    SRAM_PDA_IN_MOCAPHYf,
    SRAM_PDA_IN_RAAGA0f,
    SRAM_PDA_IN_SDS0f,
    SRAM_PDA_IN_SDS1f,
    SRAM_PDA_IN_SDS2f,
    SRAM_PDA_IN_SDS3f,
    SRAM_PDA_IN_SIDf,
    SRAM_PDA_IN_V3Df,
    SRAM_PDA_IN_VECf,
    SRAM_PDA_OUT_AFEC0f,
    SRAM_PDA_OUT_AFEC1f,
    SRAM_PDA_OUT_AFEC2f,
    SRAM_PDA_OUT_AFEC3f,
    SRAM_PDA_OUT_AIOf,
    SRAM_PDA_OUT_BVNf,
    SRAM_PDA_OUT_BVNDf,
    SRAM_PDA_OUT_FSKf,
    SRAM_PDA_OUT_GFXf,
    SRAM_PDA_OUT_HVDf,
    SRAM_PDA_OUT_LEAPf,
    SRAM_PDA_OUT_M2MC1f,
    SRAM_PDA_OUT_MOCAMACf,
    SRAM_PDA_OUT_MOCAPHYf,
    SRAM_PDA_OUT_RAAGA0f,
    SRAM_PDA_OUT_SDS0f,
    SRAM_PDA_OUT_SDS1f,
    SRAM_PDA_OUT_SDS2f,
    SRAM_PDA_OUT_SDS3f,
    SRAM_PDA_OUT_SIDf,
    SRAM_PDA_OUT_V3Df,
    SRAM_PDA_OUT_VECf,
    SRAM_PROCESSf,
    SRAM_TYPEf,
    SRCMOD_INDEXf,
    SRCROUTE_TOCPUf,
    SRC_COMPRESSION_RAM_PARITY_CONTROLf,
    SRC_CONTAINER_A_SELf,
    SRC_CONTAINER_B_SELf,
    SRC_DISCARDf,
    SRC_DISCARD0f,
    SRC_DISCARD1f,
    SRC_DST_CONTAINER_0_SELf,
    SRC_DST_CONTAINER_1_SELf,
    SRC_HGf,
    SRC_HIGIG_TYPEf,
    SRC_IS_NIV_UPLINK_PORTf,
    SRC_MODIDf,
    SRC_MODID_EGRESS_BLOCK_LVMf,
    SRC_MODID_EGRESS_BLOCK_TMf,
    SRC_MODID_EGRESS_PARITY_ENf,
    SRC_MODID_INGRESS_BLOCK_LVMf,
    SRC_MODID_INGRESS_BLOCK_PARITY_ENf,
    SRC_MODID_INGRESS_BLOCK_TMf,
    SRC_NIV_VIF_IDf,
    SRC_PORTf,
    SRC_PORT_ERRORf,
    SRC_PORT_NUMf,
    SRC_PVLAN_PORT_TYPEf,
    SRC_REALM_IDf,
    SRC_REMOVAL_ENf,
    SRC_REMOVAL_EN_FOR_REDIRECT_TO_NHIf,
    SRC_ROUTEf,
    SRC_SYS_PORT_IDf,
    SRC_TRUNKf,
    SRC_VP_2_PARITY_ENf,
    SRP_FWD_ACTIONf,
    SRP_PKT_TO_CPUf,
    SSC_LIMITf,
    SSC_MODEf,
    SSC_STEPf,
    STACK_MODEf,
    STAGE_NUMBERf,
    STARTf,
    START_ADDRf,
    START_ADDRESSf,
    START_BITf,
    START_BY_START_ERR_CLRf,
    START_BY_START_ERR_ENf,
    START_BY_START_ERR_STATf,
    START_CFAP_INITf,
    START_TIMESTAMPf,
    STATf,
    STATEf,
    STATICMOVE_TOCPUf,
    STATION_MOVEf,
    STATS_INTF_QUEUE_LISTf,
    STATS_PAR_ENf,
    STATUSf,
    STATUS_SELf,
    STAT_MODEf,
    STAT_RESETf,
    STAT_SELECTf,
    STAT_UPDATEf,
    STGf,
    STG_CHECK_ENABLEf,
    STKPTRf,
    STNMOVE_ON_L2SRC_DISCf,
    STOP_LS_ON_CHANGEf,
    STOP_LS_ON_FIRST_CHANGEf,
    STOP_PAUSE_SCAN_ON_CHANGEf,
    STOP_PAUSE_SCAN_ON_FIRST_CHANGEf,
    STORM_CONTROL_METER_CONFIG_PARITY_ENf,
    STORM_PARITY_ENf,
    STRAP_CMICM_CHIPID_TO_SPI_SLAVEf,
    STRAP_CMICM_EEPROM_LOAD_ENABLEf,
    STRAP_CMICM_EXT_UC_IS_SPIf,
    STRAP_CMICM_EXT_UC_PRESENTf,
    STRAP_CMICM_I2C_DEBUG_MODEf,
    STRAP_CMICM_I2C_SA0f,
    STRAP_CMICM_I2C_SA1f,
    STRAP_CMICM_LED0_RETIMINGFLOPSf,
    STRAP_CMICM_LED1_RETIMINGFLOPSf,
    STRAP_CMICM_LED2_RETIMINGFLOPSf,
    STRAP_CMICM_MCS_PRESENTf,
    STRAP_CMICM_PCIE_PRESENTf,
    STRAP_CMICM_RESET_SEQf,
    STRAP_CMICM_SPI_CODE_SIZEf,
    STRAP_CMICM_SPI_MASTER_CLK_DIVf,
    STRENGTHf,
    STRICT_PREAMBLEf,
    STRIP_CRCf,
    STRIP_PAD_ENf,
    STWR_ECC_ERRf,
    STWT_ADDR_DECODE_ERRf,
    SUBNET_BASED_VID_ENABLEf,
    SUB_BKT_PTRf,
    SUB_SEL_ECMPf,
    SUB_SEL_ECMP_LEVEL2f,
    SUB_SEL_ENTROPY_LABELf,
    SUB_SEL_HG_TRUNKf,
    SUB_SEL_HG_TRUNK_FAILOVERf,
    SUB_SEL_HG_TRUNK_NONUCf,
    SUB_SEL_HG_TRUNK_UCf,
    SUB_SEL_L2GRE_ECMPf,
    SUB_SEL_L2GRE_ECMP_LEVEL2f,
    SUB_SEL_LBID_NONUCf,
    SUB_SEL_LBID_OR_ENTROPY_LABELf,
    SUB_SEL_LBID_UCf,
    SUB_SEL_MPLS_ECMPf,
    SUB_SEL_PLFSf,
    SUB_SEL_RH_ECMPf,
    SUB_SEL_TRILL_ECMPf,
    SUB_SEL_TRILL_ECMP_LEVEL2f,
    SUB_SEL_TRUNKf,
    SUB_SEL_TRUNK_NONUCf,
    SUB_SEL_TRUNK_UCf,
    SUB_SEL_VPLAGf,
    SUB_SEL_VPLAG_LEVEL2f,
    SUB_SEL_VXLAN_ECMPf,
    SUB_SEL_VXLAN_ECMP_LEVEL2f,
    SUB_TUNNEL_TYPEf,
    SUM_GOODf,
    SURPLUS_CNTf,
    SURPLUS_CNT_CLEARf,
    SVL_ENABLEf,
    SVPf,
    SVP_VALIDf,
    SVP_VALID_MASKf,
    SW1_INVALID_VLANf,
    SW3_EOP_BUFFER_A_PARITY_ENf,
    SW3_EOP_BUFFER_A_PARITY_FORCE_ERRf,
    SW3_EOP_BUFFER_B_PARITY_ENf,
    SW3_EOP_BUFFER_B_PARITY_FORCE_ERRf,
    SWAP_LEAST_FILLED_POINTERSf,
    SWITCHf,
    SW_CLK_MUX_SELf,
    SW_CORE_CLK_0_SEL_ENf,
    SW_CORE_CLK_1_SEL_ENf,
    SW_DO_MEASUREf,
    SW_INTRf,
    SW_INTR_STAT_BIT_POSITIONf,
    SW_INTR_STAT_BIT_VALUEf,
    SW_LINK_STATUSf,
    SW_MDONE_INTR_CLEARf,
    SW_MODEf,
    SW_RESET_Nf,
    SW_SENSOR_IDXf,
    SW_STRAPf,
    SW_TAKEOVERf,
    SYMMETRIC_HASH_FCOE_Af,
    SYMMETRIC_HASH_FCOE_Bf,
    SYMMETRIC_HASH_IPV4_Af,
    SYMMETRIC_HASH_IPV4_Bf,
    SYMMETRIC_HASH_IPV6_Af,
    SYMMETRIC_HASH_IPV6_Bf,
    SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Af,
    SYMMETRIC_HASH_SUPPRESS_UNIDIR_FIELDS_Bf,
    SYNCE_IO_SEL0_CTRLf,
    SYNCE_IO_SEL1_CTRLf,
    SYNCE_IO_SEL2_CTRLf,
    SYNCE_IO_SRC_CTRLf,
    SYNC_ENABLEf,
    SYNDROMEf,
    SYSTEM_CONFIG_TABLE_LVMf,
    SYSTEM_CONFIG_TABLE_MODBASE_LVMf,
    SYSTEM_CONFIG_TABLE_MODBASE_PAR_ENf,
    SYSTEM_CONFIG_TABLE_MODBASE_TMf,
    SYSTEM_CONFIG_TABLE_PAR_ENf,
    SYSTEM_CONFIG_TABLE_TMf,
    SYSTEM_PORTf,
    SYS_PORTf,
    Tf,
    T2DCLK_ENf,
    T2DCLK_SELf,
    TABLE_IDf,
    TAG_ACTION_PROFILE_PTRf,
    TBL_IDf,
    TBL_ID_0f,
    TBL_ID_1f,
    TBL_ID_2f,
    TBL_ID_3f,
    TCAM0_SELf,
    TCAM1_SELf,
    TCAM2_SELf,
    TCAM3_SELf,
    TCAM4_SELf,
    TCAM5_SELf,
    TCAM6_SELf,
    TCAM7_SELf,
    TCKf,
    TCP_FLAGS_CTRL0_SEQ0_ENABLEf,
    TCP_FLAGS_FIN_URG_PSH_SEQ0_ENABLEf,
    TCP_FLAGS_SYN_FIN_ENABLEf,
    TCP_FLAGS_SYN_FRAG_ENABLEf,
    TCP_FN_RAM_PARITY_CONTROLf,
    TCP_FN_SELf,
    TCP_HDR_OFFSET_EQ1_ENABLEf,
    TCP_HDR_PARTIAL_ENABLEf,
    TCP_SPORT_EQ_DPORT_ENABLEf,
    TDIf,
    TDM_CALf,
    TDM_DEBUGf,
    TDM_ERROR_VIOLATE_1_IN_4_RESTRICTIONf,
    TDM_PARITY_ENf,
    TDOf,
    TEMPERATURE_RESET_INTR_CLEARf,
    TEMP_HIGH_THR_INTR_CLEARf,
    TEMP_LOW_THR_INTR_CLEARf,
    TESTBUF_PWRONf,
    TESTOUT_ENf,
    TESTOUT_SELf,
    TEST_ENABLEf,
    TEST_INPUTf,
    TEST_INTERVALf,
    TEST_MODEf,
    TEST_OUTPUTf,
    TEST_SELf,
    TGIDf,
    TGID_MASKf,
    TG_SIZEf,
    THDI_CONGSTf,
    THDI_PARITY_ENf,
    THDI_PORT_PG_BSTf,
    THDI_PORT_PG_CNTRS_RT1f,
    THDI_PORT_PG_CNTRS_RT2f,
    THDI_PORT_PG_CNTRS_SH1f,
    THDI_PORT_PG_CNTRS_SH2f,
    THDI_PORT_PG_CONFIGf,
    THDI_PORT_SP_BSTf,
    THDI_PORT_SP_CNTRS_RTf,
    THDI_PORT_SP_CNTRS_SHf,
    THDI_PORT_SP_CONFIGf,
    THDI_PTPG_CFG_ERR_DET_EN_PIPEf,
    THDI_PTPG_CNTR_RT1_ERR_DET_EN_PIPEf,
    THDI_PTPG_CNTR_RT2_ERR_DET_EN_PIPEf,
    THDI_PTPG_CNTR_SH1_ERR_DET_EN_PIPEf,
    THDI_PTPG_CNTR_SH2_ERR_DET_EN_PIPEf,
    THDI_PTSP_CFG_ERR_DET_EN_PIPEf,
    THDI_PTSP_CNTR_RT_ERR_DET_EN_PIPEf,
    THDI_PTSP_CNTR_SH_ERR_DET_EN_PIPEf,
    THDM_PARITY_ENf,
    THDO_MCf,
    THDO_SPIDf,
    THDO_UCf,
    THDU_PARITY_ENf,
    THD_SELf,
    THRESHf,
    THRESHOLDf,
    THRESHOLD0f,
    THRESHOLD1f,
    THRESHOLD2f,
    THRESHOLD3f,
    THRESHOLD_100Gf,
    THRESHOLD_10Gf,
    THRESHOLD_40Gf,
    THRESHOLD_BYTESf,
    THRESHOLD_MAX0_STATUSf,
    THRESHOLD_MAX0_STATUS_CLEARf,
    THRESHOLD_MAX1_STATUSf,
    THRESHOLD_MAX1_STATUS_CLEARf,
    THRESHOLD_MIN0_STATUSf,
    THRESHOLD_MIN0_STATUS_CLEARf,
    THRESHOLD_MIN1_STATUSf,
    THRESHOLD_MIN1_STATUS_CLEARf,
    THRESHOLD_PKTSf,
    THRESHOLD_WARNING0_STATUSf,
    THRESHOLD_WARNING0_STATUS_CLEARf,
    THRESHOLD_WARNING1_STATUSf,
    THRESHOLD_WARNING1_STATUS_CLEARf,
    THRESH_Af,
    THRESH_Bf,
    THRESH_Cf,
    THRESH_HIf,
    THRESH_LOf,
    THROT_DENOMf,
    THROT_NUMf,
    THRSH_EN_Hf,
    THRSH_EN_Sf,
    TICK_MODE_SELf,
    TIM0_INTR1f,
    TIM0_INTR2f,
    TIM1_INTR1f,
    TIM1_INTR2f,
    TIMEOUTf,
    TIMEOUT_COUNTf,
    TIMEOUT_CYCLESf,
    TIMEOUT_VALf,
    TIMERf,
    TIMER1BGLOADf,
    TIMER1LOADf,
    TIMER1MISf,
    TIMER1RISf,
    TIMER1VALUEf,
    TIMER2BGLOADf,
    TIMER2LOADf,
    TIMER2MISf,
    TIMER2RISf,
    TIMER2VALUEf,
    TIMERENf,
    TIMERMODEf,
    TIMERPCELLID0f,
    TIMERPCELLID1f,
    TIMERPCELLID2f,
    TIMERPCELLID3f,
    TIMERPREf,
    TIMERSIZEf,
    TIMER_0_RST_OVERRIDEf,
    TIMER_1_RST_OVERRIDEf,
    TIMESTAMPf,
    TIMESTAMPING_ERRORf,
    TIMESTAMPING_MODEf,
    TIMESTAMP_CNT_ENf,
    TIMESTAMP_ENf,
    TIMESTAMP_TYPEf,
    TIMESTAMP_UPPERf,
    TIMESYNC_INTRf,
    TIME_CAPTURE_COMPLETEf,
    TIME_CAPTURE_COMPLETE_CLRf,
    TIME_CAPTURE_ENABLEf,
    TIME_CAPTURE_MODEf,
    TIME_DOMAIN_FIELDf,
    TIME_DOMAIN_SELf,
    TIME_STAMPf,
    TIME_SYNC_PACKET_DROPf,
    TIMING_THIGH_100KHZf,
    TIMING_THIGH_400KHZf,
    TIMING_TLOW_100KHZf,
    TIMING_TLOW_400KHZf,
    TIMINT1f,
    TIMINT2f,
    TMf,
    TM0f,
    TMSf,
    TM_0f,
    TM_1f,
    TM_MEMf,
    TM_REPL_GROUP_TBLf,
    TM_REPL_HEAD_TBLf,
    TM_REPL_LIST_TBLf,
    TM_REPL_STATE_TBLf,
    TOCPU_TRUNCATION_SIZEf,
    TOPf,
    TOP_AVS_RST_Lf,
    TOP_BS_PLL0_POST_RST_Lf,
    TOP_BS_PLL0_RST_Lf,
    TOP_BS_PLL1_POST_RST_Lf,
    TOP_BS_PLL1_RST_Lf,
    TOP_CORE_PLL0_POST_RST_Lf,
    TOP_CORE_PLL0_RST_Lf,
    TOP_CORE_PLL1_POST_RST_Lf,
    TOP_CORE_PLL1_RST_Lf,
    TOP_EP_RST_Lf,
    TOP_IP_RST_Lf,
    TOP_MMU_RST_Lf,
    TOP_PM0_RST_Lf,
    TOP_PM10_RST_Lf,
    TOP_PM11_RST_Lf,
    TOP_PM12_RST_Lf,
    TOP_PM13_RST_Lf,
    TOP_PM14_RST_Lf,
    TOP_PM15_RST_Lf,
    TOP_PM16_RST_Lf,
    TOP_PM17_RST_Lf,
    TOP_PM18_RST_Lf,
    TOP_PM19_RST_Lf,
    TOP_PM1_RST_Lf,
    TOP_PM20_RST_Lf,
    TOP_PM21_RST_Lf,
    TOP_PM22_RST_Lf,
    TOP_PM23_RST_Lf,
    TOP_PM24_RST_Lf,
    TOP_PM25_RST_Lf,
    TOP_PM26_RST_Lf,
    TOP_PM27_RST_Lf,
    TOP_PM28_RST_Lf,
    TOP_PM29_RST_Lf,
    TOP_PM2_RST_Lf,
    TOP_PM30_RST_Lf,
    TOP_PM31_RST_Lf,
    TOP_PM32_RST_Lf,
    TOP_PM3_RST_Lf,
    TOP_PM4_RST_Lf,
    TOP_PM5_RST_Lf,
    TOP_PM6_RST_Lf,
    TOP_PM7_RST_Lf,
    TOP_PM8_RST_Lf,
    TOP_PM9_RST_Lf,
    TOP_PVT_MON_MAX_RST_Lf,
    TOP_PVT_MON_MIN_RST_Lf,
    TOP_TS_PLL_POST_RST_Lf,
    TOP_TS_PLL_RST_Lf,
    TOP_TS_RST_Lf,
    TOP_XGPLL_LOCKf,
    TOP_XG_PLL0_POST_RST_Lf,
    TOP_XG_PLL0_RST_Lf,
    TOP_XG_PLL1_POST_RST_Lf,
    TOP_XG_PLL1_RST_Lf,
    TOP_XG_PLL2_POST_RST_Lf,
    TOP_XG_PLL2_RST_Lf,
    TOP_XG_PLL3_POST_RST_Lf,
    TOP_XG_PLL3_RST_Lf,
    TOQ_A_PARITY_ENf,
    TOQ_B_PARITY_ENf,
    TOS_FNf,
    TOS_FN_PARITY_ENf,
    TOS_FN_RAM_PARITY_CONTROLf,
    TOS_FN_SELf,
    TOTAL_BUFFER_COUNTf,
    TOTAL_COUNTf,
    TPIDf,
    TPID_ENABLEf,
    TPID_SELf,
    TPID_SOURCEf,
    TP_MODE_ENf,
    TRAN_TYPEf,
    TREAT_PPD2_AS_KNOWN_PPDf,
    TRILLv_CLASS_IDf,
    TRILLv_CNTAG_DELETE_PRI_BITMAPf,
    TRILLv_DATAf,
    TRILLv_DECAP_TRILL_TUNNELf,
    TRILLv_DELETE_VNTAGf,
    TRILLv_DISABLE_VLAN_CHECKf,
    TRILLv_DISABLE_VP_PRUNINGf,
    TRILLv_DST_COPY_TO_CPUf,
    TRILLv_ECMPf,
    TRILLv_ECMP_PTRf,
    TRILLv_EGRESS_RBRIDGE_NICKNAMEf,
    TRILLv_EN_EFILTERf,
    TRILLv_EXPECTED_MODULE_IDf,
    TRILLv_EXPECTED_PORT_NUMf,
    TRILLv_EXPECTED_Tf,
    TRILLv_EXPECTED_TGIDf,
    TRILLv_FLEX_CTR_BASE_COUNTER_IDXf,
    TRILLv_FLEX_CTR_OFFSET_MODEf,
    TRILLv_FLEX_CTR_POOL_NUMBERf,
    TRILLv_HASH_LSBf,
    TRILLv_HOPCOUNTf,
    TRILLv_INGRESS_RBRIDGE_NICKNAMEf,
    TRILLv_KEYf,
    TRILLv_L3MC_INDEXf,
    TRILLv_MCAST_DST_DISCARDf,
    TRILLv_MTU_ENABLEf,
    TRILLv_MTU_VALUEf,
    TRILLv_NEXT_HOP_INDEXf,
    TRILLv_PHB_FROM_OUTER_L2_HEADERf,
    TRILLv_RBRIDGE_NICKNAMEf,
    TRILLv_RESERVED_0f,
    TRILLv_RESERVED_1f,
    TRILLv_RESERVED_104_44f,
    TRILLv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    TRILLv_RSVD_FLEX_CTR_POOL_NUMBERf,
    TRILLv_RSVD_L3MC_INDEXf,
    TRILLv_RSVD_NEXT_HOP_INDEXf,
    TRILLv_RSVD_VIRTUAL_PORTf,
    TRILLv_SRC_COPY_TO_CPUf,
    TRILLv_SRC_DISCARDf,
    TRILLv_TREE_IDf,
    TRILLv_UCAST_DST_DISCARDf,
    TRILLv_VIRTUAL_PORTf,
    TRILLv_VLAN_MEMBERSHIP_PROFILEf,
    TRILL_ACCESS_RECEIVERS_PRESENTf,
    TRILL_ADJACENCY_FAIL_DROPf,
    TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESSf,
    TRILL_ALL_ESADI_RBRIDGES_MAC_ADDRESS_ENABLEf,
    TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESSf,
    TRILL_ALL_IS_IS_RBRIDGES_MAC_ADDRESS_ENABLEf,
    TRILL_ALL_RBRIDGES_MAC_ADDRESSf,
    TRILL_DOMAIN_NONUC_REPL_INDEXf,
    TRILL_ENABLEf,
    TRILL_ERROR_DROPSf,
    TRILL_ERROR_FRAMES_TOCPUf,
    TRILL_ETHERTYPEf,
    TRILL_ETHERTYPE_ENABLEf,
    TRILL_HDR_VERSION_NON_ZERO_DROPf,
    TRILL_HEADER_WITHOUT_VLAN_TAGf,
    TRILL_HEADER_WITH_VLAN_TAGf,
    TRILL_HOPCOUNT_CHECK_FAIL_DROPSf,
    TRILL_HOPCOUNT_CHECK_FAIL_TOCPUf,
    TRILL_L2_IS_IS_ETHERTYPEf,
    TRILL_L2_IS_IS_ETHERTYPE_ENABLEf,
    TRILL_NONUC_NETWORK_LONGv_ASSOCIATED_DATAf,
    TRILL_NONUC_NETWORK_LONGv_DATAf,
    TRILL_NONUC_NETWORK_LONGv_HASH_LSBf,
    TRILL_NONUC_NETWORK_LONGv_KEYf,
    TRILL_NONUC_NETWORK_LONGv_L3MC_INDEXf,
    TRILL_NONUC_NETWORK_LONGv_MAC_ADDRESSf,
    TRILL_NONUC_NETWORK_LONGv_RESERVED_88_70f,
    TRILL_NONUC_NETWORK_LONGv_RSVD_L3MC_INDEXf,
    TRILL_NONUC_NETWORK_LONGv_STATIC_BITf,
    TRILL_NONUC_NETWORK_LONGv_TREE_IDf,
    TRILL_NONUC_NETWORK_LONGv_TRILL_ACCESS_RECEIVERS_PRESENTf,
    TRILL_NONUC_NETWORK_LONGv_VLAN_IDf,
    TRILL_NONUC_NETWORK_SHORTv_ASSOCIATED_DATAf,
    TRILL_NONUC_NETWORK_SHORTv_DATAf,
    TRILL_NONUC_NETWORK_SHORTv_HASH_LSBf,
    TRILL_NONUC_NETWORK_SHORTv_KEYf,
    TRILL_NONUC_NETWORK_SHORTv_L3MC_INDEXf,
    TRILL_NONUC_NETWORK_SHORTv_RESERVED_88_22f,
    TRILL_NONUC_NETWORK_SHORTv_RSVD_L3MC_INDEXf,
    TRILL_NONUC_NETWORK_SHORTv_STATIC_BITf,
    TRILL_NONUC_NETWORK_SHORTv_TREE_IDf,
    TRILL_NONUC_NETWORK_SHORTv_TRILL_ACCESS_RECEIVERS_PRESENTf,
    TRILL_NONUC_NETWORK_SHORTv_VLAN_IDf,
    TRILL_OPTIONS_TOCPUf,
    TRILL_PAYLOAD_HASH_SELECT_Af,
    TRILL_PAYLOAD_HASH_SELECT_Bf,
    TRILL_PAYLOAD_L2_BITMAP_Af,
    TRILL_PAYLOAD_L2_BITMAP_Bf,
    TRILL_PAYLOAD_L3_BITMAP_Af,
    TRILL_PAYLOAD_L3_BITMAP_Bf,
    TRILL_RBRIDGE_LOOKUP_MISS_DROPSf,
    TRILL_RBRIDGE_LOOKUP_MISS_TOCPUf,
    TRILL_RBRIDGE_NICKNAME_INDEXf,
    TRILL_RPF_CHECK_FAIL_DROPSf,
    TRILL_RPF_CHECK_FAIL_TOCPUf,
    TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARED_LVMf,
    TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARED_TMf,
    TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_LVMf,
    TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_TMf,
    TRILL_RX_PKTS_LVMf,
    TRILL_RX_PKTS_TMf,
    TRILL_TERMINATION_ALLOWEDf,
    TRILL_TRANSIT_IGMP_MLD_PAYLOAD_TO_CPUf,
    TRILL_TREE_PROFILE_PTRf,
    TRILL_TUNNEL_BITMAP_Af,
    TRILL_TUNNEL_BITMAP_Bf,
    TRILL_TUNNEL_HASH_SELECT_Af,
    TRILL_TUNNEL_HASH_SELECT_Bf,
    TRILL_UNEXPECTED_FRAMES_TOCPUf,
    TRSTf,
    TRUNCATE_CPU_COPYf,
    TRUNKS128f,
    TRUNK_BITMAPf,
    TRUNK_BITMAP_LVMf,
    TRUNK_BITMAP_TABLE_PARITY_ENf,
    TRUNK_BITMAP_TMf,
    TRUNK_BITMAP_W0f,
    TRUNK_BITMAP_W1f,
    TRUNK_CBL_TABLE_LVMf,
    TRUNK_CBL_TABLE_PARITY_ENf,
    TRUNK_CBL_TABLE_TMf,
    TRUNK_GROUP_LVMf,
    TRUNK_GROUP_PARITY_ENf,
    TRUNK_GROUP_RRLB_CNT_LVMf,
    TRUNK_GROUP_RRLB_CNT_PARITY_ENf,
    TRUNK_GROUP_RRLB_CNT_TMf,
    TRUNK_GROUP_TMf,
    TRUNK_MEMBER_LVMf,
    TRUNK_MEMBER_PARITY_ENf,
    TRUNK_MEMBER_TMf,
    TRUNK_MODEf,
    TRUST_DOT1Pf,
    TRUST_DOT1P_PTRf,
    TRUST_DSCPf,
    TRUST_DSCP_PTRf,
    TRUST_DSCP_V4f,
    TRUST_DSCP_V6f,
    TRUST_INCOMING_VIDf,
    TSC_0_AFE_PLL_LOCKf,
    TSC_0_DISABLE_STATUSf,
    TSC_0_ENABLEf,
    TSC_0_RCVRD_CLK_LOCKf,
    TSC_10_AFE_PLL_LOCKf,
    TSC_10_DISABLE_STATUSf,
    TSC_10_ENABLEf,
    TSC_10_RCVRD_CLK_LOCKf,
    TSC_11_AFE_PLL_LOCKf,
    TSC_11_DISABLE_STATUSf,
    TSC_11_ENABLEf,
    TSC_11_RCVRD_CLK_LOCKf,
    TSC_12_AFE_PLL_LOCKf,
    TSC_12_DISABLE_STATUSf,
    TSC_12_ENABLEf,
    TSC_12_RCVRD_CLK_LOCKf,
    TSC_13_AFE_PLL_LOCKf,
    TSC_13_DISABLE_STATUSf,
    TSC_13_ENABLEf,
    TSC_13_RCVRD_CLK_LOCKf,
    TSC_14_AFE_PLL_LOCKf,
    TSC_14_DISABLE_STATUSf,
    TSC_14_ENABLEf,
    TSC_14_RCVRD_CLK_LOCKf,
    TSC_15_AFE_PLL_LOCKf,
    TSC_15_DISABLE_STATUSf,
    TSC_15_ENABLEf,
    TSC_15_RCVRD_CLK_LOCKf,
    TSC_16_AFE_PLL_LOCKf,
    TSC_16_DISABLE_STATUSf,
    TSC_16_ENABLEf,
    TSC_16_RCVRD_CLK_LOCKf,
    TSC_17_AFE_PLL_LOCKf,
    TSC_17_DISABLE_STATUSf,
    TSC_17_ENABLEf,
    TSC_17_RCVRD_CLK_LOCKf,
    TSC_18_AFE_PLL_LOCKf,
    TSC_18_DISABLE_STATUSf,
    TSC_18_ENABLEf,
    TSC_18_RCVRD_CLK_LOCKf,
    TSC_19_AFE_PLL_LOCKf,
    TSC_19_DISABLE_STATUSf,
    TSC_19_ENABLEf,
    TSC_19_RCVRD_CLK_LOCKf,
    TSC_1_AFE_PLL_LOCKf,
    TSC_1_DISABLE_STATUSf,
    TSC_1_ENABLEf,
    TSC_1_RCVRD_CLK_LOCKf,
    TSC_20_AFE_PLL_LOCKf,
    TSC_20_DISABLE_STATUSf,
    TSC_20_ENABLEf,
    TSC_20_RCVRD_CLK_LOCKf,
    TSC_21_AFE_PLL_LOCKf,
    TSC_21_DISABLE_STATUSf,
    TSC_21_ENABLEf,
    TSC_21_RCVRD_CLK_LOCKf,
    TSC_22_AFE_PLL_LOCKf,
    TSC_22_DISABLE_STATUSf,
    TSC_22_ENABLEf,
    TSC_22_RCVRD_CLK_LOCKf,
    TSC_23_AFE_PLL_LOCKf,
    TSC_23_DISABLE_STATUSf,
    TSC_23_ENABLEf,
    TSC_23_RCVRD_CLK_LOCKf,
    TSC_24_AFE_PLL_LOCKf,
    TSC_24_DISABLE_STATUSf,
    TSC_24_ENABLEf,
    TSC_24_RCVRD_CLK_LOCKf,
    TSC_25_AFE_PLL_LOCKf,
    TSC_25_DISABLE_STATUSf,
    TSC_25_ENABLEf,
    TSC_25_RCVRD_CLK_LOCKf,
    TSC_26_AFE_PLL_LOCKf,
    TSC_26_DISABLE_STATUSf,
    TSC_26_ENABLEf,
    TSC_26_RCVRD_CLK_LOCKf,
    TSC_27_AFE_PLL_LOCKf,
    TSC_27_DISABLE_STATUSf,
    TSC_27_ENABLEf,
    TSC_27_RCVRD_CLK_LOCKf,
    TSC_28_AFE_PLL_LOCKf,
    TSC_28_DISABLE_STATUSf,
    TSC_28_ENABLEf,
    TSC_28_RCVRD_CLK_LOCKf,
    TSC_29_AFE_PLL_LOCKf,
    TSC_29_DISABLE_STATUSf,
    TSC_29_ENABLEf,
    TSC_29_RCVRD_CLK_LOCKf,
    TSC_2_AFE_PLL_LOCKf,
    TSC_2_DISABLE_STATUSf,
    TSC_2_ENABLEf,
    TSC_2_RCVRD_CLK_LOCKf,
    TSC_30_AFE_PLL_LOCKf,
    TSC_30_DISABLE_STATUSf,
    TSC_30_ENABLEf,
    TSC_30_RCVRD_CLK_LOCKf,
    TSC_31_AFE_PLL_LOCKf,
    TSC_31_DISABLE_STATUSf,
    TSC_31_ENABLEf,
    TSC_31_RCVRD_CLK_LOCKf,
    TSC_3_AFE_PLL_LOCKf,
    TSC_3_DISABLE_STATUSf,
    TSC_3_ENABLEf,
    TSC_3_RCVRD_CLK_LOCKf,
    TSC_4_AFE_PLL_LOCKf,
    TSC_4_DISABLE_STATUSf,
    TSC_4_ENABLEf,
    TSC_4_RCVRD_CLK_LOCKf,
    TSC_5_AFE_PLL_LOCKf,
    TSC_5_DISABLE_STATUSf,
    TSC_5_ENABLEf,
    TSC_5_RCVRD_CLK_LOCKf,
    TSC_6_AFE_PLL_LOCKf,
    TSC_6_DISABLE_STATUSf,
    TSC_6_ENABLEf,
    TSC_6_RCVRD_CLK_LOCKf,
    TSC_7_AFE_PLL_LOCKf,
    TSC_7_DISABLE_STATUSf,
    TSC_7_ENABLEf,
    TSC_7_RCVRD_CLK_LOCKf,
    TSC_8_AFE_PLL_LOCKf,
    TSC_8_DISABLE_STATUSf,
    TSC_8_ENABLEf,
    TSC_8_RCVRD_CLK_LOCKf,
    TSC_9_AFE_PLL_LOCKf,
    TSC_9_DISABLE_STATUSf,
    TSC_9_ENABLEf,
    TSC_9_RCVRD_CLK_LOCKf,
    TSC_ERRf,
    TSC_STATUSf,
    TS_ENTRY_VALIDf,
    TS_OSTS_ADJUSTf,
    TS_TIMER_31_0_VALUEf,
    TS_TIMER_47_32_VALUEf,
    TS_TIMER_OVERRIDEf,
    TS_TSTS_ADJUSTf,
    TS_USE_CS_OFFSETf,
    TTLf,
    TTL_FN_PARITY_ENf,
    TTL_FN_RAM_PARITY_CONTROLf,
    TTL_FN_SELf,
    TTL_OVERRIDE_SETf,
    TTL_OVERRIDE_SET_ENABLEf,
    TTL_THRESHOLDf,
    TUNNEL_CLASS_IDf,
    TUNNEL_DECAP_TYPEf,
    TUNNEL_ERR_TOCPUf,
    TUNNEL_INDEXf,
    TUNNEL_TPID_INDEXf,
    TUNNEL_TYPEf,
    TUNNEL_TYPE_LOOPBACK_TYPEf,
    TUNNEL_TYPE_LOOPBACK_TYPE_MASKf,
    TUNNEL_URPF_DEFAULTROUTECHECKf,
    TUNNEL_URPF_MODEf,
    TWICE_NATf,
    TXPKTBUF_ECC_ERRORf,
    TXPKTBUF_ECC_ERROR_CLRf,
    TXPKTBUF_ECC_PROTECTION_ENf,
    TXRAMf,
    TXSTATUSBUF_ECC_ERRORf,
    TXSTATUSBUF_ECC_ERROR_CLRf,
    TXSTATUSBUF_ECC_PROTECTION_ENf,
    TX_ANY_STARTf,
    TX_CDC_DOUBLE_BIT_ERRf,
    TX_CDC_ECC_CTRL_ENf,
    TX_CDC_FORCE_DOUBLE_BIT_ERRf,
    TX_CDC_FORCE_SINGLE_BIT_ERRf,
    TX_CDC_MEM_CTRL_TMf,
    TX_CDC_SINGLE_BIT_ERRf,
    TX_CRC_CORRUPTION_MODEf,
    TX_CRC_CORRUPT_ENf,
    TX_DEST_PORTf,
    TX_DEST_PORT_ENABLEf,
    TX_ENf,
    TX_ERR_CORRUPTS_CRCf,
    TX_LLFC_ENf,
    TX_LLFC_FC_OBJ_LOGICALf,
    TX_LLFC_MSG_OVERFLOWf,
    TX_LLFC_MSG_TYPE_LOGICALf,
    TX_PAUSE_BIT_POSf,
    TX_PAUSE_CAPABILITYf,
    TX_PAUSE_ENf,
    TX_PAUSE_OVERRIDE_CONTROLf,
    TX_PAUSE_STATUS_CHANGEf,
    TX_PFC_ENf,
    TX_PKT_OVERFLOWf,
    TX_PKT_UNDERFLOWf,
    TX_PREAMBLE_LENGTHf,
    TX_THRESHOLDf,
    TX_TS_DELAY_REQf,
    TX_TS_FIFO_OVERFLOWf,
    TX_TS_PDELAY_REQf,
    TX_TS_PDELAY_RESPf,
    TX_TS_SYNCf,
    TX_VECf,
    TYPEf,
    T_MASKf,
    UART0_INTERRUPTf,
    UART1_INTERRUPTf,
    UART_0_RST_OVERRIDEf,
    UART_1_RST_OVERRIDEf,
    UCQDB_Xf,
    UCQDB_X_TMf,
    UCQDB_Yf,
    UCQDB_Y_TMf,
    UC_0_PMUIRQf,
    UC_1_PMUIRQf,
    UC_COPYf,
    UC_COSf,
    UC_COS1f,
    UC_COS2f,
    UC_COS_BKPf,
    UC_COS_BMPf,
    UC_DATAf,
    UC_DST_PORTf,
    UC_ECCP_ENf,
    UC_MC_PORTSP_COMB_ACCT_ENABLEf,
    UC_PORT_SP_BST_STAT_IDf,
    UC_PORT_SP_BST_STAT_TRIGGEREDf,
    UC_QGROUP_BST_STAT_IDf,
    UC_QGROUP_BST_STAT_TRIGGEREDf,
    UC_QUEUE_DROP_THDf,
    UC_QUEUE_DROP_THD_ECCP_ENf,
    UC_QUEUE_DROP_THD_MARKf,
    UC_QUEUE_DROP_THD_MARK_ECCP_ENf,
    UC_QUEUE_TOTAL_COUNTf,
    UC_QUEUE_TOTAL_COUNT_ECCP_ENf,
    UC_Q_BST_STAT_IDf,
    UC_Q_BST_STAT_TRIGGEREDf,
    UC_SW_COPY_DROPPEDf,
    UC_TMf,
    UC_TRILL_HDR_MC_MACDA_DROPf,
    UC_TRUNK_HASH_USE_SRC_PORTf,
    UDF1_BASE_OFFSET_0f,
    UDF1_BASE_OFFSET_1f,
    UDF1_BASE_OFFSET_2f,
    UDF1_BASE_OFFSET_3f,
    UDF1_BASE_OFFSET_4f,
    UDF1_BASE_OFFSET_5f,
    UDF1_BASE_OFFSET_6f,
    UDF1_BASE_OFFSET_7f,
    UDF1_OFFSET0f,
    UDF1_OFFSET1f,
    UDF1_OFFSET2f,
    UDF1_OFFSET3f,
    UDF1_OFFSET4f,
    UDF1_OFFSET5f,
    UDF1_OFFSET6f,
    UDF1_OFFSET7f,
    UDF2_BASE_OFFSET_0f,
    UDF2_BASE_OFFSET_1f,
    UDF2_BASE_OFFSET_2f,
    UDF2_BASE_OFFSET_3f,
    UDF2_BASE_OFFSET_4f,
    UDF2_BASE_OFFSET_5f,
    UDF2_BASE_OFFSET_6f,
    UDF2_BASE_OFFSET_7f,
    UDF2_OFFSET0f,
    UDF2_OFFSET1f,
    UDF2_OFFSET2f,
    UDF2_OFFSET3f,
    UDF2_OFFSET4f,
    UDF2_OFFSET5f,
    UDF2_OFFSET6f,
    UDF2_OFFSET7f,
    UDF_CHUNK_ID_1f,
    UDF_CHUNK_ID_2f,
    UDF_CLASS_IDf,
    UDF_MASKf,
    UDF_SEL_1f,
    UDF_SEL_2f,
    UDP_DEST_PORTf,
    UDP_SPORT_EQ_DPORT_ENABLEf,
    UDP_TUNNEL_TYPEf,
    UFT_BANK_ENABLEf,
    UMC_IDXf,
    UMC_INDEXf,
    UMC_TOCPUf,
    UMC_TRILL_NETWORK_RECEIVERS_PRESENTf,
    UNICASTf,
    UNICAST_QUEUEf,
    UNKNOWN_1588_VERSION_TO_CPUf,
    UNKNOWN_HGI_BITMAP_LVMf,
    UNKNOWN_HGI_BITMAP_PARITY_ENf,
    UNKNOWN_HGI_BITMAP_TMf,
    UNKNOWN_INGRESS_RBRIDGE_DROPf,
    UNKNOWN_IPMC_ENABLEf,
    UNKNOWN_IPMC_METER_INDEXf,
    UNKNOWN_IPV4_MC_TOCPUf,
    UNKNOWN_IPV6_MC_TOCPUf,
    UNKNOWN_L2MC_ENABLEf,
    UNKNOWN_L2MC_METER_INDEXf,
    UNKNOWN_MCAST_BLOCK_MASK_LVMf,
    UNKNOWN_MCAST_BLOCK_MASK_PARITY_ENf,
    UNKNOWN_MCAST_BLOCK_MASK_TMf,
    UNKNOWN_MCAST_MASK_SELf,
    UNKNOWN_PPD_FIELD_BITMAP_Af,
    UNKNOWN_PPD_FIELD_BITMAP_Bf,
    UNKNOWN_TUNNEL_IPMC_DROPf,
    UNKNOWN_UCAST_BLOCK_MASK_LVMf,
    UNKNOWN_UCAST_BLOCK_MASK_PARITY_ENf,
    UNKNOWN_UCAST_BLOCK_MASK_TMf,
    UNKNOWN_UCAST_MASK_SELf,
    UNRESOLVEDL3SRC_TOCPUf,
    UNTAGf,
    UNUSEDf,
    UPDATE_HG_FABRIC_SRC_FOR_L2f,
    UPDATE_HG_FABRIC_SRC_FOR_L3f,
    UPDATE_PW_INIT_COUNTERSf,
    UPI_FSM_3RD_ENB_WAITf,
    UPI_FSM_4TH_ENB_WAITf,
    UPI_FSM_ENB_FIRST_POS2POS_WAITf,
    UPI_FSM_PCM_FIRST_WAITf,
    UPI_FSM_SW_EN_WAITf,
    UPI_NUM_PC_CORNER_CLKSf,
    UPI_NUM_PC_DEVf,
    UPI_NUM_PC_VT_CLKSf,
    UPI_NUM_PC_WAIT_CLKSf,
    UPPER_BOUNDSf,
    UP_DURATIONf,
    URPFf,
    URPF_COUNTf,
    URPF_DEFAULTROUTECHECKf,
    URPF_LOOKUP_CAM4f,
    URPF_LOOKUP_CAM5f,
    URPF_LOOKUP_CAM6f,
    URPF_LOOKUP_CAM7f,
    URPF_MISS_TOCPUf,
    URPF_MODEf,
    URPF_OVERRIDE_SETf,
    URPF_OVERRIDE_SET_ENABLEf,
    USERIF_RESETf,
    USERIF_TIMEDOUTf,
    USER_SPECIFIED_UDF_VALIDf,
    USE_COMPRESSED_PKT_KEYf,
    USE_COUNTf,
    USE_CRCf,
    USE_EXTERNAL_FAULTS_FOR_TXf,
    USE_FLOW_SEL_ECMPf,
    USE_FLOW_SEL_ENTROPY_LABELf,
    USE_FLOW_SEL_HG_TRUNK_FAILOVERf,
    USE_FLOW_SEL_HG_TRUNK_NONUCf,
    USE_FLOW_SEL_HG_TRUNK_UCf,
    USE_FLOW_SEL_L2GRE_ECMPf,
    USE_FLOW_SEL_LBID_NONUCf,
    USE_FLOW_SEL_LBID_UCf,
    USE_FLOW_SEL_MPLS_ECMPf,
    USE_FLOW_SEL_PLFSf,
    USE_FLOW_SEL_RH_ECMPf,
    USE_FLOW_SEL_TRILL_ECMPf,
    USE_FLOW_SEL_TRUNK_NONUCf,
    USE_FLOW_SEL_TRUNK_UCf,
    USE_FLOW_SEL_VPLAGf,
    USE_FLOW_SEL_VXLAN_ECMPf,
    USE_INNER_PRIf,
    USE_IVID_AS_OVIDf,
    USE_LEARN_VIDf,
    USE_MH_PKT_PRIf,
    USE_MH_PRIORITYf,
    USE_MH_VIDf,
    USE_OUTER_HDR_DSCPf,
    USE_OUTER_HDR_TTLf,
    USE_PAYLOAD_L4_FOR_RESPONSIVEf,
    USE_PORT_TABLE_GROUP_IDf,
    USE_PPD3_DROP_ENABLEf,
    USE_PPD3_DSCP_ENABLEf,
    USE_PPD3_PKT_PRI_ENABLEf,
    USE_PPD_SOURCEf,
    USE_PROT_STATUSf,
    USE_QGROUP_MINf,
    USE_QGROUP_MOP1B_TICKETf,
    USE_SC_FOR_MH_PRIf,
    USE_SOURCE_PORT_SELf,
    USE_SVPf,
    USE_TCP_UDP_PORTSf,
    USE_UDF_KEYf,
    USE_UPPERf,
    USE_VFP_CLASS_ID_Hf,
    USE_VFP_CLASS_ID_Lf,
    USE_VLANf,
    UT_BITMAPf,
    UT_ICFI_ACTIONf,
    UT_IPRI_ACTIONf,
    UT_ITAG_ACTIONf,
    UT_OCFI_ACTIONf,
    UT_OPRI_ACTIONf,
    UT_OTAG_ACTIONf,
    UT_PORT_BITMAPf,
    UT_PORT_BITMAP_P0f,
    UT_PORT_BITMAP_P1f,
    UT_PORT_BITMAP_P2f,
    UT_PORT_BITMAP_P3f,
    UUCAST_TOCPUf,
    UUC_IDXf,
    UUC_INDEXf,
    UUC_TRILL_NETWORK_RECEIVERS_PRESENTf,
    UVLAN_TOCPUf,
    V4IPMC_ENABLEf,
    V4L3DSTMISS_TOCPUf,
    V4L3ERR_TOCPUf,
    V4L3_ENABLEf,
    V6IPMC_ENABLEf,
    V6L3DSTMISS_TOCPUf,
    V6L3ERR_TOCPUf,
    V6L3_ENABLEf,
    V6_ENABLEf,
    V6_KEY_SEL_CAM0_1f,
    V6_KEY_SEL_CAM2_3f,
    V6_KEY_SEL_CAM4_5f,
    V6_KEY_SEL_CAM6_7f,
    VALIDf,
    VALID0f,
    VALID0_LWRf,
    VALID0_UPRf,
    VALID1f,
    VALID1_LWRf,
    VALID1_UPRf,
    VALIDSf,
    VALIDS_LWRf,
    VALIDS_UPRf,
    VALID_0f,
    VALID_1f,
    VALID_2f,
    VALID_3f,
    VALID_DATAf,
    VALID_Hf,
    VALID_Sf,
    VALID_VERSIONf,
    VALUEf,
    VBS_ENABLE_ECCP_MEMf,
    VBS_PARITY_ENf,
    VCO_FB_DIV2f,
    VCO_RANGEf,
    VDDC_MON_WARNING0_INTR_CLEARf,
    VDDC_MON_WARNING0_INTR_ENABLEf,
    VDDC_MON_WARNING1_INTR_CLEARf,
    VDDC_MON_WARNING1_INTR_ENABLEf,
    VECTORf,
    VERSIONf,
    VERSION_CONTROLf,
    VER_CHECK_CTRLf,
    VFIf,
    VFI_1_PAR_ENf,
    VFI_1_TMf,
    VFI_MASKf,
    VFI_PAR_ENf,
    VFI_TM0D0f,
    VFI_TM0D1f,
    VFI_TM1D0f,
    VFI_TM1D1f,
    VFI_VALIDf,
    VFPf,
    VFP_CLASS_ID_Hf,
    VFP_CLASS_ID_Lf,
    VFP_ENABLEf,
    VFP_MATCHED_RULEf,
    VFP_POLICY_PARITY_ENf,
    VFP_PORT_GROUP_IDf,
    VFP_PRI_ACTION_FB2_MODEf,
    VFP_VRF_IDf,
    VFP_VRF_ID_RESERVEDf,
    VIDf,
    VIFv_ASSOCIATED_DATAf,
    VIFv_CLASS_IDf,
    VIFv_CPUf,
    VIFv_CVLANf,
    VIFv_DATAf,
    VIFv_DESTINATIONf,
    VIFv_DEST_TYPEf,
    VIFv_DISABLE_VLAN_CHECKSf,
    VIFv_DST_DISCARDf,
    VIFv_DST_VIFf,
    VIFv_DUMMYf,
    VIFv_DUMMY_INDEXf,
    VIFv_GLPf,
    VIFv_HASH_LSBf,
    VIFv_ITAGf,
    VIFv_KEYf,
    VIFv_L2MC_PTRf,
    VIFv_L3_IIFf,
    VIFv_L3_IIF_VALIDf,
    VIFv_MAC_BLOCK_INDEXf,
    VIFv_MODULE_IDf,
    VIFv_MPLS_ACTIONf,
    VIFv_NAMESPACEf,
    VIFv_NEW_ICFIf,
    VIFv_NEW_IPRIf,
    VIFv_NEW_IVIDf,
    VIFv_NEW_OCFIf,
    VIFv_NEW_OPRIf,
    VIFv_NEW_OVIDf,
    VIFv_NEW_VLAN_IDf,
    VIFv_OPRIf,
    VIFv_OTAGf,
    VIFv_Pf,
    VIFv_PENDINGf,
    VIFv_PORT_NUMf,
    VIFv_PRIf,
    VIFv_REMOTE_TRUNKf,
    VIFv_RESERVED_0f,
    VIFv_RESERVED_68_33f,
    VIFv_RPEf,
    VIFv_RSVD_SOURCE_VPf,
    VIFv_RSVD_VPGf,
    VIFv_SCPf,
    VIFv_SOURCE_FIELDf,
    VIFv_SOURCE_VPf,
    VIFv_SRC_DISCARDf,
    VIFv_SRC_VIFf,
    VIFv_STATIC_BITf,
    VIFv_SVP_VALIDf,
    VIFv_Tf,
    VIFv_TAG_ACTION_PROFILE_PTRf,
    VIFv_TGIDf,
    VIFv_USE_AS_DEFAULT_VLANf,
    VIFv_VLANf,
    VIFv_VLAN_ACTION_VALIDf,
    VIFv_VPGf,
    VIFv_VPG_TYPEf,
    VIRTUAL_PORT_ENf,
    VIRTUAL_PORT_LEARNING_CLASSf,
    VIRTUAL_SLICE_0_PHYSICAL_SLICE_NUMBERf,
    VIRTUAL_SLICE_0_VIRTUAL_SLICE_GROUPf,
    VIRTUAL_SLICE_1_PHYSICAL_SLICE_NUMBERf,
    VIRTUAL_SLICE_1_VIRTUAL_SLICE_GROUPf,
    VIRTUAL_SLICE_2_PHYSICAL_SLICE_NUMBERf,
    VIRTUAL_SLICE_2_VIRTUAL_SLICE_GROUPf,
    VIRTUAL_SLICE_3_PHYSICAL_SLICE_NUMBERf,
    VIRTUAL_SLICE_3_VIRTUAL_SLICE_GROUPf,
    VLANf,
    VLANv_ASSOCIATED_DATAf,
    VLANv_CLASS_IDf,
    VLANv_CPUf,
    VLANv_DATAf,
    VLANv_DESTINATIONf,
    VLANv_DESTINATION_1f,
    VLANv_DEST_TYPEf,
    VLANv_DEST_TYPE_1f,
    VLANv_DST_DISCARDf,
    VLANv_DUMMY_INDEXf,
    VLANv_HASH_LSBf,
    VLANv_IVIDf,
    VLANv_KEYf,
    VLANv_MAC_BLOCK_INDEXf,
    VLANv_MODULE_IDf,
    VLANv_MODULE_ID_1f,
    VLANv_OVIDf,
    VLANv_PENDINGf,
    VLANv_PORT_NUMf,
    VLANv_PORT_NUM_1f,
    VLANv_PRIf,
    VLANv_REMOTE_TRUNKf,
    VLANv_REMOTE_TRUNK_1f,
    VLANv_RESERVED_50_30f,
    VLANv_RPEf,
    VLANv_RSVD_VPGf,
    VLANv_RSVD_VPG_1f,
    VLANv_SCPf,
    VLANv_SRC_DISCARDf,
    VLANv_STATIC_BITf,
    VLANv_Tf,
    VLANv_TGIDf,
    VLANv_TGID_1f,
    VLANv_T_1f,
    VLANv_VPGf,
    VLANv_VPG_1f,
    VLANv_VPG_TYPEf,
    VLANv_VPG_TYPE_1f,
    VLANDRf,
    VLAN_0_LVMf,
    VLAN_0_TMf,
    VLAN_1_LVMf,
    VLAN_1_TMf,
    VLAN_ASSIGN_POLICYf,
    VLAN_BLOCK_ENf,
    VLAN_CC_OR_PBTf,
    VLAN_CHECK_ENf,
    VLAN_CLASS_IDf,
    VLAN_COS_MAP_PARITY_ENf,
    VLAN_IDf,
    VLAN_ID_MASKf,
    VLAN_MATCHf,
    VLAN_MAX_0f,
    VLAN_MAX_1f,
    VLAN_MAX_2f,
    VLAN_MAX_3f,
    VLAN_MAX_4f,
    VLAN_MAX_5f,
    VLAN_MAX_6f,
    VLAN_MAX_7f,
    VLAN_MEMBERSHIP_PROFILEf,
    VLAN_MIN_0f,
    VLAN_MIN_1f,
    VLAN_MIN_2f,
    VLAN_MIN_3f,
    VLAN_MIN_4f,
    VLAN_MIN_5f,
    VLAN_MIN_6f,
    VLAN_MIN_7f,
    VLAN_MPLS_PAR_ENf,
    VLAN_MPLS_TMf,
    VLAN_PAR_ENf,
    VLAN_PRECEDENCEf,
    VLAN_PROFILE_2_LVMf,
    VLAN_PROFILE_2_PARITY_ENf,
    VLAN_PROFILE_2_TMf,
    VLAN_PROFILE_LVMf,
    VLAN_PROFILE_PAR_ENf,
    VLAN_PROFILE_PTRf,
    VLAN_PROFILE_TMf,
    VLAN_PROTOCOL_DATA_INDEXf,
    VLAN_PROTOCOL_DATA_PARITY_ENf,
    VLAN_RANGE_PARITY_ENf,
    VLAN_RANGE_TMf,
    VLAN_STG_LVMf,
    VLAN_STG_PAR_ENf,
    VLAN_STG_TMf,
    VLAN_SUBNET_PARITY_ENf,
    VLAN_XLATEf,
    VLAN_XLATE_ECC_ENf,
    VLAN_XLATE_PARITY_EN_LPf,
    VLDf,
    VNTAG_ACTIONf,
    VNTAG_ACTIONSf,
    VNTAG_ACTIONS_IF_NOT_PRESENTf,
    VNTAG_ACTIONS_IF_PRESENTf,
    VNTAG_DST_VIFf,
    VNTAG_FORMAT_DROP_TOCPUf,
    VNTAG_HEADERf,
    VNTAG_Lf,
    VNTAG_Pf,
    VNTAG_PRESENTf,
    VNTAG_PRESENT_MASKf,
    VNTAG_Rf,
    VNTAG_Vf,
    VNTAG_VERSIONf,
    VOQ_COS_MAP_PARITY_ENf,
    VPf,
    VPTAGf,
    VP_0f,
    VP_1f,
    VP_BUS_CORRUPT_ENf,
    VP_BUS_PAR_ENf,
    VP_GROUP_BITMAPf,
    VP_TYPEf,
    VRFf,
    VRF0f,
    VRF1f,
    VRF_IDf,
    VRF_ID_0f,
    VRF_ID_0_LWRf,
    VRF_ID_0_UPRf,
    VRF_ID_1f,
    VRF_ID_1_LWRf,
    VRF_ID_1_UPRf,
    VRF_ID_MASK0f,
    VRF_ID_MASK0_LWRf,
    VRF_ID_MASK0_UPRf,
    VRF_ID_MASK1f,
    VRF_ID_MASK1_LWRf,
    VRF_ID_MASK1_UPRf,
    VRF_MASKf,
    VRF_PAR_ENf,
    VRF_TMf,
    VTEST_SELf,
    VT_ENABLEf,
    VT_KEY_TYPEf,
    VT_KEY_TYPE_2f,
    VT_MISS_DROPf,
    VT_MISS_DROP_KEY_1f,
    VT_MISS_DROP_KEY_1_AND_KEY_2f,
    VT_MISS_DROP_KEY_2f,
    VT_MISS_UNTAGf,
    VT_MISS_UT_DROPf,
    VT_PORT_GROUP_IDf,
    VT_PORT_TYPE_SELECTf,
    VT_PORT_TYPE_SELECT_2f,
    VT_SYS_PORT_OVERRIDEf,
    VXLANv_BC_DROPf,
    VXLANv_CLASS_IDf,
    VXLANv_CNTAG_DELETE_PRI_BITMAPf,
    VXLANv_DELETE_VNTAGf,
    VXLANv_DIPf,
    VXLANv_DISABLE_VLAN_CHECKf,
    VXLANv_DISABLE_VP_PRUNINGf,
    VXLANv_DVP_IS_NETWORK_PORTf,
    VXLANv_ECN_ENCAP_MAPPING_PTRf,
    VXLANv_EH_QUEUE_TAGf,
    VXLANv_EH_TAG_TYPEf,
    VXLANv_EN_EFILTERf,
    VXLANv_FLEX_CTR_BASE_COUNTER_IDXf,
    VXLANv_FLEX_CTR_OFFSET_MODEf,
    VXLANv_FLEX_CTR_POOL_NUMBERf,
    VXLANv_MTU_ENABLEf,
    VXLANv_MTU_VALUEf,
    VXLANv_RESERVED_EH_TMf,
    VXLANv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    VXLANv_RSVD_FLEX_CTR_POOL_NUMBERf,
    VXLANv_TUNNEL_INDEXf,
    VXLANv_UMC_DROPf,
    VXLANv_UUC_DROPf,
    VXLANv_VLAN_MEMBERSHIP_PROFILEf,
    VXLAN_ACTIONf,
    VXLAN_DEFAULT_SVP_ENABLEf,
    VXLAN_DIPv_DATAf,
    VXLAN_DIPv_DIPf,
    VXLAN_DIPv_DONOT_CHANGE_INNER_HDR_DSCPf,
    VXLAN_DIPv_EXPECTED_L3_IIFf,
    VXLAN_DIPv_EXPECTED_L3_IIF_MISMATCH_DROPf,
    VXLAN_DIPv_EXPECTED_L3_IIF_MISMATCH_TOCPUf,
    VXLAN_DIPv_FLEX_CTR_BASE_COUNTER_IDXf,
    VXLAN_DIPv_FLEX_CTR_OFFSET_MODEf,
    VXLAN_DIPv_FLEX_CTR_POOL_NUMBERf,
    VXLAN_DIPv_HASH_LSBf,
    VXLAN_DIPv_IGNORE_UDP_CHECKSUMf,
    VXLAN_DIPv_KEYf,
    VXLAN_DIPv_NETWORK_RECEIVERS_PRESENTf,
    VXLAN_DIPv_PIM_BIDIR_FORWARDf,
    VXLAN_DIPv_RESERVED_0f,
    VXLAN_DIPv_RPA_IDf,
    VXLAN_DIPv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    VXLAN_DIPv_RSVD_FLEX_CTR_POOL_NUMBERf,
    VXLAN_DIPv_USE_OUTER_HEADER_PHBf,
    VXLAN_FLAGSf,
    VXLAN_PAYLOAD_HASH_SELECT_Af,
    VXLAN_PAYLOAD_HASH_SELECT_Bf,
    VXLAN_PAYLOAD_L2_BITMAP_Af,
    VXLAN_PAYLOAD_L2_BITMAP_Bf,
    VXLAN_PAYLOAD_L3_BITMAP_Af,
    VXLAN_PAYLOAD_L3_BITMAP_Bf,
    VXLAN_PAYLOAD_TPID_ENABLEf,
    VXLAN_RESERVED_1f,
    VXLAN_RESERVED_2f,
    VXLAN_SIPv_DATAf,
    VXLAN_SIPv_HASH_LSBf,
    VXLAN_SIPv_KEYf,
    VXLAN_SIPv_RESERVED_0f,
    VXLAN_SIPv_RSVD_SVPf,
    VXLAN_SIPv_SIPf,
    VXLAN_SIPv_SVPf,
    VXLAN_SIP_LOOKUP_FAIL_COPY_TOCPUf,
    VXLAN_TERMINATION_ALLOWEDf,
    VXLAN_VFIv_DATAf,
    VXLAN_VFIv_DVPf,
    VXLAN_VFIv_HASH_LSBf,
    VXLAN_VFIv_KEYf,
    VXLAN_VFIv_RESERVED_0f,
    VXLAN_VFIv_RSVD_DVPf,
    VXLAN_VFIv_RSVD_VFIf,
    VXLAN_VFIv_SD_TAG_ACTION_IF_NOT_PRESENTf,
    VXLAN_VFIv_SD_TAG_ACTION_IF_PRESENTf,
    VXLAN_VFIv_SD_TAG_DOT1P_MAPPING_PTRf,
    VXLAN_VFIv_SD_TAG_DOT1P_PRI_SELECTf,
    VXLAN_VFIv_SD_TAG_NEW_CFIf,
    VXLAN_VFIv_SD_TAG_NEW_PRIf,
    VXLAN_VFIv_SD_TAG_REMARK_CFIf,
    VXLAN_VFIv_SD_TAG_TPID_INDEXf,
    VXLAN_VFIv_SD_TAG_VIDf,
    VXLAN_VFIv_VFIf,
    VXLAN_VFIv_VN_IDf,
    VXLAN_VFI_LOOKUP_KEY_TYPEf,
    VXLAN_VN_IDv_DATAf,
    VXLAN_VN_IDv_HASH_LSBf,
    VXLAN_VN_IDv_KEYf,
    VXLAN_VN_IDv_RESERVED_0f,
    VXLAN_VN_IDv_RSVD_VFIf,
    VXLAN_VN_IDv_SIPf,
    VXLAN_VN_IDv_VFIf,
    VXLAN_VN_IDv_VN_IDf,
    VXLAN_VN_ID_LOOKUP_FAIL_COPY_TOCPUf,
    VXLAN_VN_ID_LOOKUP_KEY_TYPEf,
    VXLT_MISSf,
    VXLT_MISS_TOCPUf,
    WBTf,
    WDRR_QUANTA_SELECTf,
    WDT_0_INTRf,
    WDT_0_RST_OVERRIDEf,
    WDT_1_INTRf,
    WDT_1_RST_OVERRIDEf,
    WEIGHTf,
    WEIGHTMEM_LVMf,
    WEIGHTMEM_RDSf,
    WEIGHTMEM_RDTf,
    WEIGHTMEM_TMf,
    WEIGHTMEM_WBTf,
    WEIGHTSf,
    WEIGHTS_CLEARf,
    WESP_PROTO_NUMBERf,
    WESP_PROTO_NUMBER_ENABLEf,
    WM_MAX_THRESHOLDf,
    WORDSWAP_IN_64BIT_SBUSDATAf,
    WRAP_AROUNDf,
    WRBUFF_LVM0f,
    WRBUFF_LVM1f,
    WRBUFF_TM0f,
    WRBUFF_TM1f,
    WRECCBUFF_LVM0f,
    WRECCBUFF_TM0f,
    WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_DROPPING_INDEXf,
    WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_MARKING_INDEXf,
    WRED_ECCP_ENf,
    WRED_ENf,
    WRED_MARK_ELIGIBLEf,
    WRED_PARITY_ENf,
    WRED_RESPONSIVEf,
    WRED_TMf,
    WRENf,
    WRITEf,
    WRITEREQ_PLD_SIZEf,
    WRITE_ABORTEDf,
    WRITE_DURATIONf,
    WRITE_PTRf,
    WRITE_PTR_PORT0f,
    WRITE_PTR_PORT1f,
    WRITE_PTR_PORT2f,
    WRITE_PTR_PORT3f,
    WRITE_STARTf,
    WRT0f,
    WR_IP_INTF_CREDITSf,
    WR_PTRf,
    XGMII_IPG_CHECK_DISABLEf,
    XGPLL_STATUSf,
    XGXS_TEST_MODE_ENf,
    XG_PLL0_PWRDWNf,
    XG_PLL1_PWRDWNf,
    XG_PLL2_PWRDWNf,
    XG_PLL3_PWRDWNf,
    XG_RCVD_BKUP_SELf,
    XG_RCVD_SELf,
    XLATEv_DATAf,
    XLATEv_DISABLE_VLAN_CHECKSf,
    XLATEv_DST_MODIDf,
    XLATEv_DST_PORTf,
    XLATEv_DUMMYf,
    XLATEv_DUMMY_BITSf,
    XLATEv_DVPf,
    XLATEv_FLEX_CTR_BASE_COUNTER_IDXf,
    XLATEv_FLEX_CTR_OFFSET_MODEf,
    XLATEv_FLEX_CTR_POOL_NUMBERf,
    XLATEv_GLPf,
    XLATEv_HASH_LSBf,
    XLATEv_INCOMING_VIDSf,
    XLATEv_IPRI_CFI_SELf,
    XLATEv_IPRI_MAPPING_PTRf,
    XLATEv_ITAGf,
    XLATEv_IVIDf,
    XLATEv_KEYf,
    XLATEv_KEY_ZERO_1f,
    XLATEv_L3_IIFf,
    XLATEv_L3_IIF_VALIDf,
    XLATEv_MODULE_IDf,
    XLATEv_MPLS_ACTIONf,
    XLATEv_NEW_ICFIf,
    XLATEv_NEW_IPRIf,
    XLATEv_NEW_IVIDf,
    XLATEv_NEW_OCFIf,
    XLATEv_NEW_OPRIf,
    XLATEv_NEW_OTAG_VPTAGf,
    XLATEv_NEW_OTAG_VPTAG_SELf,
    XLATEv_NEW_OVIDf,
    XLATEv_NEW_VIDf,
    XLATEv_NEW_VLAN_IDf,
    XLATEv_NEW_VPTAGf,
    XLATEv_OLD_VLAN_IDf,
    XLATEv_OPRIf,
    XLATEv_OPRI_CFI_SELf,
    XLATEv_OPRI_MAPPING_PTRf,
    XLATEv_OTAGf,
    XLATEv_OVIDf,
    XLATEv_PORT_GROUP_IDf,
    XLATEv_PORT_NUMf,
    XLATEv_PRIf,
    XLATEv_RESERVED_PORT_GROUP_IDf,
    XLATEv_RSVD_DVPf,
    XLATEv_RSVD_FLEX_CTR_BASE_COUNTER_IDXf,
    XLATEv_RSVD_FLEX_CTR_POOL_NUMBERf,
    XLATEv_RSVD_SOURCE_VPf,
    XLATEv_SOURCE_FIELDf,
    XLATEv_SOURCE_VPf,
    XLATEv_SVP_VALIDf,
    XLATEv_Tf,
    XLATEv_TAG_ACTION_PROFILE_PTRf,
    XLATEv_TGIDf,
    XLATEv_VIDf,
    XLATEv_VLAN_ACTION_VALIDf,
    XLATEv_VLAN_IDf,
    XLMAC_EEE_TIMERS_HIf,
    XLMAC_EEE_TIMERS_LOf,
    XLMAC_PAUSE_CTRL_HIf,
    XLMAC_PAUSE_CTRL_LOf,
    XLMAC_TX_CRC_CORRUPT_CTRL_HIf,
    XLMAC_TX_CRC_CORRUPT_CTRL_LOf,
    XLMAC_TX_CTRL_HIf,
    XLMAC_TX_CTRL_LOf,
    XLMAC_VERSIONf,
    XLPORTf,
    XMAC0_BYPASS_OSTSf,
    XMAC0_RESETf,
    XOFF_DISABLEf,
    XOFF_REFRESH_TIMEf,
    XOFF_REFRESH_TIMERf,
    XPE_CELL_PTRf,
    XPE_NUMf,
    XPE_R_A_CPU_INT_ENf,
    XPE_R_A_CPU_INT_STATf,
    XPE_R_A_ERRf,
    XPE_R_A_NAKf,
    XPE_R_B_CPU_INT_ENf,
    XPE_R_B_CPU_INT_STATf,
    XPE_R_B_ERRf,
    XPE_R_B_NAKf,
    XPE_S_A_CPU_INT_ENf,
    XPE_S_A_CPU_INT_STATf,
    XPE_S_A_ERRf,
    XPE_S_A_NAKf,
    XPE_S_B_CPU_INT_ENf,
    XPE_S_B_CPU_INT_STATf,
    XPE_S_B_ERRf,
    XPE_S_B_NAKf,
    XPE_XMIT_CNTf,
    XPORT0_CORE_PORT_MODEf,
    XPORT0_PHY_PORT_MODEf,
    XPORT_CORE0f,
    YELLOW_DROP_STATE_BMPf,
    YELLOW_LIMITf,
    YELLOW_RESUMEf,
    YELLOW_RESUME_LIMITf,
    YELLOW_RESUME_OFFSETf,
    YELLOW_RESUME_OFFSET_PROFILE_SELf,
    YELLOW_SHARED_LIMITf,
    YELLOW_SP0f,
    YELLOW_SP1f,
    YELLOW_SP2f,
    YELLOW_SP3f,
    Y_CHANGE_DOT1Pf,
    Y_CHANGE_DSCPf,
    Y_CHANGE_ECNf,
    Y_CHANGE_INNER_CFIf,
    Y_CHANGE_OUTER_CFIf,
    Y_COUNTf,
    Y_DROPf,
    Y_HG_CONGESTION_CLASS_CHANGEf,
    Y_HG_CONGESTION_CLASS_NEWf,
    Y_HG_DP_CHANGEf,
    Y_HG_DP_NEWf,
    Y_HG_INT_PRI_CHANGEf,
    Y_HG_INT_PRI_NEWf,
    Y_NEW_DOT1Pf,
    Y_NEW_DSCPf,
    Y_NEW_ECNf,
    Y_NEW_INNER_CFIf,
    Y_NEW_INNER_PRIf,
    Y_NEW_OUTER_CFIf,
    Y_REPLACE_INNER_PRIf,
    BCM56960_A0_FIELD_COUNT = 8658
} bcm56960_a0_field_t;


typedef enum bcm56960_a0_rmr_e {
    BUBBLE_MOPh,
    CELL_ASSEM_BUFFER0h,
    CELL_ASSEM_BUFFER1h,
    CELL_ASSEM_BUFFER2h,
    CELL_ASSEM_BUFFER3h,
    CELL_ASSEM_BUFFER4h,
    CELL_ASSEM_BUFFER5h,
    CELL_ASSEM_BUFFER6h,
    CELL_ASSEM_BUFFER7h,
    CENTRAL_EVICTION_FIFOh,
    COUNTER_STAGINGh,
    CPU_CELL_ASSEM_BUFFERh,
    EFPPARS_BUS_PARITY_ENh,
    EFP_BUS_PARITY_ENh,
    EHCPM_BUS_PARITY_ENh,
    EPMOD_BUS_PARITY_ENh,
    EP_EDATABUF_CM_CTRLh,
    EP_EDATABUF_CM_MEMh,
    EP_EDATABUF_EFP_CNTh,
    EP_EDATABUF_LBP_CTRLh,
    EP_EDATABUF_LBP_MEMh,
    EP_EDATABUF_PERQ_CNTh,
    EP_EDATABUF_PM0_CTRLh,
    EP_EDATABUF_PM0_MEMh,
    EP_EDATABUF_PM1_CTRLh,
    EP_EDATABUF_PM1_MEMh,
    EP_EDATABUF_PM2_CTRLh,
    EP_EDATABUF_PM2_MEMh,
    EP_EDATABUF_PM3_CTRLh,
    EP_EDATABUF_PM3_MEMh,
    EP_EDATABUF_PM4_CTRLh,
    EP_EDATABUF_PM4_MEMh,
    EP_EDATABUF_PM5_CTRLh,
    EP_EDATABUF_PM5_MEMh,
    EP_EDATABUF_PM6_CTRLh,
    EP_EDATABUF_PM6_MEMh,
    EP_EDATABUF_PM7_CTRLh,
    EP_EDATABUF_PM7_MEMh,
    EP_EDATABUF_PM_RESI_BUFFERh,
    EP_EDATABUF_STATS_CNTh,
    EP_INITBUF_RAM_WRAPPERh,
    EP_PT_BUS_PARITY_ENh,
    EVLAN_BUS_PARITY_ENh,
    IDB_OBM0_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM1_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM2_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM3_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM4_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM5_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM6_IOM_STATS_WINDOW_RESULTSh,
    IDB_OBM7_IOM_STATS_WINDOW_RESULTSh,
    IFP_BUS_PARITY_ENh,
    IFWD_BUS_PARITY_ENh,
    IFWD_ISW1_PT_BUS_PARITY_ENh,
    IPARS_BUS_PARITY_ENh,
    IPARS_IVP_PT_BUS_PARITY_ENh,
    IP_PACKET_BUFFERh,
    IRSEL1_BUS_PARITY_ENh,
    IRSEL2_BUS_PARITY_ENh,
    ISW1_BUS_PARITY_ENh,
    ISW1_ISW2_PT_BUS_PARITY_ENh,
    ISW2_BUS_PARITY_ENh,
    ISW3_EOP_BUFFER_Ah,
    ISW3_EOP_BUFFER_Bh,
    IS_TDM_CALENDAR0h,
    IS_TDM_CALENDAR1h,
    IVP_ISW1_PT_BUS_PARITY_ENh,
    IVXLT_BUS_PARITY_ENh,
    LEARN_FIFOh,
    LPBK_CELL_ASSEM_BUFFERh,
    METER_STAGINGh,
    OBM0_DATA_FIFOh,
    OBM0_QUEUE_FIFOh,
    OBM1_DATA_FIFOh,
    OBM1_QUEUE_FIFOh,
    OBM2_DATA_FIFOh,
    OBM2_QUEUE_FIFOh,
    OBM3_DATA_FIFOh,
    OBM3_QUEUE_FIFOh,
    OBM4_DATA_FIFOh,
    OBM4_QUEUE_FIFOh,
    OBM5_DATA_FIFOh,
    OBM5_QUEUE_FIFOh,
    OBM6_DATA_FIFOh,
    OBM6_QUEUE_FIFOh,
    OBM7_DATA_FIFOh,
    OBM7_QUEUE_FIFOh,
    VP_BUS_PAR_ENh,
    BCM56960_A0_RMR_COUNT = 88
} bcm56960_a0_rmr_t;


#endif /* BCM56960_A0_ENUM_H */
