## This is a 32-bit 5 stage pipelined processor using Harvard Architecture 

# Stages
### Consists of 5 stages:
| Instruction Fetch (IF) | Instruction Decode (ID) | Execute (Ex) | Memory (Mem) | Write Back (WB) |
|:-:|:-:|:-:|:-:|:-:|



![FinalDesign drawio (1)](https://user-images.githubusercontent.com/75990647/210130585-da2ed35a-5383-4cf0-b2e3-64acdf6cabbb.png)
