###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138325   # Number of WRITE/WRITEP commands
num_reads_done                 =       429671   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       360981   # Number of read row buffer hits
num_read_cmds                  =       429672   # Number of READ/READP commands
num_writes_done                =       138359   # Number of read requests issued
num_write_row_hits             =        99288   # Number of write row buffer hits
num_act_cmds                   =       108081   # Number of ACT commands
num_pre_cmds                   =       108054   # Number of PRE commands
num_ondemand_pres              =        86680   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9372388   # Cyles of rank active rank.0
rank_active_cycles.1           =      9025193   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       627612   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       974807   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       522299   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4958   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1561   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1865   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          899   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          484   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          859   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1522   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1904   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2251   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29431   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          529   # Write cmd latency (cycles)
write_latency[40-59]           =         1043   # Write cmd latency (cycles)
write_latency[60-79]           =         2734   # Write cmd latency (cycles)
write_latency[80-99]           =         5294   # Write cmd latency (cycles)
write_latency[100-119]         =         7462   # Write cmd latency (cycles)
write_latency[120-139]         =        10465   # Write cmd latency (cycles)
write_latency[140-159]         =        10518   # Write cmd latency (cycles)
write_latency[160-179]         =        10006   # Write cmd latency (cycles)
write_latency[180-199]         =         9786   # Write cmd latency (cycles)
write_latency[200-]            =        80479   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       217255   # Read request latency (cycles)
read_latency[40-59]            =        67710   # Read request latency (cycles)
read_latency[60-79]            =        52832   # Read request latency (cycles)
read_latency[80-99]            =        16278   # Read request latency (cycles)
read_latency[100-119]          =        11003   # Read request latency (cycles)
read_latency[120-139]          =         8581   # Read request latency (cycles)
read_latency[140-159]          =         6143   # Read request latency (cycles)
read_latency[160-179]          =         4480   # Read request latency (cycles)
read_latency[180-199]          =         3892   # Read request latency (cycles)
read_latency[200-]             =        41496   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.90518e+08   # Write energy
read_energy                    =  1.73244e+09   # Read energy
act_energy                     =   2.9571e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.01254e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.67907e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.84837e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63172e+09   # Active standby energy rank.1
average_read_latency           =      89.3979   # Average read request latency (cycles)
average_interarrival           =      17.6044   # Average request interarrival latency (cycles)
total_energy                   =  1.56726e+10   # Total energy (pJ)
average_power                  =      1567.26   # Average power (mW)
average_bandwidth              =      4.84719   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       164382   # Number of WRITE/WRITEP commands
num_reads_done                 =       455598   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       381715   # Number of read row buffer hits
num_read_cmds                  =       455604   # Number of READ/READP commands
num_writes_done                =       164437   # Number of read requests issued
num_write_row_hits             =       123228   # Number of write row buffer hits
num_act_cmds                   =       115399   # Number of ACT commands
num_pre_cmds                   =       115375   # Number of PRE commands
num_ondemand_pres              =        93380   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9223679   # Cyles of rank active rank.0
rank_active_cycles.1           =      9185541   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       776321   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       814459   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       575744   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3870   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1503   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1759   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          836   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          480   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          866   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1513   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1882   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2261   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29408   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           16   # Write cmd latency (cycles)
write_latency[20-39]           =          624   # Write cmd latency (cycles)
write_latency[40-59]           =         1232   # Write cmd latency (cycles)
write_latency[60-79]           =         3647   # Write cmd latency (cycles)
write_latency[80-99]           =         7467   # Write cmd latency (cycles)
write_latency[100-119]         =         9961   # Write cmd latency (cycles)
write_latency[120-139]         =        12216   # Write cmd latency (cycles)
write_latency[140-159]         =        11853   # Write cmd latency (cycles)
write_latency[160-179]         =        11091   # Write cmd latency (cycles)
write_latency[180-199]         =        10574   # Write cmd latency (cycles)
write_latency[200-]            =        95701   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       214862   # Read request latency (cycles)
read_latency[40-59]            =        70906   # Read request latency (cycles)
read_latency[60-79]            =        59306   # Read request latency (cycles)
read_latency[80-99]            =        19355   # Read request latency (cycles)
read_latency[100-119]          =        13008   # Read request latency (cycles)
read_latency[120-139]          =        10309   # Read request latency (cycles)
read_latency[140-159]          =         6974   # Read request latency (cycles)
read_latency[160-179]          =         5577   # Read request latency (cycles)
read_latency[180-199]          =         4506   # Read request latency (cycles)
read_latency[200-]             =        50795   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.20595e+08   # Write energy
read_energy                    =    1.837e+09   # Read energy
act_energy                     =  3.15732e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.72634e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.9094e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75558e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73178e+09   # Active standby energy rank.1
average_read_latency           =      97.6206   # Average read request latency (cycles)
average_interarrival           =      16.1257   # Average request interarrival latency (cycles)
total_energy                   =  1.59289e+10   # Total energy (pJ)
average_power                  =      1592.89   # Average power (mW)
average_bandwidth              =      5.29097   # Average bandwidth
