\doxysection{system\+\_\+stm32wlxx.\+c}
\hypertarget{system__stm32wlxx_8c_source}{}\label{system__stm32wlxx_8c_source}\index{Core/Src/system\_stm32wlxx.c@{Core/Src/system\_stm32wlxx.c}}
\mbox{\hyperlink{system__stm32wlxx_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00085}00085\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32wlxx_8h}{stm32wlxx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00086}00086\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00087}00087\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00088}\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{00088}}\ \textcolor{preprocessor}{\ \ \#define\ HSE\_VALUE\ \ \ \ (32000000UL)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00089}00089\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00091}00091\ \textcolor{preprocessor}{\#if\ !defined\ \ (MSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00092}\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_ga90e2a73d7fe4a7425c6e31fef5ce7263}{00092}}\ \textcolor{preprocessor}{\ \ \ \#define\ MSI\_VALUE\ \ \ \ (4000000UL)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00093}00093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ MSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00094}00094\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00095}00095\ \textcolor{preprocessor}{\#if\ !defined\ \ (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00096}\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{00096}}\ \textcolor{preprocessor}{\ \ \#define\ HSI\_VALUE\ \ \ \ (16000000UL)\ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00097}00097\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00098}00098\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00099}00099\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00100}\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_ga4872023e65449c0506aac3ea6bec99e9}{00100}}\ \textcolor{preprocessor}{\ \#define\ LSI\_VALUE\ \ (32000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00101}00101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSI\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00103}00103\ \textcolor{preprocessor}{\#if\ !defined\ \ (LSE\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00104}\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_ga7bbb9d19e5189a6ccd0fb6fa6177d20d}{00104}}\ \textcolor{preprocessor}{\ \ \#define\ LSE\_VALUE\ \ \ \ (32768UL)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00105}00105\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LSE\_VALUE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00106}00106\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00123}00123\ \textcolor{comment}{/*\ Note:\ Following\ vector\ table\ addresses\ must\ be\ defined\ in\ line\ with\ linker}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00124}00124\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ configuration.\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00128}00128\ \textcolor{comment}{/*\ \#define\ USER\_VECT\_TAB\_ADDRESS\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00129}00129\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00130}00130\ \textcolor{preprocessor}{\#ifdef\ CORE\_CM0PLUS}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00133}00133\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00134}00134\ \textcolor{preprocessor}{\#if\ defined(VECT\_TAB\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00135}00135\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ SRAM2\_BASE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00137}00137\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00139}00139\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00140}00140\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ FLASH\_BASE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00142}00142\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00144}00144\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00145}00145\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00148}00148\ \textcolor{comment}{/*\ \#define\ VECT\_TAB\_SRAM\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00149}00149\ \textcolor{preprocessor}{\#if\ defined(VECT\_TAB\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00150}00150\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ SRAM1\_BASE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00152}00152\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00154}00154\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00155}00155\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_BASE\_ADDRESS\ \ \ FLASH\_BASE\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00157}00157\ \textcolor{preprocessor}{\#define\ VECT\_TAB\_OFFSET\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00159}00159\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00160}00160\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00161}00161\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00178}00178\ \ \ \textcolor{comment}{/*\ The\ SystemCoreClock\ variable\ is\ updated\ in\ three\ ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00179}00179\ \textcolor{comment}{\ \ \ \ \ \ 1)\ from\ within\ HAL\_Init()}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00180}00180\ \textcolor{comment}{\ \ \ \ \ \ 2)\ by\ calling\ CMSIS\ function\ SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00181}00181\ \textcolor{comment}{\ \ \ \ \ \ 3)\ each\ time\ HAL\_RCC\_ClockConfig()\ is\ called\ to\ configure\ the\ system\ clock\ frequency}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00182}00182\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00183}\mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{00183}}\ \ \ uint32\_t\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ \ =\ 4000000UL;\ \textcolor{comment}{/*CPU1:\ M4\ on\ MSI\ clock\ after\ startup\ (4MHz)*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00185}\mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{00185}}\ \ \ \textcolor{keyword}{const}\ uint32\_t\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{AHBPrescTable}}[16UL]\ =\ \{1UL,\ 3UL,\ 5UL,\ 1UL,\ 1UL,\ 6UL,\ 10UL,\ 32UL,\ 2UL,\ 4UL,\ 8UL,\ 16UL,\ 64UL,\ 128UL,\ 256UL,\ 512UL\};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00186}00186\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00187}\mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaedf64a04048e826a42c4eac37c2ecda0}{00187}}\ \ \ \textcolor{keyword}{const}\ uint32\_t\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaedf64a04048e826a42c4eac37c2ecda0}{APBPrescTable}}[8UL]\ \ =\ \{0UL,\ 0UL,\ 0UL,\ 0UL,\ 1UL,\ 2UL,\ 3UL,\ 4UL\};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00189}\mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga97fd1cc016516302e2915d3154b980b5}{00189}}\ \ \ \textcolor{keyword}{const}\ uint32\_t\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga97fd1cc016516302e2915d3154b980b5}{MSIRangeTable}}[16UL]\ =\ \{100000UL,\ 200000UL,\ 400000UL,\ 800000UL,\ 1000000UL,\ 2000000UL,\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00190}00190\ \ \ \ \ 4000000UL,\ 8000000UL,\ 16000000UL,\ 24000000UL,\ 32000000UL,\ 48000000UL,\ 0UL,\ 0UL,\ 0UL,\ 0UL\};\ \textcolor{comment}{/*\ 0UL\ values\ are\ incorrect\ cases\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00211}\mbox{\hyperlink{group__STM32WLxx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00211}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00212}00212\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00213}00213\ \textcolor{preprocessor}{\#if\ defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00214}00214\ \ \ \textcolor{comment}{/*\ Configure\ the\ Vector\ Table\ location\ add\ offset\ address\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00215}00215\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR\ =\ VECT\_TAB\_BASE\_ADDRESS\ |\ VECT\_TAB\_OFFSET;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00216}00216\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00217}00217\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00218}00218\ \ \ \textcolor{comment}{/*\ FPU\ settings\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00219}00219\ \textcolor{preprocessor}{\#if\ (\_\_FPU\_PRESENT\ ==\ 1)\ \&\&\ (\_\_FPU\_USED\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00220}00220\ \ \ \mbox{\hyperlink{group__CMSIS__CORE_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>CPACR\ |=\ ((3UL\ <<\ (10UL*2UL))|(3UL\ <<\ (11UL*2UL)));\ \ \textcolor{comment}{/*\ set\ CP10\ and\ CP11\ Full\ Access\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00221}00221\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00222}00222\ \}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00266}\mbox{\hyperlink{group__STM32WLxx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00266}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00267}00267\ \{}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00268}00268\ \ \ uint32\_t\ tmp,\ msirange,\ pllvco,\ pllr,\ pllsource\ ,\ pllm;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00270}00270\ \ \textcolor{comment}{/*\ Get\ MSI\ Range\ frequency-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00272}00272\ \ \ \ \textcolor{comment}{/*\ Get\ MSI\ Range\ frequency-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00273}00273\ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga49933766dd383651a6757d47f76649de}{RCC\_CR\_MSIRGSEL}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00274}00274\ \ \ \ \{\ \textcolor{comment}{/*\ MSISRANGE\ from\ RCC\_CSR\ applies\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00275}00275\ \ \ \ \ \ msirange\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CSR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga054a1764497165e83c364efc148f42f0}{RCC\_CSR\_MSISRANGE}})\ >>\ 8U;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00276}00276\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00277}00277\ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00278}00278\ \ \ \ \{\ \textcolor{comment}{/*\ MSIRANGE\ from\ RCC\_CR\ applies\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00279}00279\ \ \ \ \ \ msirange\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\_CR\_MSIRANGE}})\ >>\ 4U;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00280}00280\ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00281}00281\ \ \ \ \textcolor{comment}{/*MSI\ frequency\ range\ in\ HZ*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00282}00282\ \ \ \ msirange\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga97fd1cc016516302e2915d3154b980b5}{MSIRangeTable}}[msirange];}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00285}00285\ \ \ \textcolor{comment}{/*SystemCoreClock=HAL\_RCC\_GetSysClockFreq();*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00286}00286\ \ \ \textcolor{comment}{/*\ Get\ SYSCLK\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00287}00287\ \ \ \textcolor{keywordflow}{switch}\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}})}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00288}00288\ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00289}00289\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x00:\ \ \ \textcolor{comment}{/*\ MSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00290}00290\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ msirange;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00291}00291\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00292}00292\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00293}00293\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x04:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00294}00294\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00295}00295\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00296}00296\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00298}00298\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x08:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ system\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00299}00299\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00300}00300\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00301}00301\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00302}00302\ \ \ \ \ \textcolor{keywordflow}{case}\ 0x0C:\ \textcolor{comment}{/*\ PLL\ used\ as\ system\ clock\ \ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00303}00303\ \ \ \ \ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ MSI\_VALUE/\ PLLM)\ *\ PLLN}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00304}00304\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ SYSCLK\ =\ PLL\_VCO\ /\ PLLR}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00305}00305\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00306}00306\ \ \ \ \ \ \ pllsource\ =\ (\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\_PLLCFGR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00307}00307\ \ \ \ \ \ \ pllm\ =\ ((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\_PLLCFGR\_PLLM}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga681f0ec251dffb419df8fa23137fe810}{RCC\_PLLCFGR\_PLLM\_Pos}})\ +\ 1UL\ ;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00309}00309\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00310}00310\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00311}00311\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x02:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00312}00312\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00313}00313\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00315}00315\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ 0x03:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00316}00316\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (\mbox{\hyperlink{group__stm32WLxx__System__Private__Includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ pllm);}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00317}00317\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00318}00318\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00319}00319\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{default}:\ \ \ \ \textcolor{comment}{/*\ MSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00320}00320\ \ \ \ \ \ \ \ \ \ \ pllvco\ =\ (msirange\ /\ pllm);}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00321}00321\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00322}00322\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00324}00324\ \ \ \ \ \ \ pllvco\ =\ pllvco\ *\ ((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\_PLLCFGR\_PLLN}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga78a5913e3fc53a740fe874ece04b2d84}{RCC\_PLLCFGR\_PLLN\_Pos}});}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00325}00325\ \ \ \ \ \ \ pllr\ =\ (((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf94ebe400d76dd3d34e78244a8ceb050}{RCC\_PLLCFGR\_PLLR}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a5d83613de06413fea907a5a4df341b}{RCC\_PLLCFGR\_PLLR\_Pos}})\ +\ 1UL);}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00327}00327\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ pllvco/pllr;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00328}00328\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00330}00330\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00331}00331\ \ \ \ \ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ msirange;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00332}00332\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00333}00333\ \ \ \}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00335}00335\ \ \ \textcolor{comment}{/*\ Compute\ HCLK\ clock\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00336}00336\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ \ defined(CORE\_CM0PLUS)}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00337}00337\ \ \ \textcolor{comment}{/*\ Get\ HCLK2\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00338}00338\ \ \ tmp\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{AHBPrescTable}}[((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>EXTCFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaab185561cca7116d708122dc099de224}{RCC\_EXTCFGR\_C2HPRE}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga258ae27313c07b5ff721021762967633}{RCC\_EXTCFGR\_C2HPRE\_Pos}})];}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00339}00339\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00340}00340\ \ \ \textcolor{comment}{/*\ Get\ HCLK1\ prescaler\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00341}00341\ \ \ tmp\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_ga094c87a4ec51afe55595514d0b40e6fa}{AHBPrescTable}}[((\mbox{\hyperlink{group__Peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gafe10e66938644ee8054a2426ff23efea}{RCC\_CFGR\_HPRE}})\ >>\ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2447eb7ab6388f0446e7550df8f50d90}{RCC\_CFGR\_HPRE\_Pos}})];}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00342}00342\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00344}00344\ \ \ \textcolor{comment}{/*\ Core\ clock\ frequency\ */}}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00345}00345\ \ \ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group__STM32WLxx__System__Private__Variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ /\ tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32wlxx_8c_source_l00346}00346\ \}}

\end{DoxyCode}
