var pairs =
{
"oddrxd":{"primitive":1,"output":1}
,"output":{"ddr":1,"gearing":1}
,"ddr":{"ddr_mem":1,"memory":1,"generic":1,"data":1}
,"ddr_mem":{"ddr2_mem":1,"ddr":1}
,"ddr2_mem":{"ddr_genx1":1,"ddr2":1,"ddr2_memgen":1}
,"ddr_genx1":{"ddr2_memgen":1,"ddr":1,"left":1}
,"architectures":{"supported":1}
,"inputs":{"sclk":1}
,"sclk":{"dqclk1":1,"used":1}
,"memmode":{"disabled":1}
,"disabled":{"default":1}
,"default":{"enabled":1}
,"memory":{"mode":1}
,"mode":{"ddr2_mem":1,"ddr_genx1":1,"gearing":1}
,"ddr2":{"memory":1}
,"generic":{"mode":1}
,"gearing":{"ddr2_memgen":1}
,"ddr2_memgen":{"left":1}
,"left":{"right":1}
,"right":{"top":1}
,"port":{"information":1}
,"information":{"described":1,"usage":1}
,"described":{"below":1}
,"below":{"table":1}
,"system":{"clock":1}
,"data":{"positive":1,"negative":1,"output":1}
,"positive":{"edge":1}
,"edge":{"clock":1,"frequency":1}
,"clock":{"oposa":1,"onegb":1,"edge":1}
,"negative":{"edge":1}
,"frequency":{"sclk":1}
,"used":{"output":1}
,"usage":{"refer":1,"guide":1}
,"refer":{"following":1}
,"following":{"technical":1}
,"technical":{"note":1}
,"note":{"web":1}
,"web":{"site":1}
,"tn1177":{"latticeecp3":1}
,"latticeecp3":{"sysio":1}
,"sysio":{"usage":1}
}
;Search.control.loadWordPairs(pairs);
