// Seed: 2005745831
module module_0;
  always id_1 <= -1;
  module_2 modCall_1 ();
  tri1 id_2 = -1, id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  parameter id_1 = "" - 1;
  module_3 modCall_1 ();
  assign modCall_1.type_17 = 0;
endmodule
module module_3;
  assign id_1 = id_1;
  supply0 id_2;
  always_latch id_1 = id_2;
  logic [7:0] id_3;
  tri1 id_4;
  assign id_2 = -1;
  for (id_5 = -1'd0 == 1 - id_4 == id_2; id_5; id_4 = (id_1)) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_6 :
        assert property (@(posedge -1'h0 or posedge -1 or posedge id_6 or posedge 1) id_2(
            -1'h0 || -1 - id_2
        ))
          id_5 = id_2;
      end
      assign id_1 = | -1;
    end
  end
  assign id_5 = -1;
  tri \id_7 ;
  assign id_1 = id_4;
  assign id_5 = \id_7 ;
  wand id_8, id_9;
  wire id_10;
  always_comb id_3[-1] = -1 && id_9;
endmodule
