
*** Running vivado
    with args -log design_1_SevenSegmentDriver_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SevenSegmentDriver_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_SevenSegmentDriver_0_2.tcl -notrace
Command: synth_design -top design_1_SevenSegmentDriver_0_2 -part xc7k70tfbg676-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11012 
WARNING: [Synth 8-992] reg0 is already implicitly declared earlier [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 378.199 ; gain = 114.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_SevenSegmentDriver_0_2' [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_SevenSegmentDriver_0_2/synth/design_1_SevenSegmentDriver_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDriver_v1_0' [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SevenSegmentDriver_v1_0_S00_AXI' [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDriver_v1_0_S00_AXI' (1#1) [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-6014] Unused sequential element digit_reg was removed.  [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:82]
WARNING: [Synth 8-6014] Unused sequential element seg_reg was removed.  [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:83]
WARNING: [Synth 8-6014] Unused sequential element cntr_reg was removed.  [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:94]
WARNING: [Synth 8-3848] Net SegmentOut in module/entity SevenSegmentDriver_v1_0 does not have driver. [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:18]
WARNING: [Synth 8-3848] Net DigitOut in module/entity SevenSegmentDriver_v1_0 does not have driver. [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegmentDriver_v1_0' (2#1) [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ipshared/7ca9/hdl/SevenSegmentDriver_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_SevenSegmentDriver_0_2' (3#1) [c:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.srcs/sources_1/bd/design_1/ip/design_1_SevenSegmentDriver_0_2/synth/design_1_SevenSegmentDriver_0_2.v:57]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[7]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[6]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[5]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[4]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[3]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[2]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[1]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port SegmentOut[0]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port DigitOut[3]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port DigitOut[2]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port DigitOut[1]
WARNING: [Synth 8-3331] design SevenSegmentDriver_v1_0 has unconnected port DigitOut[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 411.234 ; gain = 147.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 411.234 ; gain = 147.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 411.234 ; gain = 147.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 736.078 ; gain = 1.672
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 736.078 ; gain = 471.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 736.078 ; gain = 471.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:07 . Memory (MB): peak = 736.078 ; gain = 471.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:08 . Memory (MB): peak = 736.078 ; gain = 471.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SevenSegmentDriver_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[7]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[6]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[5]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[4]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[3]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[2]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[1]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port SegmentOut[0]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port DigitOut[3]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port DigitOut[2]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port DigitOut[1]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port DigitOut[0]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_SevenSegmentDriver_0_2 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
INFO: [Synth 8-3332] Sequential element (inst/SevenSegmentDriver_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_SevenSegmentDriver_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:11 . Memory (MB): peak = 736.078 ; gain = 471.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:43 . Memory (MB): peak = 737.512 ; gain = 473.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:43 . Memory (MB): peak = 737.734 ; gain = 473.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   231|
|2     |  inst                                   |SevenSegmentDriver_v1_0         |   231|
|3     |    SevenSegmentDriver_v1_0_S00_AXI_inst |SevenSegmentDriver_v1_0_S00_AXI |   231|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:48 . Memory (MB): peak = 748.648 ; gain = 484.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:12 . Memory (MB): peak = 748.648 ; gain = 159.652
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:49 . Memory (MB): peak = 748.648 ; gain = 484.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 760.242 ; gain = 504.902
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Janos/Documents/Vivado/Lab/AXI_DMA_Lab/AXI_DMA_Lab.runs/design_1_SevenSegmentDriver_0_2_synth_1/design_1_SevenSegmentDriver_0_2.dcp' has been generated.
