{"vcs1":{"timestamp_begin":1747550310.580094718, "rt":9.22, "ut":9.31, "st":0.61}}
{"vcselab":{"timestamp_begin":1747550319.874352007, "rt":0.40, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1747550320.333161449, "rt":0.45, "ut":0.18, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747550309.958340083}
{"VCS_COMP_START_TIME": 1747550309.958340083}
{"VCS_COMP_END_TIME": 1747550320.926926598}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486708}}
{"vcselab": {"peak_mem": 183884}}
