#[doc = "Register `SYSCFG_EXTICR3` reader"]
pub type R = crate::R<SyscfgExticr3Spec>;
#[doc = "Register `SYSCFG_EXTICR3` writer"]
pub type W = crate::W<SyscfgExticr3Spec>;
#[doc = "Field `EXTI8` reader - EXTI 8 configuration bits"]
pub type Exti8R = crate::FieldReader;
#[doc = "Field `EXTI8` writer - EXTI 8 configuration bits"]
pub type Exti8W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `EXTI9` reader - EXTI 9 configuration bits"]
pub type Exti9R = crate::FieldReader;
#[doc = "Field `EXTI9` writer - EXTI 9 configuration bits"]
pub type Exti9W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `EXTI10` reader - EXTI 10 configuration bits"]
pub type Exti10R = crate::FieldReader;
#[doc = "Field `EXTI10` writer - EXTI 10 configuration bits"]
pub type Exti10W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
#[doc = "Field `EXTI11` reader - EXTI 11 configuration bits"]
pub type Exti11R = crate::FieldReader;
#[doc = "Field `EXTI11` writer - EXTI 11 configuration bits"]
pub type Exti11W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    #[doc = "Bits 0:3 - EXTI 8 configuration bits"]
    #[inline(always)]
    pub fn exti8(&self) -> Exti8R {
        Exti8R::new((self.bits & 0x0f) as u8)
    }
    #[doc = "Bits 4:7 - EXTI 9 configuration bits"]
    #[inline(always)]
    pub fn exti9(&self) -> Exti9R {
        Exti9R::new(((self.bits >> 4) & 0x0f) as u8)
    }
    #[doc = "Bits 8:11 - EXTI 10 configuration bits"]
    #[inline(always)]
    pub fn exti10(&self) -> Exti10R {
        Exti10R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    #[doc = "Bits 12:15 - EXTI 11 configuration bits"]
    #[inline(always)]
    pub fn exti11(&self) -> Exti11R {
        Exti11R::new(((self.bits >> 12) & 0x0f) as u8)
    }
}
impl W {
    #[doc = "Bits 0:3 - EXTI 8 configuration bits"]
    #[inline(always)]
    pub fn exti8(&mut self) -> Exti8W<'_, SyscfgExticr3Spec> {
        Exti8W::new(self, 0)
    }
    #[doc = "Bits 4:7 - EXTI 9 configuration bits"]
    #[inline(always)]
    pub fn exti9(&mut self) -> Exti9W<'_, SyscfgExticr3Spec> {
        Exti9W::new(self, 4)
    }
    #[doc = "Bits 8:11 - EXTI 10 configuration bits"]
    #[inline(always)]
    pub fn exti10(&mut self) -> Exti10W<'_, SyscfgExticr3Spec> {
        Exti10W::new(self, 8)
    }
    #[doc = "Bits 12:15 - EXTI 11 configuration bits"]
    #[inline(always)]
    pub fn exti11(&mut self) -> Exti11W<'_, SyscfgExticr3Spec> {
        Exti11W::new(self, 12)
    }
}
#[doc = "external interrupt configuration register 3\n\nYou can [`read`](crate::Reg::read) this register and get [`syscfg_exticr3::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`syscfg_exticr3::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SyscfgExticr3Spec;
impl crate::RegisterSpec for SyscfgExticr3Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`syscfg_exticr3::R`](R) reader structure"]
impl crate::Readable for SyscfgExticr3Spec {}
#[doc = "`write(|w| ..)` method takes [`syscfg_exticr3::W`](W) writer structure"]
impl crate::Writable for SyscfgExticr3Spec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets SYSCFG_EXTICR3 to value 0"]
impl crate::Resettable for SyscfgExticr3Spec {}
