Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Mar 10 19:42:32 2018
| Host         : DESKTOP-1UKU17Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                  363        0.188        0.000                      0                  363        4.500        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                  363        0.188        0.000                      0                  363        4.500        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 timer/s_d0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_d3_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 0.890ns (19.095%)  route 3.771ns (80.905%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.725     5.328    timer/clk_IBUF_BUFG
    SLICE_X84Y85         FDRE                                         r  timer/s_d0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y85         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  timer/s_d0_reg[1]/Q
                         net (fo=6, routed)           1.455     7.301    timer/s_d0_reg_n_0_[1]
    SLICE_X84Y85         LUT4 (Prop_lut4_I2_O)        0.124     7.425 r  timer/s_d1[2]_i_2/O
                         net (fo=6, routed)           0.992     8.417    timer/s_d1[2]_i_2_n_0
    SLICE_X86Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.541 r  timer/s_d3[2]_i_2/O
                         net (fo=3, routed)           0.822     9.363    timer/s_d3
    SLICE_X87Y85         LUT4 (Prop_lut4_I2_O)        0.124     9.487 r  timer/s_d3[2]_i_1/O
                         net (fo=1, routed)           0.502     9.989    timer/s_d3[2]_i_1_n_0
    SLICE_X87Y85         FDSE                                         r  timer/s_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.607    15.030    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDSE                                         r  timer/s_d3_reg[2]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X87Y85         FDSE (Setup_fdse_C_D)       -0.047    15.206    timer/s_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.989    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.727     5.330    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  pulseGen/s_counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  pulseGen/s_counter0_reg[19]/Q
                         net (fo=2, routed)           0.862     6.648    pulseGen/s_counter0[19]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.772 f  pulseGen/s_counter0[31]_i_7/O
                         net (fo=1, routed)           0.663     7.435    pulseGen/s_counter0[31]_i_7_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.559 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.519    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.643 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.821     9.464    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[25]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulseGen/s_counter0_reg[25]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.727     5.330    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  pulseGen/s_counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  pulseGen/s_counter0_reg[19]/Q
                         net (fo=2, routed)           0.862     6.648    pulseGen/s_counter0[19]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.772 f  pulseGen/s_counter0[31]_i_7/O
                         net (fo=1, routed)           0.663     7.435    pulseGen/s_counter0[31]_i_7_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.559 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.519    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.643 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.821     9.464    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[26]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulseGen/s_counter0_reg[26]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.727     5.330    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  pulseGen/s_counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  pulseGen/s_counter0_reg[19]/Q
                         net (fo=2, routed)           0.862     6.648    pulseGen/s_counter0[19]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.772 f  pulseGen/s_counter0[31]_i_7/O
                         net (fo=1, routed)           0.663     7.435    pulseGen/s_counter0[31]_i_7_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.559 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.519    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.643 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.821     9.464    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[27]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulseGen/s_counter0_reg[27]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.828ns (20.027%)  route 3.306ns (79.973%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.727     5.330    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  pulseGen/s_counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  pulseGen/s_counter0_reg[19]/Q
                         net (fo=2, routed)           0.862     6.648    pulseGen/s_counter0[19]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.772 f  pulseGen/s_counter0[31]_i_7/O
                         net (fo=1, routed)           0.663     7.435    pulseGen/s_counter0[31]_i_7_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.559 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.519    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.643 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.821     9.464    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  pulseGen/s_counter0_reg[28]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y90         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulseGen/s_counter0_reg[28]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.207%)  route 3.270ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.730     5.333    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  pulseGen/s_counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  pulseGen/s_counter1_reg[19]/Q
                         net (fo=2, routed)           0.860     6.648    pulseGen/s_counter1[19]
    SLICE_X87Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.772 f  pulseGen/s_counter1[31]_i_7/O
                         net (fo=1, routed)           0.634     7.407    pulseGen/s_counter1[31]_i_7_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.531 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.960     8.490    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X87Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.614 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.816     9.430    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.611    15.034    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[25]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    pulseGen/s_counter1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.207%)  route 3.270ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.730     5.333    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  pulseGen/s_counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  pulseGen/s_counter1_reg[19]/Q
                         net (fo=2, routed)           0.860     6.648    pulseGen/s_counter1[19]
    SLICE_X87Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.772 f  pulseGen/s_counter1[31]_i_7/O
                         net (fo=1, routed)           0.634     7.407    pulseGen/s_counter1[31]_i_7_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.531 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.960     8.490    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X87Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.614 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.816     9.430    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.611    15.034    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[26]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    pulseGen/s_counter1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.207%)  route 3.270ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.730     5.333    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  pulseGen/s_counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  pulseGen/s_counter1_reg[19]/Q
                         net (fo=2, routed)           0.860     6.648    pulseGen/s_counter1[19]
    SLICE_X87Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.772 f  pulseGen/s_counter1[31]_i_7/O
                         net (fo=1, routed)           0.634     7.407    pulseGen/s_counter1[31]_i_7_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.531 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.960     8.490    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X87Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.614 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.816     9.430    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.611    15.034    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[27]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    pulseGen/s_counter1_reg[27]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 pulseGen/s_counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.828ns (20.207%)  route 3.270ns (79.793%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.730     5.333    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y89         FDRE                                         r  pulseGen/s_counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 f  pulseGen/s_counter1_reg[19]/Q
                         net (fo=2, routed)           0.860     6.648    pulseGen/s_counter1[19]
    SLICE_X87Y89         LUT4 (Prop_lut4_I0_O)        0.124     6.772 f  pulseGen/s_counter1[31]_i_7/O
                         net (fo=1, routed)           0.634     7.407    pulseGen/s_counter1[31]_i_7_n_0
    SLICE_X87Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.531 f  pulseGen/s_counter1[31]_i_3/O
                         net (fo=2, routed)           0.960     8.490    pulseGen/s_counter1[31]_i_3_n_0
    SLICE_X87Y87         LUT4 (Prop_lut4_I1_O)        0.124     8.614 r  pulseGen/s_counter1[31]_i_1/O
                         net (fo=31, routed)          0.816     9.430    pulseGen/s_counter1[31]_i_1_n_0
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.611    15.034    pulseGen/clk_IBUF_BUFG
    SLICE_X86Y91         FDRE                                         r  pulseGen/s_counter1_reg[28]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X86Y91         FDRE (Setup_fdre_C_R)       -0.429    14.844    pulseGen/s_counter1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 pulseGen/s_counter0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen/s_counter0_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.828ns (20.721%)  route 3.168ns (79.279%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.727     5.330    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y88         FDRE                                         r  pulseGen/s_counter0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y88         FDRE (Prop_fdre_C_Q)         0.456     5.786 f  pulseGen/s_counter0_reg[19]/Q
                         net (fo=2, routed)           0.862     6.648    pulseGen/s_counter0[19]
    SLICE_X84Y88         LUT4 (Prop_lut4_I1_O)        0.124     6.772 f  pulseGen/s_counter0[31]_i_7/O
                         net (fo=1, routed)           0.663     7.435    pulseGen/s_counter0[31]_i_7_n_0
    SLICE_X84Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.559 f  pulseGen/s_counter0[31]_i_3/O
                         net (fo=2, routed)           0.960     8.519    pulseGen/s_counter0[31]_i_3_n_0
    SLICE_X84Y86         LUT4 (Prop_lut4_I1_O)        0.124     8.643 r  pulseGen/s_counter0[31]_i_1/O
                         net (fo=31, routed)          0.683     9.326    pulseGen/s_counter0[31]_i_1_n_0
    SLICE_X85Y89         FDRE                                         r  pulseGen/s_counter0_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         1.608    15.031    pulseGen/clk_IBUF_BUFG
    SLICE_X85Y89         FDRE                                         r  pulseGen/s_counter0_reg[21]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X85Y89         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulseGen/s_counter0_reg[21]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 timer/s_d1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.259%)  route 0.134ns (48.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDSE                                         r  timer/s_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  timer/s_d1_reg[2]/Q
                         net (fo=5, routed)           0.134     1.797    timer/s_d1_reg_n_0_[2]
    SLICE_X89Y85         FDRE                                         r  timer/d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.874     2.039    timer/clk_IBUF_BUFG
    SLICE_X89Y85         FDRE                                         r  timer/d1_reg[2]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X89Y85         FDRE (Hold_fdre_C_D)         0.072     1.609    timer/d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 timer/s_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.080%)  route 0.135ns (48.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDRE                                         r  timer/s_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  timer/s_d1_reg[1]/Q
                         net (fo=5, routed)           0.135     1.798    timer/s_d1_reg_n_0_[1]
    SLICE_X87Y86         FDRE                                         r  timer/d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.874     2.039    timer/clk_IBUF_BUFG
    SLICE_X87Y86         FDRE                                         r  timer/d1_reg[1]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.066     1.603    timer/d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 db1/s_dirtyIn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_previousIn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.265%)  route 0.140ns (49.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.596     1.515    db1/clk_IBUF_BUFG
    SLICE_X82Y78         FDRE                                         r  db1/s_dirtyIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  db1/s_dirtyIn_reg/Q
                         net (fo=3, routed)           0.140     1.796    db1/s_dirtyIn
    SLICE_X82Y79         FDRE                                         r  db1/s_previousIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.867     2.032    db1/clk_IBUF_BUFG
    SLICE_X82Y79         FDRE                                         r  db1/s_previousIn_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X82Y79         FDRE (Hold_fdre_C_D)         0.070     1.600    db1/s_previousIn_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 timer/s_d1_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.728%)  route 0.154ns (52.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDSE                                         r  timer/s_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  timer/s_d1_reg[0]/Q
                         net (fo=6, routed)           0.154     1.818    timer/s_d1_reg_n_0_[0]
    SLICE_X88Y85         FDRE                                         r  timer/d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.874     2.039    timer/clk_IBUF_BUFG
    SLICE_X88Y85         FDRE                                         r  timer/d1_reg[0]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.052     1.589    timer/d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db1/s_pulsedOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.602     1.521    db1/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  db1/s_pulsedOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y83         FDRE (Prop_fdre_C_Q)         0.128     1.649 r  db1/s_pulsedOut_reg/Q
                         net (fo=1, routed)           0.120     1.769    timer/s_pulsedOut_reg[1]
    SLICE_X87Y83         FDRE                                         r  timer/s_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.872     2.037    timer/clk_IBUF_BUFG
    SLICE_X87Y83         FDRE                                         r  timer/s_reset_reg/C
                         clock pessimism             -0.515     1.521    
    SLICE_X87Y83         FDRE (Hold_fdre_C_D)         0.019     1.540    timer/s_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 db1/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.285ns (82.173%)  route 0.062ns (17.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.599     1.518    db1/clk_IBUF_BUFG
    SLICE_X82Y81         FDRE                                         r  db1/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  db1/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.062     1.721    db1/s_debounceCnt[15]
    SLICE_X83Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.766 r  db1/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.766    db1/i__carry__2_i_2_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.865 r  db1/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.865    db1/s_debounceCnt0[16]
    SLICE_X83Y81         FDRE                                         r  db1/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.869     2.034    db1/clk_IBUF_BUFG
    SLICE_X83Y81         FDRE                                         r  db1/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X83Y81         FDRE (Hold_fdre_C_D)         0.105     1.636    db1/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 db2/s_debounceCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/s_debounceCnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.285ns (80.456%)  route 0.069ns (19.544%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.599     1.518    db2/clk_IBUF_BUFG
    SLICE_X87Y80         FDRE                                         r  db2/s_debounceCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  db2/s_debounceCnt_reg[15]/Q
                         net (fo=3, routed)           0.069     1.729    db2/s_debounceCnt[15]
    SLICE_X86Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.774 r  db2/i__carry__2_i_2__0/O
                         net (fo=1, routed)           0.000     1.774    db2/i__carry__2_i_2__0_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.873 r  db2/s_debounceCnt0_inferred__0/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     1.873    db2/s_debounceCnt0_inferred__0/i__carry__2_n_4
    SLICE_X86Y80         FDRE                                         r  db2/s_debounceCnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.869     2.034    db2/clk_IBUF_BUFG
    SLICE_X86Y80         FDRE                                         r  db2/s_debounceCnt_reg[16]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X86Y80         FDRE (Hold_fdre_C_D)         0.105     1.636    db2/s_debounceCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 timer/s_d1_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer/s_d1_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.171%)  route 0.145ns (43.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.603     1.522    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDSE                                         r  timer/s_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y85         FDSE (Prop_fdse_C_Q)         0.141     1.663 r  timer/s_d1_reg[2]/Q
                         net (fo=5, routed)           0.145     1.808    timer/s_d1_reg_n_0_[2]
    SLICE_X87Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  timer/s_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    timer/s_d1[2]_i_1_n_0
    SLICE_X87Y85         FDSE                                         r  timer/s_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.874     2.039    timer/clk_IBUF_BUFG
    SLICE_X87Y85         FDSE                                         r  timer/s_d1_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y85         FDSE (Hold_fdse_C_D)         0.092     1.614    timer/s_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 db1/s_debounceCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_debounceCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.601     1.520    db1/clk_IBUF_BUFG
    SLICE_X83Y83         FDRE                                         r  db1/s_debounceCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  db1/s_debounceCnt_reg[21]/Q
                         net (fo=3, routed)           0.079     1.740    db1/s_debounceCnt[21]
    SLICE_X83Y83         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.864 r  db1/s_debounceCnt0_inferred__0/i__carry__4/O[1]
                         net (fo=1, routed)           0.000     1.864    db1/s_debounceCnt0[22]
    SLICE_X83Y83         FDRE                                         r  db1/s_debounceCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.871     2.036    db1/clk_IBUF_BUFG
    SLICE_X83Y83         FDRE                                         r  db1/s_debounceCnt_reg[22]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X83Y83         FDRE (Hold_fdre_C_D)         0.105     1.625    db1/s_debounceCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 db1/s_debounceCnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/s_debounceCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.600     1.519    db1/clk_IBUF_BUFG
    SLICE_X83Y82         FDRE                                         r  db1/s_debounceCnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  db1/s_debounceCnt_reg[17]/Q
                         net (fo=3, routed)           0.079     1.739    db1/s_debounceCnt[17]
    SLICE_X83Y82         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.863 r  db1/s_debounceCnt0_inferred__0/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.863    db1/s_debounceCnt0[18]
    SLICE_X83Y82         FDRE                                         r  db1/s_debounceCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=172, routed)         0.870     2.035    db1/clk_IBUF_BUFG
    SLICE_X83Y82         FDRE                                         r  db1/s_debounceCnt_reg[18]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X83Y82         FDRE (Hold_fdre_C_D)         0.105     1.624    db1/s_debounceCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y81    db1/s_debounceCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y82    db1/s_debounceCnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y82    db1/s_debounceCnt_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y81    db1/s_debounceCnt_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y78    db1/s_debounceCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y80    db1/s_debounceCnt_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y83    db1/s_debounceCnt_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y83    db1/s_debounceCnt_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y81    db1/s_debounceCnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    dispDriver/seg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    dispDriver/seg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    dispDriver/seg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    dispDriver/seg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y86    dispDriver/seg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    pulseGen/s_counter0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    pulseGen/s_counter0_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    pulseGen/s_counter0_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    pulseGen/s_counter0_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y85    pulseGen/s_counter1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y81    db1/s_debounceCnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    db1/s_debounceCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    db1/s_debounceCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y81    db1/s_debounceCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    db1/s_debounceCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    db1/s_debounceCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    db1/s_debounceCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y79    db1/s_debounceCnt_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y80    db1/s_debounceCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y78    db2/s_debounceCnt_reg[0]/C



