
F767_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c54  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08004e54  08004e54  00014e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fc4  08004fc4  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004fc4  08004fc4  00014fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fcc  08004fcc  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fcc  08004fcc  00014fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fd0  08004fd0  00014fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004fd4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000adc  20000070  08005044  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  08005044  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c969  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002113  00000000  00000000  0002ca07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000910  00000000  00000000  0002eb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000818  00000000  00000000  0002f430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027f36  00000000  00000000  0002fc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cfb9  00000000  00000000  00057b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2319  00000000  00000000  00064b37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00156e50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026c4  00000000  00000000  00156ea0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	08004e3c 	.word	0x08004e3c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	08004e3c 	.word	0x08004e3c

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b974 	b.w	8000610 <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	4604      	mov	r4, r0
 8000348:	468e      	mov	lr, r1
 800034a:	2b00      	cmp	r3, #0
 800034c:	d14d      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034e:	428a      	cmp	r2, r1
 8000350:	4694      	mov	ip, r2
 8000352:	d969      	bls.n	8000428 <__udivmoddi4+0xe8>
 8000354:	fab2 f282 	clz	r2, r2
 8000358:	b152      	cbz	r2, 8000370 <__udivmoddi4+0x30>
 800035a:	fa01 f302 	lsl.w	r3, r1, r2
 800035e:	f1c2 0120 	rsb	r1, r2, #32
 8000362:	fa20 f101 	lsr.w	r1, r0, r1
 8000366:	fa0c fc02 	lsl.w	ip, ip, r2
 800036a:	ea41 0e03 	orr.w	lr, r1, r3
 800036e:	4094      	lsls	r4, r2
 8000370:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000374:	0c21      	lsrs	r1, r4, #16
 8000376:	fbbe f6f8 	udiv	r6, lr, r8
 800037a:	fa1f f78c 	uxth.w	r7, ip
 800037e:	fb08 e316 	mls	r3, r8, r6, lr
 8000382:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000386:	fb06 f107 	mul.w	r1, r6, r7
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f106 30ff 	add.w	r0, r6, #4294967295
 8000396:	f080 811f 	bcs.w	80005d8 <__udivmoddi4+0x298>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 811c 	bls.w	80005d8 <__udivmoddi4+0x298>
 80003a0:	3e02      	subs	r6, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a5b      	subs	r3, r3, r1
 80003a6:	b2a4      	uxth	r4, r4
 80003a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80003ac:	fb08 3310 	mls	r3, r8, r0, r3
 80003b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80003b4:	fb00 f707 	mul.w	r7, r0, r7
 80003b8:	42a7      	cmp	r7, r4
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x92>
 80003bc:	eb1c 0404 	adds.w	r4, ip, r4
 80003c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003c4:	f080 810a 	bcs.w	80005dc <__udivmoddi4+0x29c>
 80003c8:	42a7      	cmp	r7, r4
 80003ca:	f240 8107 	bls.w	80005dc <__udivmoddi4+0x29c>
 80003ce:	4464      	add	r4, ip
 80003d0:	3802      	subs	r0, #2
 80003d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003d6:	1be4      	subs	r4, r4, r7
 80003d8:	2600      	movs	r6, #0
 80003da:	b11d      	cbz	r5, 80003e4 <__udivmoddi4+0xa4>
 80003dc:	40d4      	lsrs	r4, r2
 80003de:	2300      	movs	r3, #0
 80003e0:	e9c5 4300 	strd	r4, r3, [r5]
 80003e4:	4631      	mov	r1, r6
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d909      	bls.n	8000402 <__udivmoddi4+0xc2>
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	f000 80ef 	beq.w	80005d2 <__udivmoddi4+0x292>
 80003f4:	2600      	movs	r6, #0
 80003f6:	e9c5 0100 	strd	r0, r1, [r5]
 80003fa:	4630      	mov	r0, r6
 80003fc:	4631      	mov	r1, r6
 80003fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000402:	fab3 f683 	clz	r6, r3
 8000406:	2e00      	cmp	r6, #0
 8000408:	d14a      	bne.n	80004a0 <__udivmoddi4+0x160>
 800040a:	428b      	cmp	r3, r1
 800040c:	d302      	bcc.n	8000414 <__udivmoddi4+0xd4>
 800040e:	4282      	cmp	r2, r0
 8000410:	f200 80f9 	bhi.w	8000606 <__udivmoddi4+0x2c6>
 8000414:	1a84      	subs	r4, r0, r2
 8000416:	eb61 0303 	sbc.w	r3, r1, r3
 800041a:	2001      	movs	r0, #1
 800041c:	469e      	mov	lr, r3
 800041e:	2d00      	cmp	r5, #0
 8000420:	d0e0      	beq.n	80003e4 <__udivmoddi4+0xa4>
 8000422:	e9c5 4e00 	strd	r4, lr, [r5]
 8000426:	e7dd      	b.n	80003e4 <__udivmoddi4+0xa4>
 8000428:	b902      	cbnz	r2, 800042c <__udivmoddi4+0xec>
 800042a:	deff      	udf	#255	; 0xff
 800042c:	fab2 f282 	clz	r2, r2
 8000430:	2a00      	cmp	r2, #0
 8000432:	f040 8092 	bne.w	800055a <__udivmoddi4+0x21a>
 8000436:	eba1 010c 	sub.w	r1, r1, ip
 800043a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800043e:	fa1f fe8c 	uxth.w	lr, ip
 8000442:	2601      	movs	r6, #1
 8000444:	0c20      	lsrs	r0, r4, #16
 8000446:	fbb1 f3f7 	udiv	r3, r1, r7
 800044a:	fb07 1113 	mls	r1, r7, r3, r1
 800044e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000452:	fb0e f003 	mul.w	r0, lr, r3
 8000456:	4288      	cmp	r0, r1
 8000458:	d908      	bls.n	800046c <__udivmoddi4+0x12c>
 800045a:	eb1c 0101 	adds.w	r1, ip, r1
 800045e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x12a>
 8000464:	4288      	cmp	r0, r1
 8000466:	f200 80cb 	bhi.w	8000600 <__udivmoddi4+0x2c0>
 800046a:	4643      	mov	r3, r8
 800046c:	1a09      	subs	r1, r1, r0
 800046e:	b2a4      	uxth	r4, r4
 8000470:	fbb1 f0f7 	udiv	r0, r1, r7
 8000474:	fb07 1110 	mls	r1, r7, r0, r1
 8000478:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800047c:	fb0e fe00 	mul.w	lr, lr, r0
 8000480:	45a6      	cmp	lr, r4
 8000482:	d908      	bls.n	8000496 <__udivmoddi4+0x156>
 8000484:	eb1c 0404 	adds.w	r4, ip, r4
 8000488:	f100 31ff 	add.w	r1, r0, #4294967295
 800048c:	d202      	bcs.n	8000494 <__udivmoddi4+0x154>
 800048e:	45a6      	cmp	lr, r4
 8000490:	f200 80bb 	bhi.w	800060a <__udivmoddi4+0x2ca>
 8000494:	4608      	mov	r0, r1
 8000496:	eba4 040e 	sub.w	r4, r4, lr
 800049a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800049e:	e79c      	b.n	80003da <__udivmoddi4+0x9a>
 80004a0:	f1c6 0720 	rsb	r7, r6, #32
 80004a4:	40b3      	lsls	r3, r6
 80004a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80004aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80004ae:	fa20 f407 	lsr.w	r4, r0, r7
 80004b2:	fa01 f306 	lsl.w	r3, r1, r6
 80004b6:	431c      	orrs	r4, r3
 80004b8:	40f9      	lsrs	r1, r7
 80004ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80004be:	fa00 f306 	lsl.w	r3, r0, r6
 80004c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004c6:	0c20      	lsrs	r0, r4, #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fb09 1118 	mls	r1, r9, r8, r1
 80004d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004d4:	fb08 f00e 	mul.w	r0, r8, lr
 80004d8:	4288      	cmp	r0, r1
 80004da:	fa02 f206 	lsl.w	r2, r2, r6
 80004de:	d90b      	bls.n	80004f8 <__udivmoddi4+0x1b8>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004e8:	f080 8088 	bcs.w	80005fc <__udivmoddi4+0x2bc>
 80004ec:	4288      	cmp	r0, r1
 80004ee:	f240 8085 	bls.w	80005fc <__udivmoddi4+0x2bc>
 80004f2:	f1a8 0802 	sub.w	r8, r8, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1a09      	subs	r1, r1, r0
 80004fa:	b2a4      	uxth	r4, r4
 80004fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000500:	fb09 1110 	mls	r1, r9, r0, r1
 8000504:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000508:	fb00 fe0e 	mul.w	lr, r0, lr
 800050c:	458e      	cmp	lr, r1
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x1e2>
 8000510:	eb1c 0101 	adds.w	r1, ip, r1
 8000514:	f100 34ff 	add.w	r4, r0, #4294967295
 8000518:	d26c      	bcs.n	80005f4 <__udivmoddi4+0x2b4>
 800051a:	458e      	cmp	lr, r1
 800051c:	d96a      	bls.n	80005f4 <__udivmoddi4+0x2b4>
 800051e:	3802      	subs	r0, #2
 8000520:	4461      	add	r1, ip
 8000522:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000526:	fba0 9402 	umull	r9, r4, r0, r2
 800052a:	eba1 010e 	sub.w	r1, r1, lr
 800052e:	42a1      	cmp	r1, r4
 8000530:	46c8      	mov	r8, r9
 8000532:	46a6      	mov	lr, r4
 8000534:	d356      	bcc.n	80005e4 <__udivmoddi4+0x2a4>
 8000536:	d053      	beq.n	80005e0 <__udivmoddi4+0x2a0>
 8000538:	b15d      	cbz	r5, 8000552 <__udivmoddi4+0x212>
 800053a:	ebb3 0208 	subs.w	r2, r3, r8
 800053e:	eb61 010e 	sbc.w	r1, r1, lr
 8000542:	fa01 f707 	lsl.w	r7, r1, r7
 8000546:	fa22 f306 	lsr.w	r3, r2, r6
 800054a:	40f1      	lsrs	r1, r6
 800054c:	431f      	orrs	r7, r3
 800054e:	e9c5 7100 	strd	r7, r1, [r5]
 8000552:	2600      	movs	r6, #0
 8000554:	4631      	mov	r1, r6
 8000556:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	40d8      	lsrs	r0, r3
 8000560:	fa0c fc02 	lsl.w	ip, ip, r2
 8000564:	fa21 f303 	lsr.w	r3, r1, r3
 8000568:	4091      	lsls	r1, r2
 800056a:	4301      	orrs	r1, r0
 800056c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000570:	fa1f fe8c 	uxth.w	lr, ip
 8000574:	fbb3 f0f7 	udiv	r0, r3, r7
 8000578:	fb07 3610 	mls	r6, r7, r0, r3
 800057c:	0c0b      	lsrs	r3, r1, #16
 800057e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000582:	fb00 f60e 	mul.w	r6, r0, lr
 8000586:	429e      	cmp	r6, r3
 8000588:	fa04 f402 	lsl.w	r4, r4, r2
 800058c:	d908      	bls.n	80005a0 <__udivmoddi4+0x260>
 800058e:	eb1c 0303 	adds.w	r3, ip, r3
 8000592:	f100 38ff 	add.w	r8, r0, #4294967295
 8000596:	d22f      	bcs.n	80005f8 <__udivmoddi4+0x2b8>
 8000598:	429e      	cmp	r6, r3
 800059a:	d92d      	bls.n	80005f8 <__udivmoddi4+0x2b8>
 800059c:	3802      	subs	r0, #2
 800059e:	4463      	add	r3, ip
 80005a0:	1b9b      	subs	r3, r3, r6
 80005a2:	b289      	uxth	r1, r1
 80005a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80005a8:	fb07 3316 	mls	r3, r7, r6, r3
 80005ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005b0:	fb06 f30e 	mul.w	r3, r6, lr
 80005b4:	428b      	cmp	r3, r1
 80005b6:	d908      	bls.n	80005ca <__udivmoddi4+0x28a>
 80005b8:	eb1c 0101 	adds.w	r1, ip, r1
 80005bc:	f106 38ff 	add.w	r8, r6, #4294967295
 80005c0:	d216      	bcs.n	80005f0 <__udivmoddi4+0x2b0>
 80005c2:	428b      	cmp	r3, r1
 80005c4:	d914      	bls.n	80005f0 <__udivmoddi4+0x2b0>
 80005c6:	3e02      	subs	r6, #2
 80005c8:	4461      	add	r1, ip
 80005ca:	1ac9      	subs	r1, r1, r3
 80005cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005d0:	e738      	b.n	8000444 <__udivmoddi4+0x104>
 80005d2:	462e      	mov	r6, r5
 80005d4:	4628      	mov	r0, r5
 80005d6:	e705      	b.n	80003e4 <__udivmoddi4+0xa4>
 80005d8:	4606      	mov	r6, r0
 80005da:	e6e3      	b.n	80003a4 <__udivmoddi4+0x64>
 80005dc:	4618      	mov	r0, r3
 80005de:	e6f8      	b.n	80003d2 <__udivmoddi4+0x92>
 80005e0:	454b      	cmp	r3, r9
 80005e2:	d2a9      	bcs.n	8000538 <__udivmoddi4+0x1f8>
 80005e4:	ebb9 0802 	subs.w	r8, r9, r2
 80005e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ec:	3801      	subs	r0, #1
 80005ee:	e7a3      	b.n	8000538 <__udivmoddi4+0x1f8>
 80005f0:	4646      	mov	r6, r8
 80005f2:	e7ea      	b.n	80005ca <__udivmoddi4+0x28a>
 80005f4:	4620      	mov	r0, r4
 80005f6:	e794      	b.n	8000522 <__udivmoddi4+0x1e2>
 80005f8:	4640      	mov	r0, r8
 80005fa:	e7d1      	b.n	80005a0 <__udivmoddi4+0x260>
 80005fc:	46d0      	mov	r8, sl
 80005fe:	e77b      	b.n	80004f8 <__udivmoddi4+0x1b8>
 8000600:	3b02      	subs	r3, #2
 8000602:	4461      	add	r1, ip
 8000604:	e732      	b.n	800046c <__udivmoddi4+0x12c>
 8000606:	4630      	mov	r0, r6
 8000608:	e709      	b.n	800041e <__udivmoddi4+0xde>
 800060a:	4464      	add	r4, ip
 800060c:	3802      	subs	r0, #2
 800060e:	e742      	b.n	8000496 <__udivmoddi4+0x156>

08000610 <__aeabi_idiv0>:
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop

08000614 <commands>:

extern volatile buffer_t Rx, Tx;
extern framecontent frame;

command_t commands()
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b09c      	sub	sp, #112	; 0x70
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]
	command_t resp = {"", 0};
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	2260      	movs	r2, #96	; 0x60
 8000626:	2100      	movs	r1, #0
 8000628:	4618      	mov	r0, r3
 800062a:	f003 ff13 	bl	8004454 <memset>
 800062e:	2300      	movs	r3, #0
 8000630:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	strcpy(resp.TX_payload, "Unknown");
 8000634:	f107 0308 	add.w	r3, r7, #8
 8000638:	4a24      	ldr	r2, [pc, #144]	; (80006cc <commands+0xb8>)
 800063a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800063e:	e883 0003 	stmia.w	r3, {r0, r1}

	if(strcmp(frame.command, "D1") == 0)
 8000642:	4923      	ldr	r1, [pc, #140]	; (80006d0 <commands+0xbc>)
 8000644:	4823      	ldr	r0, [pc, #140]	; (80006d4 <commands+0xc0>)
 8000646:	f7ff fdfb 	bl	8000240 <strcmp>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d109      	bne.n	8000664 <commands+0x50>
	{
		strcpy(resp.TX_payload, "D1");
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	4a1e      	ldr	r2, [pc, #120]	; (80006d0 <commands+0xbc>)
 8000656:	6812      	ldr	r2, [r2, #0]
 8000658:	4611      	mov	r1, r2
 800065a:	8019      	strh	r1, [r3, #0]
 800065c:	3302      	adds	r3, #2
 800065e:	0c12      	lsrs	r2, r2, #16
 8000660:	701a      	strb	r2, [r3, #0]
 8000662:	e027      	b.n	80006b4 <commands+0xa0>
	}
	else if(strcmp(frame.command, "D2") == 0)
 8000664:	491c      	ldr	r1, [pc, #112]	; (80006d8 <commands+0xc4>)
 8000666:	481b      	ldr	r0, [pc, #108]	; (80006d4 <commands+0xc0>)
 8000668:	f7ff fdea 	bl	8000240 <strcmp>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d109      	bne.n	8000686 <commands+0x72>
	{
		strcpy(resp.TX_payload, "D2");
 8000672:	f107 0308 	add.w	r3, r7, #8
 8000676:	4a18      	ldr	r2, [pc, #96]	; (80006d8 <commands+0xc4>)
 8000678:	6812      	ldr	r2, [r2, #0]
 800067a:	4611      	mov	r1, r2
 800067c:	8019      	strh	r1, [r3, #0]
 800067e:	3302      	adds	r3, #2
 8000680:	0c12      	lsrs	r2, r2, #16
 8000682:	701a      	strb	r2, [r3, #0]
 8000684:	e016      	b.n	80006b4 <commands+0xa0>
	}
	else if(strcmp(frame.command, "I") == 0)
 8000686:	4915      	ldr	r1, [pc, #84]	; (80006dc <commands+0xc8>)
 8000688:	4812      	ldr	r0, [pc, #72]	; (80006d4 <commands+0xc0>)
 800068a:	f7ff fdd9 	bl	8000240 <strcmp>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d104      	bne.n	800069e <commands+0x8a>
	{
		strcpy(resp.TX_payload, "I");
 8000694:	f107 0308 	add.w	r3, r7, #8
 8000698:	2249      	movs	r2, #73	; 0x49
 800069a:	801a      	strh	r2, [r3, #0]
 800069c:	e00a      	b.n	80006b4 <commands+0xa0>
	}
	else if(strcmp(frame.command, "CLR") == 0)
 800069e:	4910      	ldr	r1, [pc, #64]	; (80006e0 <commands+0xcc>)
 80006a0:	480c      	ldr	r0, [pc, #48]	; (80006d4 <commands+0xc0>)
 80006a2:	f7ff fdcd 	bl	8000240 <strcmp>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d103      	bne.n	80006b4 <commands+0xa0>
	{
		strcpy(resp.TX_payload, "CLR");
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	4a0c      	ldr	r2, [pc, #48]	; (80006e4 <commands+0xd0>)
 80006b2:	601a      	str	r2, [r3, #0]
	}

	return resp;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f107 0308 	add.w	r3, r7, #8
 80006bc:	2266      	movs	r2, #102	; 0x66
 80006be:	4619      	mov	r1, r3
 80006c0:	f003 feba 	bl	8004438 <memcpy>
}
 80006c4:	6878      	ldr	r0, [r7, #4]
 80006c6:	3770      	adds	r7, #112	; 0x70
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	08004e54 	.word	0x08004e54
 80006d0:	08004e5c 	.word	0x08004e5c
 80006d4:	20000aa0 	.word	0x20000aa0
 80006d8:	08004e60 	.word	0x08004e60
 80006dc:	08004e64 	.word	0x08004e64
 80006e0:	08004e68 	.word	0x08004e68
 80006e4:	00524c43 	.word	0x00524c43

080006e8 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08c      	sub	sp, #48	; 0x30
 80006ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	2200      	movs	r2, #0
 80006f4:	601a      	str	r2, [r3, #0]
 80006f6:	605a      	str	r2, [r3, #4]
 80006f8:	609a      	str	r2, [r3, #8]
 80006fa:	60da      	str	r2, [r3, #12]
 80006fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006fe:	4b77      	ldr	r3, [pc, #476]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a76      	ldr	r2, [pc, #472]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000704:	f043 0304 	orr.w	r3, r3, #4
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b74      	ldr	r3, [pc, #464]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0304 	and.w	r3, r3, #4
 8000712:	61bb      	str	r3, [r7, #24]
 8000714:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000716:	4b71      	ldr	r3, [pc, #452]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a70      	ldr	r2, [pc, #448]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800071c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4b6e      	ldr	r3, [pc, #440]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800072a:	617b      	str	r3, [r7, #20]
 800072c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	4b6b      	ldr	r3, [pc, #428]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a6a      	ldr	r2, [pc, #424]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000734:	f043 0301 	orr.w	r3, r3, #1
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b68      	ldr	r3, [pc, #416]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0301 	and.w	r3, r3, #1
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000746:	4b65      	ldr	r3, [pc, #404]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a64      	ldr	r2, [pc, #400]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800074c:	f043 0302 	orr.w	r3, r3, #2
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b62      	ldr	r3, [pc, #392]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0302 	and.w	r3, r3, #2
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800075e:	4b5f      	ldr	r3, [pc, #380]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a5e      	ldr	r2, [pc, #376]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000764:	f043 0308 	orr.w	r3, r3, #8
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b5c      	ldr	r3, [pc, #368]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0308 	and.w	r3, r3, #8
 8000772:	60bb      	str	r3, [r7, #8]
 8000774:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000776:	4b59      	ldr	r3, [pc, #356]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a58      	ldr	r2, [pc, #352]	; (80008dc <MX_GPIO_Init+0x1f4>)
 800077c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b56      	ldr	r3, [pc, #344]	; (80008dc <MX_GPIO_Init+0x1f4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800078e:	2200      	movs	r2, #0
 8000790:	f244 0181 	movw	r1, #16513	; 0x4081
 8000794:	4852      	ldr	r0, [pc, #328]	; (80008e0 <MX_GPIO_Init+0x1f8>)
 8000796:	f001 f90d 	bl	80019b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	2140      	movs	r1, #64	; 0x40
 800079e:	4851      	ldr	r0, [pc, #324]	; (80008e4 <MX_GPIO_Init+0x1fc>)
 80007a0:	f001 f908 	bl	80019b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80007a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007aa:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80007b4:	f107 031c 	add.w	r3, r7, #28
 80007b8:	4619      	mov	r1, r3
 80007ba:	484b      	ldr	r0, [pc, #300]	; (80008e8 <MX_GPIO_Init+0x200>)
 80007bc:	f000 ff4e 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80007c0:	2332      	movs	r3, #50	; 0x32
 80007c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007c4:	2302      	movs	r3, #2
 80007c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007cc:	2303      	movs	r3, #3
 80007ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007d0:	230b      	movs	r3, #11
 80007d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007d4:	f107 031c 	add.w	r3, r7, #28
 80007d8:	4619      	mov	r1, r3
 80007da:	4843      	ldr	r0, [pc, #268]	; (80008e8 <MX_GPIO_Init+0x200>)
 80007dc:	f000 ff3e 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80007e0:	2386      	movs	r3, #134	; 0x86
 80007e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e4:	2302      	movs	r3, #2
 80007e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007ec:	2303      	movs	r3, #3
 80007ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007f0:	230b      	movs	r3, #11
 80007f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f4:	f107 031c 	add.w	r3, r7, #28
 80007f8:	4619      	mov	r1, r3
 80007fa:	483c      	ldr	r0, [pc, #240]	; (80008ec <MX_GPIO_Init+0x204>)
 80007fc:	f000 ff2e 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000800:	f244 0381 	movw	r3, #16513	; 0x4081
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000806:	2301      	movs	r3, #1
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	4619      	mov	r1, r3
 8000818:	4831      	ldr	r0, [pc, #196]	; (80008e0 <MX_GPIO_Init+0x1f8>)
 800081a:	f000 ff1f 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800081e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000824:	2302      	movs	r3, #2
 8000826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082c:	2303      	movs	r3, #3
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000830:	230b      	movs	r3, #11
 8000832:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	4619      	mov	r1, r3
 800083a:	4829      	ldr	r0, [pc, #164]	; (80008e0 <MX_GPIO_Init+0x1f8>)
 800083c:	f000 ff0e 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000840:	2340      	movs	r3, #64	; 0x40
 8000842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000844:	2301      	movs	r3, #1
 8000846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800084c:	2300      	movs	r3, #0
 800084e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4823      	ldr	r0, [pc, #140]	; (80008e4 <MX_GPIO_Init+0x1fc>)
 8000858:	f000 ff00 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800085c:	2380      	movs	r3, #128	; 0x80
 800085e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000860:	2300      	movs	r3, #0
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000868:	f107 031c 	add.w	r3, r7, #28
 800086c:	4619      	mov	r1, r3
 800086e:	481d      	ldr	r0, [pc, #116]	; (80008e4 <MX_GPIO_Init+0x1fc>)
 8000870:	f000 fef4 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000874:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000878:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	2302      	movs	r3, #2
 800087c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087e:	2300      	movs	r3, #0
 8000880:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000882:	2303      	movs	r3, #3
 8000884:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000886:	230a      	movs	r3, #10
 8000888:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800088a:	f107 031c 	add.w	r3, r7, #28
 800088e:	4619      	mov	r1, r3
 8000890:	4816      	ldr	r0, [pc, #88]	; (80008ec <MX_GPIO_Init+0x204>)
 8000892:	f000 fee3 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000896:	f44f 7300 	mov.w	r3, #512	; 0x200
 800089a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800089c:	2300      	movs	r3, #0
 800089e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	4619      	mov	r1, r3
 80008aa:	4810      	ldr	r0, [pc, #64]	; (80008ec <MX_GPIO_Init+0x204>)
 80008ac:	f000 fed6 	bl	800165c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80008b0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80008b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b6:	2302      	movs	r3, #2
 80008b8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ba:	2300      	movs	r3, #0
 80008bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008be:	2303      	movs	r3, #3
 80008c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008c2:	230b      	movs	r3, #11
 80008c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	; (80008e4 <MX_GPIO_Init+0x1fc>)
 80008ce:	f000 fec5 	bl	800165c <HAL_GPIO_Init>

}
 80008d2:	bf00      	nop
 80008d4:	3730      	adds	r7, #48	; 0x30
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020400 	.word	0x40020400
 80008e4:	40021800 	.word	0x40021800
 80008e8:	40020800 	.word	0x40020800
 80008ec:	40020000 	.word	0x40020000

080008f0 <HAL_UART_RxCpltCallback>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
//$123123123#

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a21      	ldr	r2, [pc, #132]	; (8000984 <HAL_UART_RxCpltCallback+0x94>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d13b      	bne.n	800097a <HAL_UART_RxCpltCallback+0x8a>

		if(Rx.array[Rx.empty] == '$')
 8000902:	4b21      	ldr	r3, [pc, #132]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000904:	885b      	ldrh	r3, [r3, #2]
 8000906:	b29b      	uxth	r3, r3
 8000908:	461a      	mov	r2, r3
 800090a:	4b1f      	ldr	r3, [pc, #124]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800090c:	4413      	add	r3, r2
 800090e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000912:	b2db      	uxtb	r3, r3
 8000914:	2b24      	cmp	r3, #36	; 0x24
 8000916:	d104      	bne.n	8000922 <HAL_UART_RxCpltCallback+0x32>
			Rx.beginIdx = Rx.empty;
 8000918:	4b1b      	ldr	r3, [pc, #108]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800091a:	885b      	ldrh	r3, [r3, #2]
 800091c:	b29a      	uxth	r2, r3
 800091e:	4b1a      	ldr	r3, [pc, #104]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000920:	809a      	strh	r2, [r3, #4]
		if(Rx.array[Rx.empty] == '#')
 8000922:	4b19      	ldr	r3, [pc, #100]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000924:	885b      	ldrh	r3, [r3, #2]
 8000926:	b29b      	uxth	r3, r3
 8000928:	461a      	mov	r2, r3
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800092c:	4413      	add	r3, r2
 800092e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000932:	b2db      	uxtb	r3, r3
 8000934:	2b23      	cmp	r3, #35	; 0x23
 8000936:	d104      	bne.n	8000942 <HAL_UART_RxCpltCallback+0x52>
			Rx.endIdx = Rx.empty;
 8000938:	4b13      	ldr	r3, [pc, #76]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800093a:	885b      	ldrh	r3, [r3, #2]
 800093c:	b29a      	uxth	r2, r3
 800093e:	4b12      	ldr	r3, [pc, #72]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000940:	80da      	strh	r2, [r3, #6]

		Rx.empty++;
 8000942:	4b11      	ldr	r3, [pc, #68]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000944:	885b      	ldrh	r3, [r3, #2]
 8000946:	b29b      	uxth	r3, r3
 8000948:	3301      	adds	r3, #1
 800094a:	b29a      	uxth	r2, r3
 800094c:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800094e:	805a      	strh	r2, [r3, #2]
		if (Rx.empty >= sizeOfBuffor) {
 8000950:	4b0d      	ldr	r3, [pc, #52]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000952:	885b      	ldrh	r3, [r3, #2]
 8000954:	b29b      	uxth	r3, r3
 8000956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800095a:	d302      	bcc.n	8000962 <HAL_UART_RxCpltCallback+0x72>
			Rx.empty = 0;
 800095c:	4b0a      	ldr	r3, [pc, #40]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800095e:	2200      	movs	r2, #0
 8000960:	805a      	strh	r2, [r3, #2]
		}
		HAL_UART_Receive_IT(&huart3, &Rx.array[Rx.empty], 1);
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 8000964:	885b      	ldrh	r3, [r3, #2]
 8000966:	b29b      	uxth	r3, r3
 8000968:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800096c:	4a06      	ldr	r2, [pc, #24]	; (8000988 <HAL_UART_RxCpltCallback+0x98>)
 800096e:	4413      	add	r3, r2
 8000970:	2201      	movs	r2, #1
 8000972:	4619      	mov	r1, r3
 8000974:	4805      	ldr	r0, [pc, #20]	; (800098c <HAL_UART_RxCpltCallback+0x9c>)
 8000976:	f002 fa3f 	bl	8002df8 <HAL_UART_Receive_IT>
	}
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40004800 	.word	0x40004800
 8000988:	20000594 	.word	0x20000594
 800098c:	20000ab0 	.word	0x20000ab0

08000990 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	if(Tx.busy != Tx.empty){
 8000998:	4b16      	ldr	r3, [pc, #88]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 800099a:	881b      	ldrh	r3, [r3, #0]
 800099c:	b29a      	uxth	r2, r3
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009a0:	885b      	ldrh	r3, [r3, #2]
 80009a2:	b29b      	uxth	r3, r3
 80009a4:	429a      	cmp	r2, r3
 80009a6:	d020      	beq.n	80009ea <HAL_UART_TxCpltCallback+0x5a>
		uint8_t tempChar = Tx.array[Tx.busy];
 80009a8:	4b12      	ldr	r3, [pc, #72]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	461a      	mov	r2, r3
 80009b0:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009b2:	4413      	add	r3, r2
 80009b4:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	73fb      	strb	r3, [r7, #15]
		Tx.busy++;
 80009bc:	4b0d      	ldr	r3, [pc, #52]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009be:	881b      	ldrh	r3, [r3, #0]
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	3301      	adds	r3, #1
 80009c4:	b29a      	uxth	r2, r3
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009c8:	801a      	strh	r2, [r3, #0]

		if(Tx.busy >= sizeOfBuffor){
 80009ca:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009cc:	881b      	ldrh	r3, [r3, #0]
 80009ce:	b29b      	uxth	r3, r3
 80009d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009d4:	d302      	bcc.n	80009dc <HAL_UART_TxCpltCallback+0x4c>
			Tx.busy = 0;
 80009d6:	4b07      	ldr	r3, [pc, #28]	; (80009f4 <HAL_UART_TxCpltCallback+0x64>)
 80009d8:	2200      	movs	r2, #0
 80009da:	801a      	strh	r2, [r3, #0]
		}
		HAL_UART_Transmit_IT(&huart3, &tempChar, 1);
 80009dc:	f107 030f 	add.w	r3, r7, #15
 80009e0:	2201      	movs	r2, #1
 80009e2:	4619      	mov	r1, r3
 80009e4:	4804      	ldr	r0, [pc, #16]	; (80009f8 <HAL_UART_TxCpltCallback+0x68>)
 80009e6:	f002 f9a9 	bl	8002d3c <HAL_UART_Transmit_IT>
	}
}
 80009ea:	bf00      	nop
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	2000008c 	.word	0x2000008c
 80009f8:	20000ab0 	.word	0x20000ab0

080009fc <USART_Send>:

void USART_Send(char* message, ...){
 80009fc:	b40f      	push	{r0, r1, r2, r3}
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b0a0      	sub	sp, #128	; 0x80
 8000a02:	af00      	add	r7, sp, #0
	char tempMsg[105];
	int i;
	volatile int send_idx = Tx.empty;
 8000a04:	4b3a      	ldr	r3, [pc, #232]	; (8000af0 <USART_Send+0xf4>)
 8000a06:	885b      	ldrh	r3, [r3, #2]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	60fb      	str	r3, [r7, #12]

	va_list arglist;
	va_start(arglist, message);
 8000a0c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a10:	60bb      	str	r3, [r7, #8]
	vsprintf(tempMsg, message, arglist);
 8000a12:	f107 0310 	add.w	r3, r7, #16
 8000a16:	68ba      	ldr	r2, [r7, #8]
 8000a18:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f003 fdc3 	bl	80045a8 <vsiprintf>
	va_end(arglist);

	for (i = 0; i < strlen(tempMsg); i++) {
 8000a22:	2300      	movs	r3, #0
 8000a24:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a26:	e016      	b.n	8000a56 <USART_Send+0x5a>
		Tx.array[send_idx] = tempMsg[i];
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	f107 0110 	add.w	r1, r7, #16
 8000a2e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8000a30:	440a      	add	r2, r1
 8000a32:	7811      	ldrb	r1, [r2, #0]
 8000a34:	4a2e      	ldr	r2, [pc, #184]	; (8000af0 <USART_Send+0xf4>)
 8000a36:	4413      	add	r3, r2
 8000a38:	460a      	mov	r2, r1
 8000a3a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		send_idx++;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	3301      	adds	r3, #1
 8000a42:	60fb      	str	r3, [r7, #12]
		if (send_idx >= sizeOfBuffor) {
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000a4a:	db01      	blt.n	8000a50 <USART_Send+0x54>
			send_idx = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < strlen(tempMsg); i++) {
 8000a50:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a52:	3301      	adds	r3, #1
 8000a54:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000a56:	f107 0310 	add.w	r3, r7, #16
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff fbfa 	bl	8000254 <strlen>
 8000a60:	4602      	mov	r2, r0
 8000a62:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000a64:	429a      	cmp	r2, r3
 8000a66:	d8df      	bhi.n	8000a28 <USART_Send+0x2c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a68:	b672      	cpsid	i
}
 8000a6a:	bf00      	nop
		}
	}

	__disable_irq();
	if ((Tx.empty == Tx.busy) && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE)==SET)) {
 8000a6c:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <USART_Send+0xf4>)
 8000a6e:	885b      	ldrh	r3, [r3, #2]
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	4b1f      	ldr	r3, [pc, #124]	; (8000af0 <USART_Send+0xf4>)
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d12b      	bne.n	8000ad4 <USART_Send+0xd8>
 8000a7c:	4b1d      	ldr	r3, [pc, #116]	; (8000af4 <USART_Send+0xf8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	69db      	ldr	r3, [r3, #28]
 8000a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a86:	2b80      	cmp	r3, #128	; 0x80
 8000a88:	d124      	bne.n	8000ad4 <USART_Send+0xd8>
		Tx.empty = send_idx;
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <USART_Send+0xf4>)
 8000a90:	805a      	strh	r2, [r3, #2]
		uint8_t tmp = Tx.array[Tx.busy];
 8000a92:	4b17      	ldr	r3, [pc, #92]	; (8000af0 <USART_Send+0xf4>)
 8000a94:	881b      	ldrh	r3, [r3, #0]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	461a      	mov	r2, r3
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <USART_Send+0xf4>)
 8000a9c:	4413      	add	r3, r2
 8000a9e:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	71fb      	strb	r3, [r7, #7]
		Tx.busy++;
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <USART_Send+0xf4>)
 8000aa8:	881b      	ldrh	r3, [r3, #0]
 8000aaa:	b29b      	uxth	r3, r3
 8000aac:	3301      	adds	r3, #1
 8000aae:	b29a      	uxth	r2, r3
 8000ab0:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <USART_Send+0xf4>)
 8000ab2:	801a      	strh	r2, [r3, #0]
		if (Tx.busy >= sizeOfBuffor)
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <USART_Send+0xf4>)
 8000ab6:	881b      	ldrh	r3, [r3, #0]
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000abe:	d302      	bcc.n	8000ac6 <USART_Send+0xca>
			Tx.busy = 0;
 8000ac0:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <USART_Send+0xf4>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	801a      	strh	r2, [r3, #0]

		HAL_UART_Transmit_IT(&huart3, &tmp, 1);
 8000ac6:	1dfb      	adds	r3, r7, #7
 8000ac8:	2201      	movs	r2, #1
 8000aca:	4619      	mov	r1, r3
 8000acc:	4809      	ldr	r0, [pc, #36]	; (8000af4 <USART_Send+0xf8>)
 8000ace:	f002 f935 	bl	8002d3c <HAL_UART_Transmit_IT>
	if ((Tx.empty == Tx.busy) && (__HAL_UART_GET_FLAG(&huart3, UART_FLAG_TXE)==SET)) {
 8000ad2:	e003      	b.n	8000adc <USART_Send+0xe0>
		}else{
			Tx.empty = send_idx;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <USART_Send+0xf4>)
 8000ada:	805a      	strh	r2, [r3, #2]
  __ASM volatile ("cpsie i" : : : "memory");
 8000adc:	b662      	cpsie	i
}
 8000ade:	bf00      	nop
		}
	__enable_irq();

}
 8000ae0:	bf00      	nop
 8000ae2:	3780      	adds	r7, #128	; 0x80
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000aea:	b004      	add	sp, #16
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	2000008c 	.word	0x2000008c
 8000af4:	20000ab0 	.word	0x20000ab0

08000af8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af8:	b590      	push	{r4, r7, lr}
 8000afa:	b0b9      	sub	sp, #228	; 0xe4
 8000afc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000afe:	f000 fbac 	bl	800125a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b02:	f000 f8a3 	bl	8000c4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b06:	f7ff fdef 	bl	80006e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000b0a:	f000 fae5 	bl	80010d8 <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart3, &Rx.array[Rx.empty], 1);
 8000b0e:	4b4b      	ldr	r3, [pc, #300]	; (8000c3c <main+0x144>)
 8000b10:	885b      	ldrh	r3, [r3, #2]
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8000b18:	4a48      	ldr	r2, [pc, #288]	; (8000c3c <main+0x144>)
 8000b1a:	4413      	add	r3, r2
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4619      	mov	r1, r3
 8000b20:	4847      	ldr	r0, [pc, #284]	; (8000c40 <main+0x148>)
 8000b22:	f002 f969 	bl	8002df8 <HAL_UART_Receive_IT>
  bool processed = FALSE;
 8000b26:	2300      	movs	r3, #0
 8000b28:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  command_t response;
  while (1)
  {

	if(Rx.array[Rx.empty-1] == '#' && !processed && Rx.array[Rx.beginIdx] == '$')
 8000b2c:	4b43      	ldr	r3, [pc, #268]	; (8000c3c <main+0x144>)
 8000b2e:	885b      	ldrh	r3, [r3, #2]
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	3b01      	subs	r3, #1
 8000b34:	4a41      	ldr	r2, [pc, #260]	; (8000c3c <main+0x144>)
 8000b36:	4413      	add	r3, r2
 8000b38:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	2b23      	cmp	r3, #35	; 0x23
 8000b40:	d149      	bne.n	8000bd6 <main+0xde>
 8000b42:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d145      	bne.n	8000bd6 <main+0xde>
 8000b4a:	4b3c      	ldr	r3, [pc, #240]	; (8000c3c <main+0x144>)
 8000b4c:	889b      	ldrh	r3, [r3, #4]
 8000b4e:	b29b      	uxth	r3, r3
 8000b50:	461a      	mov	r2, r3
 8000b52:	4b3a      	ldr	r3, [pc, #232]	; (8000c3c <main+0x144>)
 8000b54:	4413      	add	r3, r2
 8000b56:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	2b24      	cmp	r3, #36	; 0x24
 8000b5e:	d13a      	bne.n	8000bd6 <main+0xde>
	{
	  while(Rx.beginIdx <= Rx.endIdx)
 8000b60:	e02d      	b.n	8000bbe <main+0xc6>
	  {
		  Rx.tempArray[Rx.tempIdx] = Rx.array[Rx.beginIdx];
 8000b62:	4b36      	ldr	r3, [pc, #216]	; (8000c3c <main+0x144>)
 8000b64:	889b      	ldrh	r3, [r3, #4]
 8000b66:	b29b      	uxth	r3, r3
 8000b68:	461a      	mov	r2, r3
 8000b6a:	4b34      	ldr	r3, [pc, #208]	; (8000c3c <main+0x144>)
 8000b6c:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8000b70:	b2db      	uxtb	r3, r3
 8000b72:	4619      	mov	r1, r3
 8000b74:	4b31      	ldr	r3, [pc, #196]	; (8000c3c <main+0x144>)
 8000b76:	4413      	add	r3, r2
 8000b78:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
 8000b7c:	b2da      	uxtb	r2, r3
 8000b7e:	4b2f      	ldr	r3, [pc, #188]	; (8000c3c <main+0x144>)
 8000b80:	440b      	add	r3, r1
 8000b82:	721a      	strb	r2, [r3, #8]
		  Rx.tempIdx++, Rx.beginIdx++;
 8000b84:	4b2d      	ldr	r3, [pc, #180]	; (8000c3c <main+0x144>)
 8000b86:	f893 3107 	ldrb.w	r3, [r3, #263]	; 0x107
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	3301      	adds	r3, #1
 8000b8e:	b2da      	uxtb	r2, r3
 8000b90:	4b2a      	ldr	r3, [pc, #168]	; (8000c3c <main+0x144>)
 8000b92:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
 8000b96:	4b29      	ldr	r3, [pc, #164]	; (8000c3c <main+0x144>)
 8000b98:	889b      	ldrh	r3, [r3, #4]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	4b26      	ldr	r3, [pc, #152]	; (8000c3c <main+0x144>)
 8000ba2:	809a      	strh	r2, [r3, #4]
		  if(Rx.beginIdx == (sizeOfBuffor-1))
 8000ba4:	4b25      	ldr	r3, [pc, #148]	; (8000c3c <main+0x144>)
 8000ba6:	889b      	ldrh	r3, [r3, #4]
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000bae:	4293      	cmp	r3, r2
 8000bb0:	d102      	bne.n	8000bb8 <main+0xc0>
			  Rx.beginIdx = 0; //wrap
 8000bb2:	4b22      	ldr	r3, [pc, #136]	; (8000c3c <main+0x144>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	809a      	strh	r2, [r3, #4]
		  processed = TRUE;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	  while(Rx.beginIdx <= Rx.endIdx)
 8000bbe:	4b1f      	ldr	r3, [pc, #124]	; (8000c3c <main+0x144>)
 8000bc0:	889b      	ldrh	r3, [r3, #4]
 8000bc2:	b29a      	uxth	r2, r3
 8000bc4:	4b1d      	ldr	r3, [pc, #116]	; (8000c3c <main+0x144>)
 8000bc6:	88db      	ldrh	r3, [r3, #6]
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d9c9      	bls.n	8000b62 <main+0x6a>
	  }
	  Rx.tempIdx = 0;
 8000bce:	4b1b      	ldr	r3, [pc, #108]	; (8000c3c <main+0x144>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	}
	if(processed){
 8000bd6:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d0a6      	beq.n	8000b2c <main+0x34>
		frame = prarseRxBuffer();
 8000bde:	4c19      	ldr	r4, [pc, #100]	; (8000c44 <main+0x14c>)
 8000be0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000be4:	4618      	mov	r0, r3
 8000be6:	f000 f8c1 	bl	8000d6c <prarseRxBuffer>
 8000bea:	4623      	mov	r3, r4
 8000bec:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8000bf0:	6820      	ldr	r0, [r4, #0]
 8000bf2:	6861      	ldr	r1, [r4, #4]
 8000bf4:	68a2      	ldr	r2, [r4, #8]
 8000bf6:	c307      	stmia	r3!, {r0, r1, r2}
 8000bf8:	89a2      	ldrh	r2, [r4, #12]
 8000bfa:	7ba1      	ldrb	r1, [r4, #14]
 8000bfc:	801a      	strh	r2, [r3, #0]
 8000bfe:	460a      	mov	r2, r1
 8000c00:	709a      	strb	r2, [r3, #2]
		if(frame.frameOK)
 8000c02:	4b10      	ldr	r3, [pc, #64]	; (8000c44 <main+0x14c>)
 8000c04:	781b      	ldrb	r3, [r3, #0]
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d010      	beq.n	8000c2c <main+0x134>
		{
			response = commands();
 8000c0a:	463b      	mov	r3, r7
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f7ff fd01 	bl	8000614 <commands>
 8000c12:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000c16:	4639      	mov	r1, r7
 8000c18:	2266      	movs	r2, #102	; 0x66
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f003 fc0c 	bl	8004438 <memcpy>
			USART_Send(response.TX_payload);
 8000c20:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8000c24:	4618      	mov	r0, r3
 8000c26:	f7ff fee9 	bl	80009fc <USART_Send>
 8000c2a:	e002      	b.n	8000c32 <main+0x13a>
		}
		else
		{
			USART_Send("Frame Error");
 8000c2c:	4806      	ldr	r0, [pc, #24]	; (8000c48 <main+0x150>)
 8000c2e:	f7ff fee5 	bl	80009fc <USART_Send>
		}
		processed = FALSE;
 8000c32:	2300      	movs	r3, #0
 8000c34:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
	if(Rx.array[Rx.empty-1] == '#' && !processed && Rx.array[Rx.beginIdx] == '$')
 8000c38:	e778      	b.n	8000b2c <main+0x34>
 8000c3a:	bf00      	nop
 8000c3c:	20000594 	.word	0x20000594
 8000c40:	20000ab0 	.word	0x20000ab0
 8000c44:	20000a9c 	.word	0x20000a9c
 8000c48:	08004e6c 	.word	0x08004e6c

08000c4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b094      	sub	sp, #80	; 0x50
 8000c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	2234      	movs	r2, #52	; 0x34
 8000c58:	2100      	movs	r1, #0
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f003 fbfa 	bl	8004454 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c60:	f107 0308 	add.w	r3, r7, #8
 8000c64:	2200      	movs	r2, #0
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	605a      	str	r2, [r3, #4]
 8000c6a:	609a      	str	r2, [r3, #8]
 8000c6c:	60da      	str	r2, [r3, #12]
 8000c6e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c70:	f000 feba 	bl	80019e8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c74:	4b2c      	ldr	r3, [pc, #176]	; (8000d28 <SystemClock_Config+0xdc>)
 8000c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c78:	4a2b      	ldr	r2, [pc, #172]	; (8000d28 <SystemClock_Config+0xdc>)
 8000c7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c7e:	6413      	str	r3, [r2, #64]	; 0x40
 8000c80:	4b29      	ldr	r3, [pc, #164]	; (8000d28 <SystemClock_Config+0xdc>)
 8000c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c88:	607b      	str	r3, [r7, #4]
 8000c8a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000c8c:	4b27      	ldr	r3, [pc, #156]	; (8000d2c <SystemClock_Config+0xe0>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000c94:	4a25      	ldr	r2, [pc, #148]	; (8000d2c <SystemClock_Config+0xe0>)
 8000c96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c9a:	6013      	str	r3, [r2, #0]
 8000c9c:	4b23      	ldr	r3, [pc, #140]	; (8000d2c <SystemClock_Config+0xe0>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ca4:	603b      	str	r3, [r7, #0]
 8000ca6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000cac:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000cb0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000cb6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000cba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000cbc:	2304      	movs	r3, #4
 8000cbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000cc0:	2360      	movs	r3, #96	; 0x60
 8000cc2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000cc8:	2304      	movs	r3, #4
 8000cca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cd0:	f107 031c 	add.w	r3, r7, #28
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f000 fee7 	bl	8001aa8 <HAL_RCC_OscConfig>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000ce0:	f000 f826 	bl	8000d30 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ce4:	f000 fe90 	bl	8001a08 <HAL_PWREx_EnableOverDrive>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000cee:	f000 f81f 	bl	8000d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cf2:	230f      	movs	r3, #15
 8000cf4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cf6:	2302      	movs	r3, #2
 8000cf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d02:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d04:	2300      	movs	r3, #0
 8000d06:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000d08:	f107 0308 	add.w	r3, r7, #8
 8000d0c:	2103      	movs	r1, #3
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 f978 	bl	8002004 <HAL_RCC_ClockConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000d1a:	f000 f809 	bl	8000d30 <Error_Handler>
  }
}
 8000d1e:	bf00      	nop
 8000d20:	3750      	adds	r7, #80	; 0x50
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40007000 	.word	0x40007000

08000d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d34:	b672      	cpsid	i
}
 8000d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <Error_Handler+0x8>

08000d3a <RXbufferClear>:
#include "ringbuff.h"

extern volatile buffer_t Rx;

void RXbufferClear(uint8_t* buff, int size) //memset
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	b083      	sub	sp, #12
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
 8000d42:	6039      	str	r1, [r7, #0]
	while (size)
 8000d44:	e008      	b.n	8000d58 <RXbufferClear+0x1e>
	{
		*buff = '\0';
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	2200      	movs	r2, #0
 8000d4a:	701a      	strb	r2, [r3, #0]
		size--, buff++;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	603b      	str	r3, [r7, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	3301      	adds	r3, #1
 8000d56:	607b      	str	r3, [r7, #4]
	while (size)
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d1f3      	bne.n	8000d46 <RXbufferClear+0xc>
	}
}
 8000d5e:	bf00      	nop
 8000d60:	bf00      	nop
 8000d62:	370c      	adds	r7, #12
 8000d64:	46bd      	mov	sp, r7
 8000d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6a:	4770      	bx	lr

08000d6c <prarseRxBuffer>:
//wystepowania znaków $ oraz #, tzn ramka posiada prawidłowy format: $_________#
//              "$       5            7             05                    12345         255             #
//               ^       ^            ^             ^                     ^             ^               ^
//      znak poczatku,  adres zroda,  adres celu,  ilość danych w ramce,  dane ramki, suma konrolna   znak konca ramki
framecontent prarseRxBuffer()
{
 8000d6c:	b590      	push	{r4, r7, lr}
 8000d6e:	f2ad 5d3c 	subw	sp, sp, #1340	; 0x53c
 8000d72:	af00      	add	r7, sp, #0
 8000d74:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d78:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000d7c:	6018      	str	r0, [r3, #0]
	buffer_t RX = Rx;
 8000d7e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000d82:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000d86:	4a81      	ldr	r2, [pc, #516]	; (8000f8c <prarseRxBuffer+0x220>)
 8000d88:	4618      	mov	r0, r3
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	f44f 63a1 	mov.w	r3, #1288	; 0x508
 8000d90:	461a      	mov	r2, r3
 8000d92:	f003 fb51 	bl	8004438 <memcpy>
	framecontent RxFrame;
	uint8_t l_checksum = 0;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
	uint8_t tempstring[COMMAND_LEN] = "";
 8000d9c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000da0:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8000da4:	2200      	movs	r2, #0
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	3304      	adds	r3, #4
 8000daa:	2200      	movs	r2, #0
 8000dac:	601a      	str	r2, [r3, #0]
 8000dae:	809a      	strh	r2, [r3, #4]
	RxFrame.frameOK = false;
 8000db0:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000db4:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000db8:	2200      	movs	r2, #0
 8000dba:	701a      	strb	r2, [r3, #0]
	if(*RX.tempArray == '$')
 8000dbc:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000dc0:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000dc4:	7a1b      	ldrb	r3, [r3, #8]
 8000dc6:	2b24      	cmp	r3, #36	; 0x24
 8000dc8:	f040 80bd 	bne.w	8000f46 <prarseRxBuffer+0x1da>
	{
		RxFrame.src_address = RX.tempArray[1] - 48;
 8000dcc:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000dd0:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000dd4:	7a5b      	ldrb	r3, [r3, #9]
 8000dd6:	3b30      	subs	r3, #48	; 0x30
 8000dd8:	b2da      	uxtb	r2, r3
 8000dda:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000dde:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000de2:	705a      	strb	r2, [r3, #1]
		RxFrame.dst_address = RX.tempArray[2] - 48;
 8000de4:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000de8:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000dec:	7a9b      	ldrb	r3, [r3, #10]
 8000dee:	3b30      	subs	r3, #48	; 0x30
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000df6:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000dfa:	709a      	strb	r2, [r3, #2]
 8000dfc:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e00:	f5a3 63a2 	sub.w	r3, r3, #1296	; 0x510
 8000e04:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8000e08:	b29a      	uxth	r2, r3
		memcpy(tempstring, (const char*)&RX.tempArray[3], 2);
 8000e0a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e0e:	f2a3 532c 	subw	r3, r3, #1324	; 0x52c
 8000e12:	801a      	strh	r2, [r3, #0]
		RxFrame.data_count = atoi((const char*)tempstring);
 8000e14:	f107 030c 	add.w	r3, r7, #12
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f003 fade 	bl	80043da <atoi>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e26:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e2a:	70da      	strb	r2, [r3, #3]
		if(RxFrame.data_count <= 10)
 8000e2c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e30:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e34:	78db      	ldrb	r3, [r3, #3]
 8000e36:	2b0a      	cmp	r3, #10
 8000e38:	f200 8085 	bhi.w	8000f46 <prarseRxBuffer+0x1da>
		{
			RXbufferClear(tempstring, COMMAND_LEN);
 8000e3c:	f107 030c 	add.w	r3, r7, #12
 8000e40:	210a      	movs	r1, #10
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff ff79 	bl	8000d3a <RXbufferClear>
			RXbufferClear(RxFrame.command, COMMAND_LEN);
 8000e48:	f107 0318 	add.w	r3, r7, #24
 8000e4c:	3304      	adds	r3, #4
 8000e4e:	210a      	movs	r1, #10
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff72 	bl	8000d3a <RXbufferClear>
			memcpy(RxFrame.command, (const char*)&RX.tempArray[5], RxFrame.data_count);
 8000e56:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e5a:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e5e:	78db      	ldrb	r3, [r3, #3]
 8000e60:	461a      	mov	r2, r3
 8000e62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e66:	f103 010d 	add.w	r1, r3, #13
 8000e6a:	f107 0318 	add.w	r3, r7, #24
 8000e6e:	3304      	adds	r3, #4
 8000e70:	4618      	mov	r0, r3
 8000e72:	f003 fae1 	bl	8004438 <memcpy>
			memcpy(tempstring, (const char*)&RX.tempArray[5] + RxFrame.data_count, 3);
 8000e76:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000e7a:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000e7e:	78db      	ldrb	r3, [r3, #3]
 8000e80:	461a      	mov	r2, r3
 8000e82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000e86:	330d      	adds	r3, #13
 8000e88:	1899      	adds	r1, r3, r2
 8000e8a:	f107 030c 	add.w	r3, r7, #12
 8000e8e:	2203      	movs	r2, #3
 8000e90:	4618      	mov	r0, r3
 8000e92:	f003 fad1 	bl	8004438 <memcpy>
			RxFrame.checksum = atoi((const char*)tempstring);
 8000e96:	f107 030c 	add.w	r3, r7, #12
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f003 fa9d 	bl	80043da <atoi>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000ea8:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000eac:	739a      	strb	r2, [r3, #14]
			for (int offset = 0; offset < RxFrame.data_count; ++offset)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 8000eb4:	e012      	b.n	8000edc <prarseRxBuffer+0x170>
			{
				l_checksum += RX.tempArray[5 + offset];
 8000eb6:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000eba:	3305      	adds	r3, #5
 8000ebc:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8000ec0:	f5a2 62a2 	sub.w	r2, r2, #1296	; 0x510
 8000ec4:	4413      	add	r3, r2
 8000ec6:	7a1a      	ldrb	r2, [r3, #8]
 8000ec8:	f897 3537 	ldrb.w	r3, [r7, #1335]	; 0x537
 8000ecc:	4413      	add	r3, r2
 8000ece:	f887 3537 	strb.w	r3, [r7, #1335]	; 0x537
			for (int offset = 0; offset < RxFrame.data_count; ++offset)
 8000ed2:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
 8000edc:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000ee0:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000ee4:	78db      	ldrb	r3, [r3, #3]
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	f8d7 3530 	ldr.w	r3, [r7, #1328]	; 0x530
 8000eec:	4293      	cmp	r3, r2
 8000eee:	dbe2      	blt.n	8000eb6 <prarseRxBuffer+0x14a>
			}
			if ((l_checksum == RxFrame.checksum) &&
 8000ef0:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000ef4:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000ef8:	7b9b      	ldrb	r3, [r3, #14]
 8000efa:	f897 2537 	ldrb.w	r2, [r7, #1335]	; 0x537
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d121      	bne.n	8000f46 <prarseRxBuffer+0x1da>
				(RxFrame.src_address > 1 && RxFrame.src_address < 10) &&
 8000f02:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f06:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f0a:	785b      	ldrb	r3, [r3, #1]
			if ((l_checksum == RxFrame.checksum) &&
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d91a      	bls.n	8000f46 <prarseRxBuffer+0x1da>
				(RxFrame.src_address > 1 && RxFrame.src_address < 10) &&
 8000f10:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f14:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f18:	785b      	ldrb	r3, [r3, #1]
 8000f1a:	2b09      	cmp	r3, #9
 8000f1c:	d813      	bhi.n	8000f46 <prarseRxBuffer+0x1da>
				(RxFrame.dst_address > 1 && RxFrame.dst_address < 10))
 8000f1e:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f22:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f26:	789b      	ldrb	r3, [r3, #2]
				(RxFrame.src_address > 1 && RxFrame.src_address < 10) &&
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d90c      	bls.n	8000f46 <prarseRxBuffer+0x1da>
				(RxFrame.dst_address > 1 && RxFrame.dst_address < 10))
 8000f2c:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f30:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f34:	789b      	ldrb	r3, [r3, #2]
 8000f36:	2b09      	cmp	r3, #9
 8000f38:	d805      	bhi.n	8000f46 <prarseRxBuffer+0x1da>
			{
				RxFrame.frameOK = true;
 8000f3a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f3e:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f42:	2201      	movs	r2, #1
 8000f44:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	memset(RX.tempArray, 0, 255);
 8000f46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f4a:	3308      	adds	r3, #8
 8000f4c:	22ff      	movs	r2, #255	; 0xff
 8000f4e:	2100      	movs	r1, #0
 8000f50:	4618      	mov	r0, r3
 8000f52:	f003 fa7f 	bl	8004454 <memset>
	return RxFrame;
 8000f56:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f5a:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f64:	f5a3 63a4 	sub.w	r3, r3, #1312	; 0x520
 8000f68:	4614      	mov	r4, r2
 8000f6a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000f6c:	6020      	str	r0, [r4, #0]
 8000f6e:	6061      	str	r1, [r4, #4]
 8000f70:	60a2      	str	r2, [r4, #8]
 8000f72:	881a      	ldrh	r2, [r3, #0]
 8000f74:	789b      	ldrb	r3, [r3, #2]
 8000f76:	81a2      	strh	r2, [r4, #12]
 8000f78:	73a3      	strb	r3, [r4, #14]
}
 8000f7a:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8000f7e:	f2a3 5334 	subw	r3, r3, #1332	; 0x534
 8000f82:	6818      	ldr	r0, [r3, #0]
 8000f84:	f207 573c 	addw	r7, r7, #1340	; 0x53c
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd90      	pop	{r4, r7, pc}
 8000f8c:	20000594 	.word	0x20000594

08000f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f96:	4b0f      	ldr	r3, [pc, #60]	; (8000fd4 <HAL_MspInit+0x44>)
 8000f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f9a:	4a0e      	ldr	r2, [pc, #56]	; (8000fd4 <HAL_MspInit+0x44>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fa2:	4b0c      	ldr	r3, [pc, #48]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb2:	4a08      	ldr	r2, [pc, #32]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8000fba:	4b06      	ldr	r3, [pc, #24]	; (8000fd4 <HAL_MspInit+0x44>)
 8000fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fc2:	603b      	str	r3, [r7, #0]
 8000fc4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40023800 	.word	0x40023800

08000fd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fdc:	e7fe      	b.n	8000fdc <NMI_Handler+0x4>

08000fde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0
//  while (1)
//  {
//    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
//    /* USER CODE END W1_HardFault_IRQn 0 */
//  }
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ff0:	e7fe      	b.n	8000ff0 <MemManage_Handler+0x4>

08000ff2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff6:	e7fe      	b.n	8000ff6 <BusFault_Handler+0x4>

08000ff8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ffc:	e7fe      	b.n	8000ffc <UsageFault_Handler+0x4>

08000ffe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffe:	b480      	push	{r7}
 8001000:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800101a:	b480      	push	{r7}
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800102c:	f000 f952 	bl	80012d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001038:	4802      	ldr	r0, [pc, #8]	; (8001044 <USART3_IRQHandler+0x10>)
 800103a:	f001 ff21 	bl	8002e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	20000ab0 	.word	0x20000ab0

08001048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001050:	4a14      	ldr	r2, [pc, #80]	; (80010a4 <_sbrk+0x5c>)
 8001052:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <_sbrk+0x60>)
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800105c:	4b13      	ldr	r3, [pc, #76]	; (80010ac <_sbrk+0x64>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d102      	bne.n	800106a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001064:	4b11      	ldr	r3, [pc, #68]	; (80010ac <_sbrk+0x64>)
 8001066:	4a12      	ldr	r2, [pc, #72]	; (80010b0 <_sbrk+0x68>)
 8001068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800106a:	4b10      	ldr	r3, [pc, #64]	; (80010ac <_sbrk+0x64>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	693a      	ldr	r2, [r7, #16]
 8001074:	429a      	cmp	r2, r3
 8001076:	d207      	bcs.n	8001088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001078:	f003 f9b4 	bl	80043e4 <__errno>
 800107c:	4603      	mov	r3, r0
 800107e:	220c      	movs	r2, #12
 8001080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001082:	f04f 33ff 	mov.w	r3, #4294967295
 8001086:	e009      	b.n	800109c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001088:	4b08      	ldr	r3, [pc, #32]	; (80010ac <_sbrk+0x64>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800108e:	4b07      	ldr	r3, [pc, #28]	; (80010ac <_sbrk+0x64>)
 8001090:	681a      	ldr	r2, [r3, #0]
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	4a05      	ldr	r2, [pc, #20]	; (80010ac <_sbrk+0x64>)
 8001098:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800109a:	68fb      	ldr	r3, [r7, #12]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20080000 	.word	0x20080000
 80010a8:	00000400 	.word	0x00000400
 80010ac:	20000aac 	.word	0x20000aac
 80010b0:	20000b50 	.word	0x20000b50

080010b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010b8:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <SystemInit+0x20>)
 80010ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010be:	4a05      	ldr	r2, [pc, #20]	; (80010d4 <SystemInit+0x20>)
 80010c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000ed00 	.word	0xe000ed00

080010d8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010de:	4a15      	ldr	r2, [pc, #84]	; (8001134 <MX_USART3_UART_Init+0x5c>)
 80010e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80010e2:	4b13      	ldr	r3, [pc, #76]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <MX_USART3_UART_Init+0x58>)
 80010fe:	220c      	movs	r2, #12
 8001100:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001102:	4b0b      	ldr	r3, [pc, #44]	; (8001130 <MX_USART3_UART_Init+0x58>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001108:	4b09      	ldr	r3, [pc, #36]	; (8001130 <MX_USART3_UART_Init+0x58>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800110e:	4b08      	ldr	r3, [pc, #32]	; (8001130 <MX_USART3_UART_Init+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001114:	4b06      	ldr	r3, [pc, #24]	; (8001130 <MX_USART3_UART_Init+0x58>)
 8001116:	2200      	movs	r2, #0
 8001118:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800111a:	4805      	ldr	r0, [pc, #20]	; (8001130 <MX_USART3_UART_Init+0x58>)
 800111c:	f001 fdc0 	bl	8002ca0 <HAL_UART_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001126:	f7ff fe03 	bl	8000d30 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	20000ab0 	.word	0x20000ab0
 8001134:	40004800 	.word	0x40004800

08001138 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b0ae      	sub	sp, #184	; 0xb8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001140:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001150:	f107 0314 	add.w	r3, r7, #20
 8001154:	2290      	movs	r2, #144	; 0x90
 8001156:	2100      	movs	r1, #0
 8001158:	4618      	mov	r0, r3
 800115a:	f003 f97b 	bl	8004454 <memset>
  if(uartHandle->Instance==USART3)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a26      	ldr	r2, [pc, #152]	; (80011fc <HAL_UART_MspInit+0xc4>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d144      	bne.n	80011f2 <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001168:	f44f 7380 	mov.w	r3, #256	; 0x100
 800116c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800116e:	2300      	movs	r3, #0
 8001170:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4618      	mov	r0, r3
 8001178:	f001 f96a 	bl	8002450 <HAL_RCCEx_PeriphCLKConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001182:	f7ff fdd5 	bl	8000d30 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001186:	4b1e      	ldr	r3, [pc, #120]	; (8001200 <HAL_UART_MspInit+0xc8>)
 8001188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118a:	4a1d      	ldr	r2, [pc, #116]	; (8001200 <HAL_UART_MspInit+0xc8>)
 800118c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001190:	6413      	str	r3, [r2, #64]	; 0x40
 8001192:	4b1b      	ldr	r3, [pc, #108]	; (8001200 <HAL_UART_MspInit+0xc8>)
 8001194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001196:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800119e:	4b18      	ldr	r3, [pc, #96]	; (8001200 <HAL_UART_MspInit+0xc8>)
 80011a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011a2:	4a17      	ldr	r2, [pc, #92]	; (8001200 <HAL_UART_MspInit+0xc8>)
 80011a4:	f043 0308 	orr.w	r3, r3, #8
 80011a8:	6313      	str	r3, [r2, #48]	; 0x30
 80011aa:	4b15      	ldr	r3, [pc, #84]	; (8001200 <HAL_UART_MspInit+0xc8>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ae:	f003 0308 	and.w	r3, r3, #8
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80011b6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80011ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ca:	2303      	movs	r3, #3
 80011cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011d0:	2307      	movs	r3, #7
 80011d2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011d6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011da:	4619      	mov	r1, r3
 80011dc:	4809      	ldr	r0, [pc, #36]	; (8001204 <HAL_UART_MspInit+0xcc>)
 80011de:	f000 fa3d 	bl	800165c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2100      	movs	r1, #0
 80011e6:	2027      	movs	r0, #39	; 0x27
 80011e8:	f000 f96f 	bl	80014ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80011ec:	2027      	movs	r0, #39	; 0x27
 80011ee:	f000 f988 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80011f2:	bf00      	nop
 80011f4:	37b8      	adds	r7, #184	; 0xb8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40004800 	.word	0x40004800
 8001200:	40023800 	.word	0x40023800
 8001204:	40020c00 	.word	0x40020c00

08001208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001208:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001240 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800120c:	480d      	ldr	r0, [pc, #52]	; (8001244 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800120e:	490e      	ldr	r1, [pc, #56]	; (8001248 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001210:	4a0e      	ldr	r2, [pc, #56]	; (800124c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001212:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001214:	e002      	b.n	800121c <LoopCopyDataInit>

08001216 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001216:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001218:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800121a:	3304      	adds	r3, #4

0800121c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800121c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800121e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001220:	d3f9      	bcc.n	8001216 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001222:	4a0b      	ldr	r2, [pc, #44]	; (8001250 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001224:	4c0b      	ldr	r4, [pc, #44]	; (8001254 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001226:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001228:	e001      	b.n	800122e <LoopFillZerobss>

0800122a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800122a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800122c:	3204      	adds	r2, #4

0800122e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800122e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001230:	d3fb      	bcc.n	800122a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001232:	f7ff ff3f 	bl	80010b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001236:	f003 f8db 	bl	80043f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800123a:	f7ff fc5d 	bl	8000af8 <main>
  bx  lr    
 800123e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001240:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001244:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001248:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800124c:	08004fd4 	.word	0x08004fd4
  ldr r2, =_sbss
 8001250:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001254:	20000b4c 	.word	0x20000b4c

08001258 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001258:	e7fe      	b.n	8001258 <ADC_IRQHandler>

0800125a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800125e:	2003      	movs	r0, #3
 8001260:	f000 f928 	bl	80014b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001264:	2000      	movs	r0, #0
 8001266:	f000 f805 	bl	8001274 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800126a:	f7ff fe91 	bl	8000f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800126e:	2300      	movs	r3, #0
}
 8001270:	4618      	mov	r0, r3
 8001272:	bd80      	pop	{r7, pc}

08001274 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_InitTick+0x54>)
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <HAL_InitTick+0x58>)
 8001282:	781b      	ldrb	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128a:	fbb3 f3f1 	udiv	r3, r3, r1
 800128e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001292:	4618      	mov	r0, r3
 8001294:	f000 f943 	bl	800151e <HAL_SYSTICK_Config>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d001      	beq.n	80012a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e00e      	b.n	80012c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	2b0f      	cmp	r3, #15
 80012a6:	d80a      	bhi.n	80012be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012a8:	2200      	movs	r2, #0
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	f04f 30ff 	mov.w	r0, #4294967295
 80012b0:	f000 f90b 	bl	80014ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012b4:	4a06      	ldr	r2, [pc, #24]	; (80012d0 <HAL_InitTick+0x5c>)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e000      	b.n	80012c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000000 	.word	0x20000000
 80012cc:	20000008 	.word	0x20000008
 80012d0:	20000004 	.word	0x20000004

080012d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d4:	b480      	push	{r7}
 80012d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012d8:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_IncTick+0x20>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	461a      	mov	r2, r3
 80012de:	4b06      	ldr	r3, [pc, #24]	; (80012f8 <HAL_IncTick+0x24>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4413      	add	r3, r2
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <HAL_IncTick+0x24>)
 80012e6:	6013      	str	r3, [r2, #0]
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000008 	.word	0x20000008
 80012f8:	20000b38 	.word	0x20000b38

080012fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001300:	4b03      	ldr	r3, [pc, #12]	; (8001310 <HAL_GetTick+0x14>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130c:	4770      	bx	lr
 800130e:	bf00      	nop
 8001310:	20000b38 	.word	0x20000b38

08001314 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f003 0307 	and.w	r3, r3, #7
 8001322:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001324:	4b0b      	ldr	r3, [pc, #44]	; (8001354 <__NVIC_SetPriorityGrouping+0x40>)
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132a:	68ba      	ldr	r2, [r7, #8]
 800132c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001330:	4013      	ands	r3, r2
 8001332:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800133c:	4b06      	ldr	r3, [pc, #24]	; (8001358 <__NVIC_SetPriorityGrouping+0x44>)
 800133e:	4313      	orrs	r3, r2
 8001340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001342:	4a04      	ldr	r2, [pc, #16]	; (8001354 <__NVIC_SetPriorityGrouping+0x40>)
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	60d3      	str	r3, [r2, #12]
}
 8001348:	bf00      	nop
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001352:	4770      	bx	lr
 8001354:	e000ed00 	.word	0xe000ed00
 8001358:	05fa0000 	.word	0x05fa0000

0800135c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001360:	4b04      	ldr	r3, [pc, #16]	; (8001374 <__NVIC_GetPriorityGrouping+0x18>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	0a1b      	lsrs	r3, r3, #8
 8001366:	f003 0307 	and.w	r3, r3, #7
}
 800136a:	4618      	mov	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr
 8001374:	e000ed00 	.word	0xe000ed00

08001378 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	4603      	mov	r3, r0
 8001380:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	2b00      	cmp	r3, #0
 8001388:	db0b      	blt.n	80013a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 021f 	and.w	r2, r3, #31
 8001390:	4907      	ldr	r1, [pc, #28]	; (80013b0 <__NVIC_EnableIRQ+0x38>)
 8001392:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001396:	095b      	lsrs	r3, r3, #5
 8001398:	2001      	movs	r0, #1
 800139a:	fa00 f202 	lsl.w	r2, r0, r2
 800139e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013a2:	bf00      	nop
 80013a4:	370c      	adds	r7, #12
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	e000e100 	.word	0xe000e100

080013b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	6039      	str	r1, [r7, #0]
 80013be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	db0a      	blt.n	80013de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	b2da      	uxtb	r2, r3
 80013cc:	490c      	ldr	r1, [pc, #48]	; (8001400 <__NVIC_SetPriority+0x4c>)
 80013ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d2:	0112      	lsls	r2, r2, #4
 80013d4:	b2d2      	uxtb	r2, r2
 80013d6:	440b      	add	r3, r1
 80013d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013dc:	e00a      	b.n	80013f4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	b2da      	uxtb	r2, r3
 80013e2:	4908      	ldr	r1, [pc, #32]	; (8001404 <__NVIC_SetPriority+0x50>)
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	f003 030f 	and.w	r3, r3, #15
 80013ea:	3b04      	subs	r3, #4
 80013ec:	0112      	lsls	r2, r2, #4
 80013ee:	b2d2      	uxtb	r2, r2
 80013f0:	440b      	add	r3, r1
 80013f2:	761a      	strb	r2, [r3, #24]
}
 80013f4:	bf00      	nop
 80013f6:	370c      	adds	r7, #12
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000e100 	.word	0xe000e100
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001408:	b480      	push	{r7}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f003 0307 	and.w	r3, r3, #7
 800141a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f1c3 0307 	rsb	r3, r3, #7
 8001422:	2b04      	cmp	r3, #4
 8001424:	bf28      	it	cs
 8001426:	2304      	movcs	r3, #4
 8001428:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3304      	adds	r3, #4
 800142e:	2b06      	cmp	r3, #6
 8001430:	d902      	bls.n	8001438 <NVIC_EncodePriority+0x30>
 8001432:	69fb      	ldr	r3, [r7, #28]
 8001434:	3b03      	subs	r3, #3
 8001436:	e000      	b.n	800143a <NVIC_EncodePriority+0x32>
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800143c:	f04f 32ff 	mov.w	r2, #4294967295
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	fa02 f303 	lsl.w	r3, r2, r3
 8001446:	43da      	mvns	r2, r3
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	401a      	ands	r2, r3
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001450:	f04f 31ff 	mov.w	r1, #4294967295
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	fa01 f303 	lsl.w	r3, r1, r3
 800145a:	43d9      	mvns	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001460:	4313      	orrs	r3, r2
         );
}
 8001462:	4618      	mov	r0, r3
 8001464:	3724      	adds	r7, #36	; 0x24
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
	...

08001470 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001480:	d301      	bcc.n	8001486 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001482:	2301      	movs	r3, #1
 8001484:	e00f      	b.n	80014a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001486:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <SysTick_Config+0x40>)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800148e:	210f      	movs	r1, #15
 8001490:	f04f 30ff 	mov.w	r0, #4294967295
 8001494:	f7ff ff8e 	bl	80013b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001498:	4b05      	ldr	r3, [pc, #20]	; (80014b0 <SysTick_Config+0x40>)
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800149e:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <SysTick_Config+0x40>)
 80014a0:	2207      	movs	r2, #7
 80014a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	e000e010 	.word	0xe000e010

080014b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff29 	bl	8001314 <__NVIC_SetPriorityGrouping>
}
 80014c2:	bf00      	nop
 80014c4:	3708      	adds	r7, #8
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}

080014ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b086      	sub	sp, #24
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	4603      	mov	r3, r0
 80014d2:	60b9      	str	r1, [r7, #8]
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014dc:	f7ff ff3e 	bl	800135c <__NVIC_GetPriorityGrouping>
 80014e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	68b9      	ldr	r1, [r7, #8]
 80014e6:	6978      	ldr	r0, [r7, #20]
 80014e8:	f7ff ff8e 	bl	8001408 <NVIC_EncodePriority>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff5d 	bl	80013b4 <__NVIC_SetPriority>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff31 	bl	8001378 <__NVIC_EnableIRQ>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffa2 	bl	8001470 <SysTick_Config>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b084      	sub	sp, #16
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001542:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff feda 	bl	80012fc <HAL_GetTick>
 8001548:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001550:	b2db      	uxtb	r3, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d008      	beq.n	8001568 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2200      	movs	r2, #0
 8001560:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001564:	2301      	movs	r3, #1
 8001566:	e052      	b.n	800160e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 0216 	bic.w	r2, r2, #22
 8001576:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	695a      	ldr	r2, [r3, #20]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001586:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800158c:	2b00      	cmp	r3, #0
 800158e:	d103      	bne.n	8001598 <HAL_DMA_Abort+0x62>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001594:	2b00      	cmp	r3, #0
 8001596:	d007      	beq.n	80015a8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f022 0208 	bic.w	r2, r2, #8
 80015a6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f022 0201 	bic.w	r2, r2, #1
 80015b6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015b8:	e013      	b.n	80015e2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015ba:	f7ff fe9f 	bl	80012fc <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b05      	cmp	r3, #5
 80015c6:	d90c      	bls.n	80015e2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2220      	movs	r2, #32
 80015cc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2203      	movs	r2, #3
 80015d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2200      	movs	r2, #0
 80015da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e015      	b.n	800160e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1e4      	bne.n	80015ba <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015f4:	223f      	movs	r2, #63	; 0x3f
 80015f6:	409a      	lsls	r2, r3
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2200      	movs	r2, #0
 8001608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001624:	b2db      	uxtb	r3, r3
 8001626:	2b02      	cmp	r3, #2
 8001628:	d004      	beq.n	8001634 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2280      	movs	r2, #128	; 0x80
 800162e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	e00c      	b.n	800164e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	2205      	movs	r2, #5
 8001638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f022 0201 	bic.w	r2, r2, #1
 800164a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
	...

0800165c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800165c:	b480      	push	{r7}
 800165e:	b089      	sub	sp, #36	; 0x24
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800166e:	2300      	movs	r3, #0
 8001670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001672:	2300      	movs	r3, #0
 8001674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001676:	2300      	movs	r3, #0
 8001678:	61fb      	str	r3, [r7, #28]
 800167a:	e175      	b.n	8001968 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800167c:	2201      	movs	r2, #1
 800167e:	69fb      	ldr	r3, [r7, #28]
 8001680:	fa02 f303 	lsl.w	r3, r2, r3
 8001684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	4013      	ands	r3, r2
 800168e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	429a      	cmp	r2, r3
 8001696:	f040 8164 	bne.w	8001962 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	f003 0303 	and.w	r3, r3, #3
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d005      	beq.n	80016b2 <HAL_GPIO_Init+0x56>
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	2b02      	cmp	r3, #2
 80016b0:	d130      	bne.n	8001714 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	2203      	movs	r2, #3
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4013      	ands	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	68da      	ldr	r2, [r3, #12]
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	69ba      	ldr	r2, [r7, #24]
 80016d8:	4313      	orrs	r3, r2
 80016da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016e8:	2201      	movs	r2, #1
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	43db      	mvns	r3, r3
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	4013      	ands	r3, r2
 80016f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 0201 	and.w	r2, r3, #1
 8001702:	69fb      	ldr	r3, [r7, #28]
 8001704:	fa02 f303 	lsl.w	r3, r2, r3
 8001708:	69ba      	ldr	r2, [r7, #24]
 800170a:	4313      	orrs	r3, r2
 800170c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	f003 0303 	and.w	r3, r3, #3
 800171c:	2b03      	cmp	r3, #3
 800171e:	d017      	beq.n	8001750 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001726:	69fb      	ldr	r3, [r7, #28]
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	2203      	movs	r2, #3
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	69ba      	ldr	r2, [r7, #24]
 8001734:	4013      	ands	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	69fb      	ldr	r3, [r7, #28]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	fa02 f303 	lsl.w	r3, r2, r3
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f003 0303 	and.w	r3, r3, #3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d123      	bne.n	80017a4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	08da      	lsrs	r2, r3, #3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3208      	adds	r2, #8
 8001764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001768:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	f003 0307 	and.w	r3, r3, #7
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	220f      	movs	r2, #15
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43db      	mvns	r3, r3
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4013      	ands	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	691a      	ldr	r2, [r3, #16]
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	fa02 f303 	lsl.w	r3, r2, r3
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	4313      	orrs	r3, r2
 8001794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	08da      	lsrs	r2, r3, #3
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	3208      	adds	r2, #8
 800179e:	69b9      	ldr	r1, [r7, #24]
 80017a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	2203      	movs	r2, #3
 80017b0:	fa02 f303 	lsl.w	r3, r2, r3
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f003 0203 	and.w	r2, r3, #3
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	69ba      	ldr	r2, [r7, #24]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69ba      	ldr	r2, [r7, #24]
 80017d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	f000 80be 	beq.w	8001962 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017e6:	4b66      	ldr	r3, [pc, #408]	; (8001980 <HAL_GPIO_Init+0x324>)
 80017e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ea:	4a65      	ldr	r2, [pc, #404]	; (8001980 <HAL_GPIO_Init+0x324>)
 80017ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017f0:	6453      	str	r3, [r2, #68]	; 0x44
 80017f2:	4b63      	ldr	r3, [pc, #396]	; (8001980 <HAL_GPIO_Init+0x324>)
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80017fe:	4a61      	ldr	r2, [pc, #388]	; (8001984 <HAL_GPIO_Init+0x328>)
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	089b      	lsrs	r3, r3, #2
 8001804:	3302      	adds	r3, #2
 8001806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800180a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	f003 0303 	and.w	r3, r3, #3
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	220f      	movs	r2, #15
 8001816:	fa02 f303 	lsl.w	r3, r2, r3
 800181a:	43db      	mvns	r3, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4013      	ands	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4a58      	ldr	r2, [pc, #352]	; (8001988 <HAL_GPIO_Init+0x32c>)
 8001826:	4293      	cmp	r3, r2
 8001828:	d037      	beq.n	800189a <HAL_GPIO_Init+0x23e>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	4a57      	ldr	r2, [pc, #348]	; (800198c <HAL_GPIO_Init+0x330>)
 800182e:	4293      	cmp	r3, r2
 8001830:	d031      	beq.n	8001896 <HAL_GPIO_Init+0x23a>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a56      	ldr	r2, [pc, #344]	; (8001990 <HAL_GPIO_Init+0x334>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d02b      	beq.n	8001892 <HAL_GPIO_Init+0x236>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a55      	ldr	r2, [pc, #340]	; (8001994 <HAL_GPIO_Init+0x338>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d025      	beq.n	800188e <HAL_GPIO_Init+0x232>
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a54      	ldr	r2, [pc, #336]	; (8001998 <HAL_GPIO_Init+0x33c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d01f      	beq.n	800188a <HAL_GPIO_Init+0x22e>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a53      	ldr	r2, [pc, #332]	; (800199c <HAL_GPIO_Init+0x340>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d019      	beq.n	8001886 <HAL_GPIO_Init+0x22a>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a52      	ldr	r2, [pc, #328]	; (80019a0 <HAL_GPIO_Init+0x344>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d013      	beq.n	8001882 <HAL_GPIO_Init+0x226>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a51      	ldr	r2, [pc, #324]	; (80019a4 <HAL_GPIO_Init+0x348>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d00d      	beq.n	800187e <HAL_GPIO_Init+0x222>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a50      	ldr	r2, [pc, #320]	; (80019a8 <HAL_GPIO_Init+0x34c>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d007      	beq.n	800187a <HAL_GPIO_Init+0x21e>
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a4f      	ldr	r2, [pc, #316]	; (80019ac <HAL_GPIO_Init+0x350>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d101      	bne.n	8001876 <HAL_GPIO_Init+0x21a>
 8001872:	2309      	movs	r3, #9
 8001874:	e012      	b.n	800189c <HAL_GPIO_Init+0x240>
 8001876:	230a      	movs	r3, #10
 8001878:	e010      	b.n	800189c <HAL_GPIO_Init+0x240>
 800187a:	2308      	movs	r3, #8
 800187c:	e00e      	b.n	800189c <HAL_GPIO_Init+0x240>
 800187e:	2307      	movs	r3, #7
 8001880:	e00c      	b.n	800189c <HAL_GPIO_Init+0x240>
 8001882:	2306      	movs	r3, #6
 8001884:	e00a      	b.n	800189c <HAL_GPIO_Init+0x240>
 8001886:	2305      	movs	r3, #5
 8001888:	e008      	b.n	800189c <HAL_GPIO_Init+0x240>
 800188a:	2304      	movs	r3, #4
 800188c:	e006      	b.n	800189c <HAL_GPIO_Init+0x240>
 800188e:	2303      	movs	r3, #3
 8001890:	e004      	b.n	800189c <HAL_GPIO_Init+0x240>
 8001892:	2302      	movs	r3, #2
 8001894:	e002      	b.n	800189c <HAL_GPIO_Init+0x240>
 8001896:	2301      	movs	r3, #1
 8001898:	e000      	b.n	800189c <HAL_GPIO_Init+0x240>
 800189a:	2300      	movs	r3, #0
 800189c:	69fa      	ldr	r2, [r7, #28]
 800189e:	f002 0203 	and.w	r2, r2, #3
 80018a2:	0092      	lsls	r2, r2, #2
 80018a4:	4093      	lsls	r3, r2
 80018a6:	69ba      	ldr	r2, [r7, #24]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80018ac:	4935      	ldr	r1, [pc, #212]	; (8001984 <HAL_GPIO_Init+0x328>)
 80018ae:	69fb      	ldr	r3, [r7, #28]
 80018b0:	089b      	lsrs	r3, r3, #2
 80018b2:	3302      	adds	r3, #2
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018ba:	4b3d      	ldr	r3, [pc, #244]	; (80019b0 <HAL_GPIO_Init+0x354>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	43db      	mvns	r3, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4013      	ands	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80018d6:	69ba      	ldr	r2, [r7, #24]
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018de:	4a34      	ldr	r2, [pc, #208]	; (80019b0 <HAL_GPIO_Init+0x354>)
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018e4:	4b32      	ldr	r3, [pc, #200]	; (80019b0 <HAL_GPIO_Init+0x354>)
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	43db      	mvns	r3, r3
 80018ee:	69ba      	ldr	r2, [r7, #24]
 80018f0:	4013      	ands	r3, r2
 80018f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	685b      	ldr	r3, [r3, #4]
 80018f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d003      	beq.n	8001908 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	4313      	orrs	r3, r2
 8001906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001908:	4a29      	ldr	r2, [pc, #164]	; (80019b0 <HAL_GPIO_Init+0x354>)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800190e:	4b28      	ldr	r3, [pc, #160]	; (80019b0 <HAL_GPIO_Init+0x354>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	43db      	mvns	r3, r3
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	4013      	ands	r3, r2
 800191c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800192a:	69ba      	ldr	r2, [r7, #24]
 800192c:	693b      	ldr	r3, [r7, #16]
 800192e:	4313      	orrs	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001932:	4a1f      	ldr	r2, [pc, #124]	; (80019b0 <HAL_GPIO_Init+0x354>)
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001938:	4b1d      	ldr	r3, [pc, #116]	; (80019b0 <HAL_GPIO_Init+0x354>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	43db      	mvns	r3, r3
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4013      	ands	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d003      	beq.n	800195c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	4313      	orrs	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800195c:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <HAL_GPIO_Init+0x354>)
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3301      	adds	r3, #1
 8001966:	61fb      	str	r3, [r7, #28]
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	2b0f      	cmp	r3, #15
 800196c:	f67f ae86 	bls.w	800167c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	3724      	adds	r7, #36	; 0x24
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	40023800 	.word	0x40023800
 8001984:	40013800 	.word	0x40013800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020400 	.word	0x40020400
 8001990:	40020800 	.word	0x40020800
 8001994:	40020c00 	.word	0x40020c00
 8001998:	40021000 	.word	0x40021000
 800199c:	40021400 	.word	0x40021400
 80019a0:	40021800 	.word	0x40021800
 80019a4:	40021c00 	.word	0x40021c00
 80019a8:	40022000 	.word	0x40022000
 80019ac:	40022400 	.word	0x40022400
 80019b0:	40013c00 	.word	0x40013c00

080019b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
 80019bc:	460b      	mov	r3, r1
 80019be:	807b      	strh	r3, [r7, #2]
 80019c0:	4613      	mov	r3, r2
 80019c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019c4:	787b      	ldrb	r3, [r7, #1]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019ca:	887a      	ldrh	r2, [r7, #2]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80019d0:	e003      	b.n	80019da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80019d2:	887b      	ldrh	r3, [r7, #2]
 80019d4:	041a      	lsls	r2, r3, #16
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	619a      	str	r2, [r3, #24]
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
	...

080019e8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80019ec:	4b05      	ldr	r3, [pc, #20]	; (8001a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a04      	ldr	r2, [pc, #16]	; (8001a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80019f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019f6:	6013      	str	r3, [r2, #0]
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40007000 	.word	0x40007000

08001a08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a16:	4a22      	ldr	r2, [pc, #136]	; (8001aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a1e:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_PWREx_EnableOverDrive+0x98>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001a2a:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a1d      	ldr	r2, [pc, #116]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a34:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a36:	f7ff fc61 	bl	80012fc <HAL_GetTick>
 8001a3a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a3c:	e009      	b.n	8001a52 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a3e:	f7ff fc5d 	bl	80012fc <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a4c:	d901      	bls.n	8001a52 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e022      	b.n	8001a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001a52:	4b14      	ldr	r3, [pc, #80]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a5e:	d1ee      	bne.n	8001a3e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001a60:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0f      	ldr	r2, [pc, #60]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a6a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001a6c:	f7ff fc46 	bl	80012fc <HAL_GetTick>
 8001a70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001a72:	e009      	b.n	8001a88 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001a74:	f7ff fc42 	bl	80012fc <HAL_GetTick>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	1ad3      	subs	r3, r2, r3
 8001a7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a82:	d901      	bls.n	8001a88 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e007      	b.n	8001a98 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a90:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001a94:	d1ee      	bne.n	8001a74 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3708      	adds	r7, #8
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40007000 	.word	0x40007000

08001aa8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e29b      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f003 0301 	and.w	r3, r3, #1
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 8087 	beq.w	8001bda <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001acc:	4b96      	ldr	r3, [pc, #600]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
 8001ad4:	2b04      	cmp	r3, #4
 8001ad6:	d00c      	beq.n	8001af2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ad8:	4b93      	ldr	r3, [pc, #588]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	f003 030c 	and.w	r3, r3, #12
 8001ae0:	2b08      	cmp	r3, #8
 8001ae2:	d112      	bne.n	8001b0a <HAL_RCC_OscConfig+0x62>
 8001ae4:	4b90      	ldr	r3, [pc, #576]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001af0:	d10b      	bne.n	8001b0a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af2:	4b8d      	ldr	r3, [pc, #564]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d06c      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x130>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d168      	bne.n	8001bd8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e275      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b12:	d106      	bne.n	8001b22 <HAL_RCC_OscConfig+0x7a>
 8001b14:	4b84      	ldr	r3, [pc, #528]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a83      	ldr	r2, [pc, #524]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	e02e      	b.n	8001b80 <HAL_RCC_OscConfig+0xd8>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x9c>
 8001b2a:	4b7f      	ldr	r3, [pc, #508]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a7e      	ldr	r2, [pc, #504]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b34:	6013      	str	r3, [r2, #0]
 8001b36:	4b7c      	ldr	r3, [pc, #496]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a7b      	ldr	r2, [pc, #492]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b40:	6013      	str	r3, [r2, #0]
 8001b42:	e01d      	b.n	8001b80 <HAL_RCC_OscConfig+0xd8>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001b4c:	d10c      	bne.n	8001b68 <HAL_RCC_OscConfig+0xc0>
 8001b4e:	4b76      	ldr	r3, [pc, #472]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a75      	ldr	r2, [pc, #468]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b58:	6013      	str	r3, [r2, #0]
 8001b5a:	4b73      	ldr	r3, [pc, #460]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a72      	ldr	r2, [pc, #456]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b64:	6013      	str	r3, [r2, #0]
 8001b66:	e00b      	b.n	8001b80 <HAL_RCC_OscConfig+0xd8>
 8001b68:	4b6f      	ldr	r3, [pc, #444]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a6e      	ldr	r2, [pc, #440]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	4b6c      	ldr	r3, [pc, #432]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a6b      	ldr	r2, [pc, #428]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001b7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d013      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b88:	f7ff fbb8 	bl	80012fc <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b90:	f7ff fbb4 	bl	80012fc <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b64      	cmp	r3, #100	; 0x64
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e229      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba2:	4b61      	ldr	r3, [pc, #388]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d0f0      	beq.n	8001b90 <HAL_RCC_OscConfig+0xe8>
 8001bae:	e014      	b.n	8001bda <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fba4 	bl	80012fc <HAL_GetTick>
 8001bb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bb6:	e008      	b.n	8001bca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb8:	f7ff fba0 	bl	80012fc <HAL_GetTick>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	2b64      	cmp	r3, #100	; 0x64
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e215      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001bca:	4b57      	ldr	r3, [pc, #348]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f0      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x110>
 8001bd6:	e000      	b.n	8001bda <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d069      	beq.n	8001cba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001be6:	4b50      	ldr	r3, [pc, #320]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 030c 	and.w	r3, r3, #12
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00b      	beq.n	8001c0a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bf2:	4b4d      	ldr	r3, [pc, #308]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f003 030c 	and.w	r3, r3, #12
 8001bfa:	2b08      	cmp	r3, #8
 8001bfc:	d11c      	bne.n	8001c38 <HAL_RCC_OscConfig+0x190>
 8001bfe:	4b4a      	ldr	r3, [pc, #296]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d116      	bne.n	8001c38 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c0a:	4b47      	ldr	r3, [pc, #284]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d005      	beq.n	8001c22 <HAL_RCC_OscConfig+0x17a>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d001      	beq.n	8001c22 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e1e9      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c22:	4b41      	ldr	r3, [pc, #260]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	691b      	ldr	r3, [r3, #16]
 8001c2e:	00db      	lsls	r3, r3, #3
 8001c30:	493d      	ldr	r1, [pc, #244]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c36:	e040      	b.n	8001cba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d023      	beq.n	8001c88 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001c40:	4b39      	ldr	r3, [pc, #228]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a38      	ldr	r2, [pc, #224]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c46:	f043 0301 	orr.w	r3, r3, #1
 8001c4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c4c:	f7ff fb56 	bl	80012fc <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c54:	f7ff fb52 	bl	80012fc <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e1c7      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c66:	4b30      	ldr	r3, [pc, #192]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0f0      	beq.n	8001c54 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c72:	4b2d      	ldr	r3, [pc, #180]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	691b      	ldr	r3, [r3, #16]
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4929      	ldr	r1, [pc, #164]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c82:	4313      	orrs	r3, r2
 8001c84:	600b      	str	r3, [r1, #0]
 8001c86:	e018      	b.n	8001cba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c88:	4b27      	ldr	r3, [pc, #156]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a26      	ldr	r2, [pc, #152]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001c8e:	f023 0301 	bic.w	r3, r3, #1
 8001c92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7ff fb32 	bl	80012fc <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c9c:	f7ff fb2e 	bl	80012fc <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e1a3      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001cae:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0308 	and.w	r3, r3, #8
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d038      	beq.n	8001d38 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d019      	beq.n	8001d02 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001cd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cda:	f7ff fb0f 	bl	80012fc <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ce2:	f7ff fb0b 	bl	80012fc <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e180      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x23a>
 8001d00:	e01a      	b.n	8001d38 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d02:	4b09      	ldr	r3, [pc, #36]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001d04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d06:	4a08      	ldr	r2, [pc, #32]	; (8001d28 <HAL_RCC_OscConfig+0x280>)
 8001d08:	f023 0301 	bic.w	r3, r3, #1
 8001d0c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d0e:	f7ff faf5 	bl	80012fc <HAL_GetTick>
 8001d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d14:	e00a      	b.n	8001d2c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d16:	f7ff faf1 	bl	80012fc <HAL_GetTick>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	693b      	ldr	r3, [r7, #16]
 8001d1e:	1ad3      	subs	r3, r2, r3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d903      	bls.n	8001d2c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001d24:	2303      	movs	r3, #3
 8001d26:	e166      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
 8001d28:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d2c:	4b92      	ldr	r3, [pc, #584]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001d2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001d30:	f003 0302 	and.w	r3, r3, #2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d1ee      	bne.n	8001d16 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0304 	and.w	r3, r3, #4
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80a4 	beq.w	8001e8e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d46:	4b8c      	ldr	r3, [pc, #560]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d10d      	bne.n	8001d6e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4b89      	ldr	r3, [pc, #548]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	4a88      	ldr	r2, [pc, #544]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5e:	4b86      	ldr	r3, [pc, #536]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d6e:	4b83      	ldr	r3, [pc, #524]	; (8001f7c <HAL_RCC_OscConfig+0x4d4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d118      	bne.n	8001dac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8001d7a:	4b80      	ldr	r3, [pc, #512]	; (8001f7c <HAL_RCC_OscConfig+0x4d4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a7f      	ldr	r2, [pc, #508]	; (8001f7c <HAL_RCC_OscConfig+0x4d4>)
 8001d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d86:	f7ff fab9 	bl	80012fc <HAL_GetTick>
 8001d8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d8c:	e008      	b.n	8001da0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d8e:	f7ff fab5 	bl	80012fc <HAL_GetTick>
 8001d92:	4602      	mov	r2, r0
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	2b64      	cmp	r3, #100	; 0x64
 8001d9a:	d901      	bls.n	8001da0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e12a      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001da0:	4b76      	ldr	r3, [pc, #472]	; (8001f7c <HAL_RCC_OscConfig+0x4d4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d0f0      	beq.n	8001d8e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d106      	bne.n	8001dc2 <HAL_RCC_OscConfig+0x31a>
 8001db4:	4b70      	ldr	r3, [pc, #448]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001db8:	4a6f      	ldr	r2, [pc, #444]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dba:	f043 0301 	orr.w	r3, r3, #1
 8001dbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc0:	e02d      	b.n	8001e1e <HAL_RCC_OscConfig+0x376>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10c      	bne.n	8001de4 <HAL_RCC_OscConfig+0x33c>
 8001dca:	4b6b      	ldr	r3, [pc, #428]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dce:	4a6a      	ldr	r2, [pc, #424]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dd0:	f023 0301 	bic.w	r3, r3, #1
 8001dd4:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd6:	4b68      	ldr	r3, [pc, #416]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dda:	4a67      	ldr	r2, [pc, #412]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001ddc:	f023 0304 	bic.w	r3, r3, #4
 8001de0:	6713      	str	r3, [r2, #112]	; 0x70
 8001de2:	e01c      	b.n	8001e1e <HAL_RCC_OscConfig+0x376>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	2b05      	cmp	r3, #5
 8001dea:	d10c      	bne.n	8001e06 <HAL_RCC_OscConfig+0x35e>
 8001dec:	4b62      	ldr	r3, [pc, #392]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001df0:	4a61      	ldr	r2, [pc, #388]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6713      	str	r3, [r2, #112]	; 0x70
 8001df8:	4b5f      	ldr	r3, [pc, #380]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfc:	4a5e      	ldr	r2, [pc, #376]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001dfe:	f043 0301 	orr.w	r3, r3, #1
 8001e02:	6713      	str	r3, [r2, #112]	; 0x70
 8001e04:	e00b      	b.n	8001e1e <HAL_RCC_OscConfig+0x376>
 8001e06:	4b5c      	ldr	r3, [pc, #368]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e0a:	4a5b      	ldr	r2, [pc, #364]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e0c:	f023 0301 	bic.w	r3, r3, #1
 8001e10:	6713      	str	r3, [r2, #112]	; 0x70
 8001e12:	4b59      	ldr	r3, [pc, #356]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e16:	4a58      	ldr	r2, [pc, #352]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e18:	f023 0304 	bic.w	r3, r3, #4
 8001e1c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d015      	beq.n	8001e52 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e26:	f7ff fa69 	bl	80012fc <HAL_GetTick>
 8001e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2c:	e00a      	b.n	8001e44 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e2e:	f7ff fa65 	bl	80012fc <HAL_GetTick>
 8001e32:	4602      	mov	r2, r0
 8001e34:	693b      	ldr	r3, [r7, #16]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d901      	bls.n	8001e44 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8001e40:	2303      	movs	r3, #3
 8001e42:	e0d8      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e44:	4b4c      	ldr	r3, [pc, #304]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d0ee      	beq.n	8001e2e <HAL_RCC_OscConfig+0x386>
 8001e50:	e014      	b.n	8001e7c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e52:	f7ff fa53 	bl	80012fc <HAL_GetTick>
 8001e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e58:	e00a      	b.n	8001e70 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e5a:	f7ff fa4f 	bl	80012fc <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d901      	bls.n	8001e70 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8001e6c:	2303      	movs	r3, #3
 8001e6e:	e0c2      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e70:	4b41      	ldr	r3, [pc, #260]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e74:	f003 0302 	and.w	r3, r3, #2
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d1ee      	bne.n	8001e5a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e7c:	7dfb      	ldrb	r3, [r7, #23]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d105      	bne.n	8001e8e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e82:	4b3d      	ldr	r3, [pc, #244]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e86:	4a3c      	ldr	r2, [pc, #240]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e8c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	699b      	ldr	r3, [r3, #24]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 80ae 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e98:	4b37      	ldr	r3, [pc, #220]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	f003 030c 	and.w	r3, r3, #12
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d06d      	beq.n	8001f80 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	699b      	ldr	r3, [r3, #24]
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d14b      	bne.n	8001f44 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eac:	4b32      	ldr	r3, [pc, #200]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a31      	ldr	r2, [pc, #196]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001eb2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001eb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fa20 	bl	80012fc <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ec0:	f7ff fa1c 	bl	80012fc <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e091      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ed2:	4b29      	ldr	r3, [pc, #164]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	69da      	ldr	r2, [r3, #28]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a1b      	ldr	r3, [r3, #32]
 8001ee6:	431a      	orrs	r2, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eec:	019b      	lsls	r3, r3, #6
 8001eee:	431a      	orrs	r2, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef4:	085b      	lsrs	r3, r3, #1
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	041b      	lsls	r3, r3, #16
 8001efa:	431a      	orrs	r2, r3
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f00:	061b      	lsls	r3, r3, #24
 8001f02:	431a      	orrs	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f08:	071b      	lsls	r3, r3, #28
 8001f0a:	491b      	ldr	r1, [pc, #108]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f10:	4b19      	ldr	r3, [pc, #100]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a18      	ldr	r2, [pc, #96]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f1c:	f7ff f9ee 	bl	80012fc <HAL_GetTick>
 8001f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f24:	f7ff f9ea 	bl	80012fc <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e05f      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f36:	4b10      	ldr	r3, [pc, #64]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d0f0      	beq.n	8001f24 <HAL_RCC_OscConfig+0x47c>
 8001f42:	e057      	b.n	8001ff4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f44:	4b0c      	ldr	r3, [pc, #48]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0b      	ldr	r2, [pc, #44]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f4a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f50:	f7ff f9d4 	bl	80012fc <HAL_GetTick>
 8001f54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f56:	e008      	b.n	8001f6a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f58:	f7ff f9d0 	bl	80012fc <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e045      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f6a:	4b03      	ldr	r3, [pc, #12]	; (8001f78 <HAL_RCC_OscConfig+0x4d0>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f0      	bne.n	8001f58 <HAL_RCC_OscConfig+0x4b0>
 8001f76:	e03d      	b.n	8001ff4 <HAL_RCC_OscConfig+0x54c>
 8001f78:	40023800 	.word	0x40023800
 8001f7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001f80:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <HAL_RCC_OscConfig+0x558>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	699b      	ldr	r3, [r3, #24]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d030      	beq.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001f98:	429a      	cmp	r2, r3
 8001f9a:	d129      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d122      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001fb6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d119      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc6:	085b      	lsrs	r3, r3, #1
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d10f      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fda:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d001      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	e000      	b.n	8001ff6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3718      	adds	r7, #24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	40023800 	.word	0x40023800

08002004 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d101      	bne.n	800201c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002018:	2301      	movs	r3, #1
 800201a:	e0d0      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800201c:	4b6a      	ldr	r3, [pc, #424]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 030f 	and.w	r3, r3, #15
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	429a      	cmp	r2, r3
 8002028:	d910      	bls.n	800204c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800202a:	4b67      	ldr	r3, [pc, #412]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f023 020f 	bic.w	r2, r3, #15
 8002032:	4965      	ldr	r1, [pc, #404]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	4313      	orrs	r3, r2
 8002038:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800203a:	4b63      	ldr	r3, [pc, #396]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 030f 	and.w	r3, r3, #15
 8002042:	683a      	ldr	r2, [r7, #0]
 8002044:	429a      	cmp	r2, r3
 8002046:	d001      	beq.n	800204c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e0b8      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0302 	and.w	r3, r3, #2
 8002054:	2b00      	cmp	r3, #0
 8002056:	d020      	beq.n	800209a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	d005      	beq.n	8002070 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002064:	4b59      	ldr	r3, [pc, #356]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	4a58      	ldr	r2, [pc, #352]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 800206a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800206e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f003 0308 	and.w	r3, r3, #8
 8002078:	2b00      	cmp	r3, #0
 800207a:	d005      	beq.n	8002088 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800207c:	4b53      	ldr	r3, [pc, #332]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 800207e:	689b      	ldr	r3, [r3, #8]
 8002080:	4a52      	ldr	r2, [pc, #328]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002082:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002086:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002088:	4b50      	ldr	r3, [pc, #320]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	494d      	ldr	r1, [pc, #308]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002096:	4313      	orrs	r3, r2
 8002098:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0301 	and.w	r3, r3, #1
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d040      	beq.n	8002128 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d107      	bne.n	80020be <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ae:	4b47      	ldr	r3, [pc, #284]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d115      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e07f      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d107      	bne.n	80020d6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020c6:	4b41      	ldr	r3, [pc, #260]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e073      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020d6:	4b3d      	ldr	r3, [pc, #244]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d101      	bne.n	80020e6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80020e2:	2301      	movs	r3, #1
 80020e4:	e06b      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020e6:	4b39      	ldr	r3, [pc, #228]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f023 0203 	bic.w	r2, r3, #3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	4936      	ldr	r1, [pc, #216]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80020f8:	f7ff f900 	bl	80012fc <HAL_GetTick>
 80020fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fe:	e00a      	b.n	8002116 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002100:	f7ff f8fc 	bl	80012fc <HAL_GetTick>
 8002104:	4602      	mov	r2, r0
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	f241 3288 	movw	r2, #5000	; 0x1388
 800210e:	4293      	cmp	r3, r2
 8002110:	d901      	bls.n	8002116 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002112:	2303      	movs	r3, #3
 8002114:	e053      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002116:	4b2d      	ldr	r3, [pc, #180]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 020c 	and.w	r2, r3, #12
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	429a      	cmp	r2, r3
 8002126:	d1eb      	bne.n	8002100 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002128:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 030f 	and.w	r3, r3, #15
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	429a      	cmp	r2, r3
 8002134:	d210      	bcs.n	8002158 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002136:	4b24      	ldr	r3, [pc, #144]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 020f 	bic.w	r2, r3, #15
 800213e:	4922      	ldr	r1, [pc, #136]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	4313      	orrs	r3, r2
 8002144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002146:	4b20      	ldr	r3, [pc, #128]	; (80021c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f003 030f 	and.w	r3, r3, #15
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	429a      	cmp	r2, r3
 8002152:	d001      	beq.n	8002158 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e032      	b.n	80021be <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d008      	beq.n	8002176 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002164:	4b19      	ldr	r3, [pc, #100]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	4916      	ldr	r1, [pc, #88]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002172:	4313      	orrs	r3, r2
 8002174:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	2b00      	cmp	r3, #0
 8002180:	d009      	beq.n	8002196 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	490e      	ldr	r1, [pc, #56]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 8002192:	4313      	orrs	r3, r2
 8002194:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002196:	f000 f821 	bl	80021dc <HAL_RCC_GetSysClockFreq>
 800219a:	4602      	mov	r2, r0
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_RCC_ClockConfig+0x1c8>)
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	091b      	lsrs	r3, r3, #4
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	490a      	ldr	r1, [pc, #40]	; (80021d0 <HAL_RCC_ClockConfig+0x1cc>)
 80021a8:	5ccb      	ldrb	r3, [r1, r3]
 80021aa:	fa22 f303 	lsr.w	r3, r2, r3
 80021ae:	4a09      	ldr	r2, [pc, #36]	; (80021d4 <HAL_RCC_ClockConfig+0x1d0>)
 80021b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_RCC_ClockConfig+0x1d4>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff f85c 	bl	8001274 <HAL_InitTick>

  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	4618      	mov	r0, r3
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40023c00 	.word	0x40023c00
 80021cc:	40023800 	.word	0x40023800
 80021d0:	08004e78 	.word	0x08004e78
 80021d4:	20000000 	.word	0x20000000
 80021d8:	20000004 	.word	0x20000004

080021dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021e0:	b094      	sub	sp, #80	; 0x50
 80021e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	647b      	str	r3, [r7, #68]	; 0x44
 80021e8:	2300      	movs	r3, #0
 80021ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021ec:	2300      	movs	r3, #0
 80021ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 80021f0:	2300      	movs	r3, #0
 80021f2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80021f4:	4b79      	ldr	r3, [pc, #484]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 030c 	and.w	r3, r3, #12
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d00d      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x40>
 8002200:	2b08      	cmp	r3, #8
 8002202:	f200 80e1 	bhi.w	80023c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002206:	2b00      	cmp	r3, #0
 8002208:	d002      	beq.n	8002210 <HAL_RCC_GetSysClockFreq+0x34>
 800220a:	2b04      	cmp	r3, #4
 800220c:	d003      	beq.n	8002216 <HAL_RCC_GetSysClockFreq+0x3a>
 800220e:	e0db      	b.n	80023c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002210:	4b73      	ldr	r3, [pc, #460]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002212:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002214:	e0db      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002216:	4b73      	ldr	r3, [pc, #460]	; (80023e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8002218:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800221a:	e0d8      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800221c:	4b6f      	ldr	r3, [pc, #444]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002224:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002226:	4b6d      	ldr	r3, [pc, #436]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d063      	beq.n	80022fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002232:	4b6a      	ldr	r3, [pc, #424]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	099b      	lsrs	r3, r3, #6
 8002238:	2200      	movs	r2, #0
 800223a:	63bb      	str	r3, [r7, #56]	; 0x38
 800223c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800223e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002244:	633b      	str	r3, [r7, #48]	; 0x30
 8002246:	2300      	movs	r3, #0
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
 800224a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800224e:	4622      	mov	r2, r4
 8002250:	462b      	mov	r3, r5
 8002252:	f04f 0000 	mov.w	r0, #0
 8002256:	f04f 0100 	mov.w	r1, #0
 800225a:	0159      	lsls	r1, r3, #5
 800225c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002260:	0150      	lsls	r0, r2, #5
 8002262:	4602      	mov	r2, r0
 8002264:	460b      	mov	r3, r1
 8002266:	4621      	mov	r1, r4
 8002268:	1a51      	subs	r1, r2, r1
 800226a:	6139      	str	r1, [r7, #16]
 800226c:	4629      	mov	r1, r5
 800226e:	eb63 0301 	sbc.w	r3, r3, r1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	f04f 0200 	mov.w	r2, #0
 8002278:	f04f 0300 	mov.w	r3, #0
 800227c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002280:	4659      	mov	r1, fp
 8002282:	018b      	lsls	r3, r1, #6
 8002284:	4651      	mov	r1, sl
 8002286:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800228a:	4651      	mov	r1, sl
 800228c:	018a      	lsls	r2, r1, #6
 800228e:	4651      	mov	r1, sl
 8002290:	ebb2 0801 	subs.w	r8, r2, r1
 8002294:	4659      	mov	r1, fp
 8002296:	eb63 0901 	sbc.w	r9, r3, r1
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	f04f 0300 	mov.w	r3, #0
 80022a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80022ae:	4690      	mov	r8, r2
 80022b0:	4699      	mov	r9, r3
 80022b2:	4623      	mov	r3, r4
 80022b4:	eb18 0303 	adds.w	r3, r8, r3
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	462b      	mov	r3, r5
 80022bc:	eb49 0303 	adc.w	r3, r9, r3
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	f04f 0200 	mov.w	r2, #0
 80022c6:	f04f 0300 	mov.w	r3, #0
 80022ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80022ce:	4629      	mov	r1, r5
 80022d0:	024b      	lsls	r3, r1, #9
 80022d2:	4621      	mov	r1, r4
 80022d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80022d8:	4621      	mov	r1, r4
 80022da:	024a      	lsls	r2, r1, #9
 80022dc:	4610      	mov	r0, r2
 80022de:	4619      	mov	r1, r3
 80022e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022e2:	2200      	movs	r2, #0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80022e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022ec:	f7fe f810 	bl	8000310 <__aeabi_uldivmod>
 80022f0:	4602      	mov	r2, r0
 80022f2:	460b      	mov	r3, r1
 80022f4:	4613      	mov	r3, r2
 80022f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022f8:	e058      	b.n	80023ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022fa:	4b38      	ldr	r3, [pc, #224]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	099b      	lsrs	r3, r3, #6
 8002300:	2200      	movs	r2, #0
 8002302:	4618      	mov	r0, r3
 8002304:	4611      	mov	r1, r2
 8002306:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800230a:	623b      	str	r3, [r7, #32]
 800230c:	2300      	movs	r3, #0
 800230e:	627b      	str	r3, [r7, #36]	; 0x24
 8002310:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002314:	4642      	mov	r2, r8
 8002316:	464b      	mov	r3, r9
 8002318:	f04f 0000 	mov.w	r0, #0
 800231c:	f04f 0100 	mov.w	r1, #0
 8002320:	0159      	lsls	r1, r3, #5
 8002322:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002326:	0150      	lsls	r0, r2, #5
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	4641      	mov	r1, r8
 800232e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002332:	4649      	mov	r1, r9
 8002334:	eb63 0b01 	sbc.w	fp, r3, r1
 8002338:	f04f 0200 	mov.w	r2, #0
 800233c:	f04f 0300 	mov.w	r3, #0
 8002340:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002344:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002348:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800234c:	ebb2 040a 	subs.w	r4, r2, sl
 8002350:	eb63 050b 	sbc.w	r5, r3, fp
 8002354:	f04f 0200 	mov.w	r2, #0
 8002358:	f04f 0300 	mov.w	r3, #0
 800235c:	00eb      	lsls	r3, r5, #3
 800235e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002362:	00e2      	lsls	r2, r4, #3
 8002364:	4614      	mov	r4, r2
 8002366:	461d      	mov	r5, r3
 8002368:	4643      	mov	r3, r8
 800236a:	18e3      	adds	r3, r4, r3
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	464b      	mov	r3, r9
 8002370:	eb45 0303 	adc.w	r3, r5, r3
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	f04f 0200 	mov.w	r2, #0
 800237a:	f04f 0300 	mov.w	r3, #0
 800237e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002382:	4629      	mov	r1, r5
 8002384:	028b      	lsls	r3, r1, #10
 8002386:	4621      	mov	r1, r4
 8002388:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800238c:	4621      	mov	r1, r4
 800238e:	028a      	lsls	r2, r1, #10
 8002390:	4610      	mov	r0, r2
 8002392:	4619      	mov	r1, r3
 8002394:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002396:	2200      	movs	r2, #0
 8002398:	61bb      	str	r3, [r7, #24]
 800239a:	61fa      	str	r2, [r7, #28]
 800239c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023a0:	f7fd ffb6 	bl	8000310 <__aeabi_uldivmod>
 80023a4:	4602      	mov	r2, r0
 80023a6:	460b      	mov	r3, r1
 80023a8:	4613      	mov	r3, r2
 80023aa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80023ac:	4b0b      	ldr	r3, [pc, #44]	; (80023dc <HAL_RCC_GetSysClockFreq+0x200>)
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	0c1b      	lsrs	r3, r3, #16
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	3301      	adds	r3, #1
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80023bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80023be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023c6:	e002      	b.n	80023ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80023c8:	4b05      	ldr	r3, [pc, #20]	; (80023e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80023ca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80023cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80023ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3750      	adds	r7, #80	; 0x50
 80023d4:	46bd      	mov	sp, r7
 80023d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	00f42400 	.word	0x00f42400
 80023e4:	007a1200 	.word	0x007a1200

080023e8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023ec:	4b03      	ldr	r3, [pc, #12]	; (80023fc <HAL_RCC_GetHCLKFreq+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000000 	.word	0x20000000

08002400 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002404:	f7ff fff0 	bl	80023e8 <HAL_RCC_GetHCLKFreq>
 8002408:	4602      	mov	r2, r0
 800240a:	4b05      	ldr	r3, [pc, #20]	; (8002420 <HAL_RCC_GetPCLK1Freq+0x20>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	0a9b      	lsrs	r3, r3, #10
 8002410:	f003 0307 	and.w	r3, r3, #7
 8002414:	4903      	ldr	r1, [pc, #12]	; (8002424 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002416:	5ccb      	ldrb	r3, [r1, r3]
 8002418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800241c:	4618      	mov	r0, r3
 800241e:	bd80      	pop	{r7, pc}
 8002420:	40023800 	.word	0x40023800
 8002424:	08004e88 	.word	0x08004e88

08002428 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800242c:	f7ff ffdc 	bl	80023e8 <HAL_RCC_GetHCLKFreq>
 8002430:	4602      	mov	r2, r0
 8002432:	4b05      	ldr	r3, [pc, #20]	; (8002448 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	0b5b      	lsrs	r3, r3, #13
 8002438:	f003 0307 	and.w	r3, r3, #7
 800243c:	4903      	ldr	r1, [pc, #12]	; (800244c <HAL_RCC_GetPCLK2Freq+0x24>)
 800243e:	5ccb      	ldrb	r3, [r1, r3]
 8002440:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002444:	4618      	mov	r0, r3
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40023800 	.word	0x40023800
 800244c:	08004e88 	.word	0x08004e88

08002450 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b088      	sub	sp, #32
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f003 0301 	and.w	r3, r3, #1
 8002474:	2b00      	cmp	r3, #0
 8002476:	d012      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002478:	4b69      	ldr	r3, [pc, #420]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	4a68      	ldr	r2, [pc, #416]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800247e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002482:	6093      	str	r3, [r2, #8]
 8002484:	4b66      	ldr	r3, [pc, #408]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800248c:	4964      	ldr	r1, [pc, #400]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800248e:	4313      	orrs	r3, r2
 8002490:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800249a:	2301      	movs	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d017      	beq.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80024aa:	4b5d      	ldr	r3, [pc, #372]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024b8:	4959      	ldr	r1, [pc, #356]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80024c8:	d101      	bne.n	80024ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80024ca:	2301      	movs	r3, #1
 80024cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d101      	bne.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80024d6:	2301      	movs	r3, #1
 80024d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d017      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024e6:	4b4e      	ldr	r3, [pc, #312]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80024ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f4:	494a      	ldr	r1, [pc, #296]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002500:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002504:	d101      	bne.n	800250a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002506:	2301      	movs	r3, #1
 8002508:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002512:	2301      	movs	r3, #1
 8002514:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d001      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002522:	2301      	movs	r3, #1
 8002524:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 808b 	beq.w	800264a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002534:	4b3a      	ldr	r3, [pc, #232]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002538:	4a39      	ldr	r2, [pc, #228]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800253a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800253e:	6413      	str	r3, [r2, #64]	; 0x40
 8002540:	4b37      	ldr	r3, [pc, #220]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002548:	60bb      	str	r3, [r7, #8]
 800254a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800254c:	4b35      	ldr	r3, [pc, #212]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a34      	ldr	r2, [pc, #208]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002552:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002556:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002558:	f7fe fed0 	bl	80012fc <HAL_GetTick>
 800255c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800255e:	e008      	b.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002560:	f7fe fecc 	bl	80012fc <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b64      	cmp	r3, #100	; 0x64
 800256c:	d901      	bls.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e38f      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002572:	4b2c      	ldr	r3, [pc, #176]	; (8002624 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0f0      	beq.n	8002560 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800257e:	4b28      	ldr	r3, [pc, #160]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002586:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d035      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	429a      	cmp	r2, r3
 800259a:	d02e      	beq.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800259c:	4b20      	ldr	r3, [pc, #128]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800259e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025a6:	4b1e      	ldr	r3, [pc, #120]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025aa:	4a1d      	ldr	r2, [pc, #116]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025b0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80025b2:	4b1b      	ldr	r3, [pc, #108]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025b6:	4a1a      	ldr	r2, [pc, #104]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025bc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80025be:	4a18      	ldr	r2, [pc, #96]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80025c4:	4b16      	ldr	r3, [pc, #88]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d114      	bne.n	80025fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d0:	f7fe fe94 	bl	80012fc <HAL_GetTick>
 80025d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d6:	e00a      	b.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025d8:	f7fe fe90 	bl	80012fc <HAL_GetTick>
 80025dc:	4602      	mov	r2, r0
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d901      	bls.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e351      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80025f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d0ee      	beq.n	80025d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002602:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002606:	d111      	bne.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002608:	4b05      	ldr	r3, [pc, #20]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002614:	4b04      	ldr	r3, [pc, #16]	; (8002628 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002616:	400b      	ands	r3, r1
 8002618:	4901      	ldr	r1, [pc, #4]	; (8002620 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800261a:	4313      	orrs	r3, r2
 800261c:	608b      	str	r3, [r1, #8]
 800261e:	e00b      	b.n	8002638 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002620:	40023800 	.word	0x40023800
 8002624:	40007000 	.word	0x40007000
 8002628:	0ffffcff 	.word	0x0ffffcff
 800262c:	4bac      	ldr	r3, [pc, #688]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4aab      	ldr	r2, [pc, #684]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002632:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002636:	6093      	str	r3, [r2, #8]
 8002638:	4ba9      	ldr	r3, [pc, #676]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800263a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002644:	49a6      	ldr	r1, [pc, #664]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002646:	4313      	orrs	r3, r2
 8002648:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0310 	and.w	r3, r3, #16
 8002652:	2b00      	cmp	r3, #0
 8002654:	d010      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002656:	4ba2      	ldr	r3, [pc, #648]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002658:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800265c:	4aa0      	ldr	r2, [pc, #640]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800265e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002662:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002666:	4b9e      	ldr	r3, [pc, #632]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002668:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002670:	499b      	ldr	r1, [pc, #620]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002672:	4313      	orrs	r3, r2
 8002674:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00a      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002684:	4b96      	ldr	r3, [pc, #600]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002686:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800268a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002692:	4993      	ldr	r1, [pc, #588]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80026a6:	4b8e      	ldr	r3, [pc, #568]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ac:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026b4:	498a      	ldr	r1, [pc, #552]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00a      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026c8:	4b85      	ldr	r3, [pc, #532]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026d6:	4982      	ldr	r1, [pc, #520]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00a      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026ea:	4b7d      	ldr	r3, [pc, #500]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80026f0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026f8:	4979      	ldr	r1, [pc, #484]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00a      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800270c:	4b74      	ldr	r3, [pc, #464]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800270e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002712:	f023 0203 	bic.w	r2, r3, #3
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800271a:	4971      	ldr	r1, [pc, #452]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00a      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800272e:	4b6c      	ldr	r3, [pc, #432]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002730:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002734:	f023 020c 	bic.w	r2, r3, #12
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800273c:	4968      	ldr	r1, [pc, #416]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00a      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002750:	4b63      	ldr	r3, [pc, #396]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002752:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002756:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800275e:	4960      	ldr	r1, [pc, #384]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002760:	4313      	orrs	r3, r2
 8002762:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002772:	4b5b      	ldr	r3, [pc, #364]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002774:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002778:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002780:	4957      	ldr	r1, [pc, #348]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002794:	4b52      	ldr	r3, [pc, #328]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800279a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a2:	494f      	ldr	r1, [pc, #316]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d00a      	beq.n	80027cc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80027b6:	4b4a      	ldr	r3, [pc, #296]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027bc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027c4:	4946      	ldr	r1, [pc, #280]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d00a      	beq.n	80027ee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80027d8:	4b41      	ldr	r3, [pc, #260]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027de:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e6:	493e      	ldr	r1, [pc, #248]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027e8:	4313      	orrs	r3, r2
 80027ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80027fa:	4b39      	ldr	r3, [pc, #228]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80027fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002800:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002808:	4935      	ldr	r1, [pc, #212]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800280a:	4313      	orrs	r3, r2
 800280c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d00a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800281c:	4b30      	ldr	r3, [pc, #192]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800281e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002822:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800282a:	492d      	ldr	r1, [pc, #180]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800282c:	4313      	orrs	r3, r2
 800282e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d011      	beq.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800283e:	4b28      	ldr	r3, [pc, #160]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002844:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800284c:	4924      	ldr	r1, [pc, #144]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800284e:	4313      	orrs	r3, r2
 8002850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002858:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800285c:	d101      	bne.n	8002862 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800285e:	2301      	movs	r3, #1
 8002860:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0308 	and.w	r3, r3, #8
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800286e:	2301      	movs	r3, #1
 8002870:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800287e:	4b18      	ldr	r3, [pc, #96]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002884:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800288c:	4914      	ldr	r1, [pc, #80]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800288e:	4313      	orrs	r3, r2
 8002890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00b      	beq.n	80028b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80028a0:	4b0f      	ldr	r3, [pc, #60]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028a6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028b0:	490b      	ldr	r1, [pc, #44]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028b2:	4313      	orrs	r3, r2
 80028b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d00f      	beq.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80028c4:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028ca:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028d4:	4902      	ldr	r1, [pc, #8]	; (80028e0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80028d6:	4313      	orrs	r3, r2
 80028d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80028dc:	e002      	b.n	80028e4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80028de:	bf00      	nop
 80028e0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00b      	beq.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80028f0:	4b8a      	ldr	r3, [pc, #552]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80028f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028f6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002900:	4986      	ldr	r1, [pc, #536]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002902:	4313      	orrs	r3, r2
 8002904:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002910:	2b00      	cmp	r3, #0
 8002912:	d00b      	beq.n	800292c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002914:	4b81      	ldr	r3, [pc, #516]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002916:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800291a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002924:	497d      	ldr	r1, [pc, #500]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002926:	4313      	orrs	r3, r2
 8002928:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800292c:	69fb      	ldr	r3, [r7, #28]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d006      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80d6 	beq.w	8002aec <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002940:	4b76      	ldr	r3, [pc, #472]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a75      	ldr	r2, [pc, #468]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002946:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800294a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800294c:	f7fe fcd6 	bl	80012fc <HAL_GetTick>
 8002950:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002952:	e008      	b.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002954:	f7fe fcd2 	bl	80012fc <HAL_GetTick>
 8002958:	4602      	mov	r2, r0
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2b64      	cmp	r3, #100	; 0x64
 8002960:	d901      	bls.n	8002966 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002962:	2303      	movs	r3, #3
 8002964:	e195      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002966:	4b6d      	ldr	r3, [pc, #436]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f0      	bne.n	8002954 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0301 	and.w	r3, r3, #1
 800297a:	2b00      	cmp	r3, #0
 800297c:	d021      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002982:	2b00      	cmp	r3, #0
 8002984:	d11d      	bne.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002986:	4b65      	ldr	r3, [pc, #404]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002988:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800298c:	0c1b      	lsrs	r3, r3, #16
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002994:	4b61      	ldr	r3, [pc, #388]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002996:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800299a:	0e1b      	lsrs	r3, r3, #24
 800299c:	f003 030f 	and.w	r3, r3, #15
 80029a0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	019a      	lsls	r2, r3, #6
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	041b      	lsls	r3, r3, #16
 80029ac:	431a      	orrs	r2, r3
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	061b      	lsls	r3, r3, #24
 80029b2:	431a      	orrs	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	071b      	lsls	r3, r3, #28
 80029ba:	4958      	ldr	r1, [pc, #352]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029bc:	4313      	orrs	r3, r2
 80029be:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d004      	beq.n	80029d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80029d6:	d00a      	beq.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d02e      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80029ec:	d129      	bne.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80029ee:	4b4b      	ldr	r3, [pc, #300]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029f4:	0c1b      	lsrs	r3, r3, #16
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80029fc:	4b47      	ldr	r3, [pc, #284]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80029fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a02:	0f1b      	lsrs	r3, r3, #28
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	019a      	lsls	r2, r3, #6
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	041b      	lsls	r3, r3, #16
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	061b      	lsls	r3, r3, #24
 8002a1c:	431a      	orrs	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	071b      	lsls	r3, r3, #28
 8002a22:	493e      	ldr	r1, [pc, #248]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002a2a:	4b3c      	ldr	r3, [pc, #240]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a30:	f023 021f 	bic.w	r2, r3, #31
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a38:	3b01      	subs	r3, #1
 8002a3a:	4938      	ldr	r1, [pc, #224]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d01d      	beq.n	8002a8a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002a4e:	4b33      	ldr	r3, [pc, #204]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a54:	0e1b      	lsrs	r3, r3, #24
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002a5c:	4b2f      	ldr	r3, [pc, #188]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a62:	0f1b      	lsrs	r3, r3, #28
 8002a64:	f003 0307 	and.w	r3, r3, #7
 8002a68:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	019a      	lsls	r2, r3, #6
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	691b      	ldr	r3, [r3, #16]
 8002a74:	041b      	lsls	r3, r3, #16
 8002a76:	431a      	orrs	r2, r3
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	061b      	lsls	r3, r3, #24
 8002a7c:	431a      	orrs	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	071b      	lsls	r3, r3, #28
 8002a82:	4926      	ldr	r1, [pc, #152]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002a84:	4313      	orrs	r3, r2
 8002a86:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d011      	beq.n	8002aba <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	019a      	lsls	r2, r3, #6
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	041b      	lsls	r3, r3, #16
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	061b      	lsls	r3, r3, #24
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	071b      	lsls	r3, r3, #28
 8002ab2:	491a      	ldr	r1, [pc, #104]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002aba:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4a17      	ldr	r2, [pc, #92]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ac0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ac4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ac6:	f7fe fc19 	bl	80012fc <HAL_GetTick>
 8002aca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ace:	f7fe fc15 	bl	80012fc <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b64      	cmp	r3, #100	; 0x64
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e0d8      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	2b01      	cmp	r3, #1
 8002af0:	f040 80ce 	bne.w	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002af4:	4b09      	ldr	r3, [pc, #36]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a08      	ldr	r2, [pc, #32]	; (8002b1c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002afa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002afe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b00:	f7fe fbfc 	bl	80012fc <HAL_GetTick>
 8002b04:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b06:	e00b      	b.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b08:	f7fe fbf8 	bl	80012fc <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b64      	cmp	r3, #100	; 0x64
 8002b14:	d904      	bls.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e0bb      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002b1a:	bf00      	nop
 8002b1c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002b20:	4b5e      	ldr	r3, [pc, #376]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b28:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b2c:	d0ec      	beq.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d009      	beq.n	8002b56 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d02e      	beq.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d12a      	bne.n	8002bac <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002b56:	4b51      	ldr	r3, [pc, #324]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b5c:	0c1b      	lsrs	r3, r3, #16
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002b64:	4b4d      	ldr	r3, [pc, #308]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6a:	0f1b      	lsrs	r3, r3, #28
 8002b6c:	f003 0307 	and.w	r3, r3, #7
 8002b70:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	019a      	lsls	r2, r3, #6
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	041b      	lsls	r3, r3, #16
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	061b      	lsls	r3, r3, #24
 8002b84:	431a      	orrs	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	071b      	lsls	r3, r3, #28
 8002b8a:	4944      	ldr	r1, [pc, #272]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002b92:	4b42      	ldr	r3, [pc, #264]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002b94:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b98:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	021b      	lsls	r3, r3, #8
 8002ba4:	493d      	ldr	r1, [pc, #244]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d022      	beq.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002bbc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002bc0:	d11d      	bne.n	8002bfe <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002bc2:	4b36      	ldr	r3, [pc, #216]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bc8:	0e1b      	lsrs	r3, r3, #24
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002bd0:	4b32      	ldr	r3, [pc, #200]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bd6:	0f1b      	lsrs	r3, r3, #28
 8002bd8:	f003 0307 	and.w	r3, r3, #7
 8002bdc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	019a      	lsls	r2, r3, #6
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a1b      	ldr	r3, [r3, #32]
 8002be8:	041b      	lsls	r3, r3, #16
 8002bea:	431a      	orrs	r2, r3
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	061b      	lsls	r3, r3, #24
 8002bf0:	431a      	orrs	r2, r3
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	071b      	lsls	r3, r3, #28
 8002bf6:	4929      	ldr	r1, [pc, #164]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d028      	beq.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002c0a:	4b24      	ldr	r3, [pc, #144]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c10:	0e1b      	lsrs	r3, r3, #24
 8002c12:	f003 030f 	and.w	r3, r3, #15
 8002c16:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002c18:	4b20      	ldr	r3, [pc, #128]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c1e:	0c1b      	lsrs	r3, r3, #16
 8002c20:	f003 0303 	and.w	r3, r3, #3
 8002c24:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	019a      	lsls	r2, r3, #6
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	041b      	lsls	r3, r3, #16
 8002c30:	431a      	orrs	r2, r3
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	061b      	lsls	r3, r3, #24
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	071b      	lsls	r3, r3, #28
 8002c3e:	4917      	ldr	r1, [pc, #92]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002c46:	4b15      	ldr	r3, [pc, #84]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c4c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c54:	4911      	ldr	r1, [pc, #68]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c56:	4313      	orrs	r3, r2
 8002c58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a0e      	ldr	r2, [pc, #56]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c68:	f7fe fb48 	bl	80012fc <HAL_GetTick>
 8002c6c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c6e:	e008      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c70:	f7fe fb44 	bl	80012fc <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	2b64      	cmp	r3, #100	; 0x64
 8002c7c:	d901      	bls.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c7e:	2303      	movs	r3, #3
 8002c80:	e007      	b.n	8002c92 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002c82:	4b06      	ldr	r3, [pc, #24]	; (8002c9c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c8e:	d1ef      	bne.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8002c90:	2300      	movs	r3, #0
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3720      	adds	r7, #32
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	40023800 	.word	0x40023800

08002ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e040      	b.n	8002d34 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d106      	bne.n	8002cc8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7fe fa38 	bl	8001138 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2224      	movs	r2, #36	; 0x24
 8002ccc:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0201 	bic.w	r2, r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 fbd6 	bl	8003490 <UART_SetConfig>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e022      	b.n	8002d34 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d002      	beq.n	8002cfc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f000 fe2e 	bl	8003958 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	685a      	ldr	r2, [r3, #4]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689a      	ldr	r2, [r3, #8]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f042 0201 	orr.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f000 feb5 	bl	8003a9c <UART_CheckIdleState>
 8002d32:	4603      	mov	r3, r0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b08b      	sub	sp, #44	; 0x2c
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	4613      	mov	r3, r2
 8002d48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d4e:	2b20      	cmp	r3, #32
 8002d50:	d147      	bne.n	8002de2 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d002      	beq.n	8002d5e <HAL_UART_Transmit_IT+0x22>
 8002d58:	88fb      	ldrh	r3, [r7, #6]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d101      	bne.n	8002d62 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8002d5e:	2301      	movs	r3, #1
 8002d60:	e040      	b.n	8002de4 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	88fa      	ldrh	r2, [r7, #6]
 8002d6c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	88fa      	ldrh	r2, [r7, #6]
 8002d74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2221      	movs	r2, #33	; 0x21
 8002d8a:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d94:	d107      	bne.n	8002da6 <HAL_UART_Transmit_IT+0x6a>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	691b      	ldr	r3, [r3, #16]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d103      	bne.n	8002da6 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4a13      	ldr	r2, [pc, #76]	; (8002df0 <HAL_UART_Transmit_IT+0xb4>)
 8002da2:	66da      	str	r2, [r3, #108]	; 0x6c
 8002da4:	e002      	b.n	8002dac <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	4a12      	ldr	r2, [pc, #72]	; (8002df4 <HAL_UART_Transmit_IT+0xb8>)
 8002daa:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	e853 3f00 	ldrex	r3, [r3]
 8002db8:	613b      	str	r3, [r7, #16]
   return(result);
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dca:	623b      	str	r3, [r7, #32]
 8002dcc:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dce:	69f9      	ldr	r1, [r7, #28]
 8002dd0:	6a3a      	ldr	r2, [r7, #32]
 8002dd2:	e841 2300 	strex	r3, r2, [r1]
 8002dd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1e6      	bne.n	8002dac <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8002dde:	2300      	movs	r3, #0
 8002de0:	e000      	b.n	8002de4 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8002de2:	2302      	movs	r3, #2
  }
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	372c      	adds	r7, #44	; 0x2c
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr
 8002df0:	08003ffb 	.word	0x08003ffb
 8002df4:	08003f45 	.word	0x08003f45

08002df8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b08a      	sub	sp, #40	; 0x28
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	4613      	mov	r3, r2
 8002e04:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e0c:	2b20      	cmp	r3, #32
 8002e0e:	d132      	bne.n	8002e76 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d002      	beq.n	8002e1c <HAL_UART_Receive_IT+0x24>
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e02b      	b.n	8002e78 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	2200      	movs	r2, #0
 8002e24:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d018      	beq.n	8002e66 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	e853 3f00 	ldrex	r3, [r3]
 8002e40:	613b      	str	r3, [r7, #16]
   return(result);
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002e48:	627b      	str	r3, [r7, #36]	; 0x24
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e52:	623b      	str	r3, [r7, #32]
 8002e54:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e56:	69f9      	ldr	r1, [r7, #28]
 8002e58:	6a3a      	ldr	r2, [r7, #32]
 8002e5a:	e841 2300 	strex	r3, r2, [r1]
 8002e5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d1e6      	bne.n	8002e34 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002e66:	88fb      	ldrh	r3, [r7, #6]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	68b9      	ldr	r1, [r7, #8]
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 ff29 	bl	8003cc4 <UART_Start_Receive_IT>
 8002e72:	4603      	mov	r3, r0
 8002e74:	e000      	b.n	8002e78 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8002e76:	2302      	movs	r3, #2
  }
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3728      	adds	r7, #40	; 0x28
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b0ba      	sub	sp, #232	; 0xe8
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69db      	ldr	r3, [r3, #28]
 8002e8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002ea6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8002eaa:	f640 030f 	movw	r3, #2063	; 0x80f
 8002eae:	4013      	ands	r3, r2
 8002eb0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8002eb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d115      	bne.n	8002ee8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002ebc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ec0:	f003 0320 	and.w	r3, r3, #32
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00f      	beq.n	8002ee8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002ec8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ecc:	f003 0320 	and.w	r3, r3, #32
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d009      	beq.n	8002ee8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	f000 82ac 	beq.w	8003436 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	4798      	blx	r3
      }
      return;
 8002ee6:	e2a6      	b.n	8003436 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002ee8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	f000 8117 	beq.w	8003120 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8002ef2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d106      	bne.n	8002f0c <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002efe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8002f02:	4b85      	ldr	r3, [pc, #532]	; (8003118 <HAL_UART_IRQHandler+0x298>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f000 810a 	beq.w	8003120 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f10:	f003 0301 	and.w	r3, r3, #1
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d011      	beq.n	8002f3c <HAL_UART_IRQHandler+0xbc>
 8002f18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00b      	beq.n	8002f3c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	2201      	movs	r2, #1
 8002f2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d011      	beq.n	8002f6c <HAL_UART_IRQHandler+0xec>
 8002f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d00b      	beq.n	8002f6c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2202      	movs	r2, #2
 8002f5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f62:	f043 0204 	orr.w	r2, r3, #4
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d011      	beq.n	8002f9c <HAL_UART_IRQHandler+0x11c>
 8002f78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f7c:	f003 0301 	and.w	r3, r3, #1
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d00b      	beq.n	8002f9c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2204      	movs	r2, #4
 8002f8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f92:	f043 0202 	orr.w	r2, r3, #2
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d017      	beq.n	8002fd8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fac:	f003 0320 	and.w	r3, r3, #32
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d105      	bne.n	8002fc0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8002fb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002fb8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	2208      	movs	r2, #8
 8002fc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fce:	f043 0208 	orr.w	r2, r3, #8
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d012      	beq.n	800300a <HAL_UART_IRQHandler+0x18a>
 8002fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002fe8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00c      	beq.n	800300a <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ff8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003000:	f043 0220 	orr.w	r2, r3, #32
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003010:	2b00      	cmp	r3, #0
 8003012:	f000 8212 	beq.w	800343a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800301a:	f003 0320 	and.w	r3, r3, #32
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00d      	beq.n	800303e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003022:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b00      	cmp	r3, #0
 800302c:	d007      	beq.n	800303e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003032:	2b00      	cmp	r3, #0
 8003034:	d003      	beq.n	800303e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003044:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003052:	2b40      	cmp	r3, #64	; 0x40
 8003054:	d005      	beq.n	8003062 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003056:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800305a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800305e:	2b00      	cmp	r3, #0
 8003060:	d04f      	beq.n	8003102 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fef4 	bl	8003e50 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003072:	2b40      	cmp	r3, #64	; 0x40
 8003074:	d141      	bne.n	80030fa <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	3308      	adds	r3, #8
 800307c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003080:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003084:	e853 3f00 	ldrex	r3, [r3]
 8003088:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800308c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003094:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	3308      	adds	r3, #8
 800309e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80030a2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80030a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80030ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80030b2:	e841 2300 	strex	r3, r2, [r1]
 80030b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80030ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d1d9      	bne.n	8003076 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d013      	beq.n	80030f2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ce:	4a13      	ldr	r2, [pc, #76]	; (800311c <HAL_UART_IRQHandler+0x29c>)
 80030d0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030d6:	4618      	mov	r0, r3
 80030d8:	f7fe fa9d 	bl	8001616 <HAL_DMA_Abort_IT>
 80030dc:	4603      	mov	r3, r0
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d017      	beq.n	8003112 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80030ec:	4610      	mov	r0, r2
 80030ee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f0:	e00f      	b.n	8003112 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80030f2:	6878      	ldr	r0, [r7, #4]
 80030f4:	f000 f9ac 	bl	8003450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80030f8:	e00b      	b.n	8003112 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f9a8 	bl	8003450 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003100:	e007      	b.n	8003112 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f9a4 	bl	8003450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8003110:	e193      	b.n	800343a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003112:	bf00      	nop
    return;
 8003114:	e191      	b.n	800343a <HAL_UART_IRQHandler+0x5ba>
 8003116:	bf00      	nop
 8003118:	04000120 	.word	0x04000120
 800311c:	08003f19 	.word	0x08003f19

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003124:	2b01      	cmp	r3, #1
 8003126:	f040 814c 	bne.w	80033c2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800312a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800312e:	f003 0310 	and.w	r3, r3, #16
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 8145 	beq.w	80033c2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003138:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800313c:	f003 0310 	and.w	r3, r3, #16
 8003140:	2b00      	cmp	r3, #0
 8003142:	f000 813e 	beq.w	80033c2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2210      	movs	r2, #16
 800314c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003158:	2b40      	cmp	r3, #64	; 0x40
 800315a:	f040 80b6 	bne.w	80032ca <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800316a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800316e:	2b00      	cmp	r3, #0
 8003170:	f000 8165 	beq.w	800343e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800317a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800317e:	429a      	cmp	r2, r3
 8003180:	f080 815d 	bcs.w	800343e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800318a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003192:	69db      	ldr	r3, [r3, #28]
 8003194:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003198:	f000 8086 	beq.w	80032a8 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031a8:	e853 3f00 	ldrex	r3, [r3]
 80031ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80031b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80031b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	461a      	mov	r2, r3
 80031c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80031c6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80031ca:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80031d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80031d6:	e841 2300 	strex	r3, r2, [r1]
 80031da:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80031de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1da      	bne.n	800319c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	3308      	adds	r3, #8
 80031ec:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80031f0:	e853 3f00 	ldrex	r3, [r3]
 80031f4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80031f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80031f8:	f023 0301 	bic.w	r3, r3, #1
 80031fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	3308      	adds	r3, #8
 8003206:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800320a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800320e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003210:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003212:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003216:	e841 2300 	strex	r3, r2, [r1]
 800321a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800321c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1e1      	bne.n	80031e6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	3308      	adds	r3, #8
 8003228:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800322a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800322c:	e853 3f00 	ldrex	r3, [r3]
 8003230:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003232:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003238:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	3308      	adds	r3, #8
 8003242:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003246:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003248:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800324a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800324c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800324e:	e841 2300 	strex	r3, r2, [r1]
 8003252:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003256:	2b00      	cmp	r3, #0
 8003258:	d1e3      	bne.n	8003222 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2220      	movs	r2, #32
 800325e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800326e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003270:	e853 3f00 	ldrex	r3, [r3]
 8003274:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003278:	f023 0310 	bic.w	r3, r3, #16
 800327c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	461a      	mov	r2, r3
 8003286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800328a:	65bb      	str	r3, [r7, #88]	; 0x58
 800328c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800328e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003290:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003292:	e841 2300 	strex	r3, r2, [r1]
 8003296:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003298:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1e4      	bne.n	8003268 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7fe f947 	bl	8001536 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2202      	movs	r2, #2
 80032ac:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032ba:	b29b      	uxth	r3, r3
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	b29b      	uxth	r3, r3
 80032c0:	4619      	mov	r1, r3
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f000 f8ce 	bl	8003464 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80032c8:	e0b9      	b.n	800343e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	1ad3      	subs	r3, r2, r3
 80032da:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 80ab 	beq.w	8003442 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80032ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	f000 80a6 	beq.w	8003442 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032fe:	e853 3f00 	ldrex	r3, [r3]
 8003302:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003306:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800330a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	461a      	mov	r2, r3
 8003314:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003318:	647b      	str	r3, [r7, #68]	; 0x44
 800331a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800331c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800331e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003320:	e841 2300 	strex	r3, r2, [r1]
 8003324:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003326:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e4      	bne.n	80032f6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	3308      	adds	r3, #8
 8003332:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	e853 3f00 	ldrex	r3, [r3]
 800333a:	623b      	str	r3, [r7, #32]
   return(result);
 800333c:	6a3b      	ldr	r3, [r7, #32]
 800333e:	f023 0301 	bic.w	r3, r3, #1
 8003342:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	3308      	adds	r3, #8
 800334c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003350:	633a      	str	r2, [r7, #48]	; 0x30
 8003352:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003354:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003356:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003358:	e841 2300 	strex	r3, r2, [r1]
 800335c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800335e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1e3      	bne.n	800332c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2220      	movs	r2, #32
 8003368:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	e853 3f00 	ldrex	r3, [r3]
 8003384:	60fb      	str	r3, [r7, #12]
   return(result);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f023 0310 	bic.w	r3, r3, #16
 800338c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	461a      	mov	r2, r3
 8003396:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800339a:	61fb      	str	r3, [r7, #28]
 800339c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339e:	69b9      	ldr	r1, [r7, #24]
 80033a0:	69fa      	ldr	r2, [r7, #28]
 80033a2:	e841 2300 	strex	r3, r2, [r1]
 80033a6:	617b      	str	r3, [r7, #20]
   return(result);
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1e4      	bne.n	8003378 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2202      	movs	r2, #2
 80033b2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80033b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80033b8:	4619      	mov	r1, r3
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f000 f852 	bl	8003464 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80033c0:	e03f      	b.n	8003442 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80033c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00e      	beq.n	80033ec <HAL_UART_IRQHandler+0x56c>
 80033ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80033d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d008      	beq.n	80033ec <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80033e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80033e4:	6878      	ldr	r0, [r7, #4]
 80033e6:	f000 f849 	bl	800347c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80033ea:	e02d      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80033ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80033f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d00e      	beq.n	8003416 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80033f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80033fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003400:	2b00      	cmp	r3, #0
 8003402:	d008      	beq.n	8003416 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003408:	2b00      	cmp	r3, #0
 800340a:	d01c      	beq.n	8003446 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	4798      	blx	r3
    }
    return;
 8003414:	e017      	b.n	8003446 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003416:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800341a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341e:	2b00      	cmp	r3, #0
 8003420:	d012      	beq.n	8003448 <HAL_UART_IRQHandler+0x5c8>
 8003422:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00c      	beq.n	8003448 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800342e:	6878      	ldr	r0, [r7, #4]
 8003430:	f000 fe43 	bl	80040ba <UART_EndTransmit_IT>
    return;
 8003434:	e008      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003436:	bf00      	nop
 8003438:	e006      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
    return;
 800343a:	bf00      	nop
 800343c:	e004      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
      return;
 800343e:	bf00      	nop
 8003440:	e002      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
      return;
 8003442:	bf00      	nop
 8003444:	e000      	b.n	8003448 <HAL_UART_IRQHandler+0x5c8>
    return;
 8003446:	bf00      	nop
  }

}
 8003448:	37e8      	adds	r7, #232	; 0xe8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop

08003450 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003450:	b480      	push	{r7}
 8003452:	b083      	sub	sp, #12
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003458:	bf00      	nop
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003470:	bf00      	nop
 8003472:	370c      	adds	r7, #12
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr

0800347c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003498:	2300      	movs	r3, #0
 800349a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	431a      	orrs	r2, r3
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	69db      	ldr	r3, [r3, #28]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	4ba6      	ldr	r3, [pc, #664]	; (8003754 <UART_SetConfig+0x2c4>)
 80034bc:	4013      	ands	r3, r2
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	6979      	ldr	r1, [r7, #20]
 80034c4:	430b      	orrs	r3, r1
 80034c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68da      	ldr	r2, [r3, #12]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a1b      	ldr	r3, [r3, #32]
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689b      	ldr	r3, [r3, #8]
 80034f4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	430a      	orrs	r2, r1
 8003500:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a94      	ldr	r2, [pc, #592]	; (8003758 <UART_SetConfig+0x2c8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d120      	bne.n	800354e <UART_SetConfig+0xbe>
 800350c:	4b93      	ldr	r3, [pc, #588]	; (800375c <UART_SetConfig+0x2cc>)
 800350e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	2b03      	cmp	r3, #3
 8003518:	d816      	bhi.n	8003548 <UART_SetConfig+0xb8>
 800351a:	a201      	add	r2, pc, #4	; (adr r2, 8003520 <UART_SetConfig+0x90>)
 800351c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003520:	08003531 	.word	0x08003531
 8003524:	0800353d 	.word	0x0800353d
 8003528:	08003537 	.word	0x08003537
 800352c:	08003543 	.word	0x08003543
 8003530:	2301      	movs	r3, #1
 8003532:	77fb      	strb	r3, [r7, #31]
 8003534:	e150      	b.n	80037d8 <UART_SetConfig+0x348>
 8003536:	2302      	movs	r3, #2
 8003538:	77fb      	strb	r3, [r7, #31]
 800353a:	e14d      	b.n	80037d8 <UART_SetConfig+0x348>
 800353c:	2304      	movs	r3, #4
 800353e:	77fb      	strb	r3, [r7, #31]
 8003540:	e14a      	b.n	80037d8 <UART_SetConfig+0x348>
 8003542:	2308      	movs	r3, #8
 8003544:	77fb      	strb	r3, [r7, #31]
 8003546:	e147      	b.n	80037d8 <UART_SetConfig+0x348>
 8003548:	2310      	movs	r3, #16
 800354a:	77fb      	strb	r3, [r7, #31]
 800354c:	e144      	b.n	80037d8 <UART_SetConfig+0x348>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a83      	ldr	r2, [pc, #524]	; (8003760 <UART_SetConfig+0x2d0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d132      	bne.n	80035be <UART_SetConfig+0x12e>
 8003558:	4b80      	ldr	r3, [pc, #512]	; (800375c <UART_SetConfig+0x2cc>)
 800355a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800355e:	f003 030c 	and.w	r3, r3, #12
 8003562:	2b0c      	cmp	r3, #12
 8003564:	d828      	bhi.n	80035b8 <UART_SetConfig+0x128>
 8003566:	a201      	add	r2, pc, #4	; (adr r2, 800356c <UART_SetConfig+0xdc>)
 8003568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356c:	080035a1 	.word	0x080035a1
 8003570:	080035b9 	.word	0x080035b9
 8003574:	080035b9 	.word	0x080035b9
 8003578:	080035b9 	.word	0x080035b9
 800357c:	080035ad 	.word	0x080035ad
 8003580:	080035b9 	.word	0x080035b9
 8003584:	080035b9 	.word	0x080035b9
 8003588:	080035b9 	.word	0x080035b9
 800358c:	080035a7 	.word	0x080035a7
 8003590:	080035b9 	.word	0x080035b9
 8003594:	080035b9 	.word	0x080035b9
 8003598:	080035b9 	.word	0x080035b9
 800359c:	080035b3 	.word	0x080035b3
 80035a0:	2300      	movs	r3, #0
 80035a2:	77fb      	strb	r3, [r7, #31]
 80035a4:	e118      	b.n	80037d8 <UART_SetConfig+0x348>
 80035a6:	2302      	movs	r3, #2
 80035a8:	77fb      	strb	r3, [r7, #31]
 80035aa:	e115      	b.n	80037d8 <UART_SetConfig+0x348>
 80035ac:	2304      	movs	r3, #4
 80035ae:	77fb      	strb	r3, [r7, #31]
 80035b0:	e112      	b.n	80037d8 <UART_SetConfig+0x348>
 80035b2:	2308      	movs	r3, #8
 80035b4:	77fb      	strb	r3, [r7, #31]
 80035b6:	e10f      	b.n	80037d8 <UART_SetConfig+0x348>
 80035b8:	2310      	movs	r3, #16
 80035ba:	77fb      	strb	r3, [r7, #31]
 80035bc:	e10c      	b.n	80037d8 <UART_SetConfig+0x348>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a68      	ldr	r2, [pc, #416]	; (8003764 <UART_SetConfig+0x2d4>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d120      	bne.n	800360a <UART_SetConfig+0x17a>
 80035c8:	4b64      	ldr	r3, [pc, #400]	; (800375c <UART_SetConfig+0x2cc>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80035d2:	2b30      	cmp	r3, #48	; 0x30
 80035d4:	d013      	beq.n	80035fe <UART_SetConfig+0x16e>
 80035d6:	2b30      	cmp	r3, #48	; 0x30
 80035d8:	d814      	bhi.n	8003604 <UART_SetConfig+0x174>
 80035da:	2b20      	cmp	r3, #32
 80035dc:	d009      	beq.n	80035f2 <UART_SetConfig+0x162>
 80035de:	2b20      	cmp	r3, #32
 80035e0:	d810      	bhi.n	8003604 <UART_SetConfig+0x174>
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d002      	beq.n	80035ec <UART_SetConfig+0x15c>
 80035e6:	2b10      	cmp	r3, #16
 80035e8:	d006      	beq.n	80035f8 <UART_SetConfig+0x168>
 80035ea:	e00b      	b.n	8003604 <UART_SetConfig+0x174>
 80035ec:	2300      	movs	r3, #0
 80035ee:	77fb      	strb	r3, [r7, #31]
 80035f0:	e0f2      	b.n	80037d8 <UART_SetConfig+0x348>
 80035f2:	2302      	movs	r3, #2
 80035f4:	77fb      	strb	r3, [r7, #31]
 80035f6:	e0ef      	b.n	80037d8 <UART_SetConfig+0x348>
 80035f8:	2304      	movs	r3, #4
 80035fa:	77fb      	strb	r3, [r7, #31]
 80035fc:	e0ec      	b.n	80037d8 <UART_SetConfig+0x348>
 80035fe:	2308      	movs	r3, #8
 8003600:	77fb      	strb	r3, [r7, #31]
 8003602:	e0e9      	b.n	80037d8 <UART_SetConfig+0x348>
 8003604:	2310      	movs	r3, #16
 8003606:	77fb      	strb	r3, [r7, #31]
 8003608:	e0e6      	b.n	80037d8 <UART_SetConfig+0x348>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a56      	ldr	r2, [pc, #344]	; (8003768 <UART_SetConfig+0x2d8>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d120      	bne.n	8003656 <UART_SetConfig+0x1c6>
 8003614:	4b51      	ldr	r3, [pc, #324]	; (800375c <UART_SetConfig+0x2cc>)
 8003616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800361a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800361e:	2bc0      	cmp	r3, #192	; 0xc0
 8003620:	d013      	beq.n	800364a <UART_SetConfig+0x1ba>
 8003622:	2bc0      	cmp	r3, #192	; 0xc0
 8003624:	d814      	bhi.n	8003650 <UART_SetConfig+0x1c0>
 8003626:	2b80      	cmp	r3, #128	; 0x80
 8003628:	d009      	beq.n	800363e <UART_SetConfig+0x1ae>
 800362a:	2b80      	cmp	r3, #128	; 0x80
 800362c:	d810      	bhi.n	8003650 <UART_SetConfig+0x1c0>
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <UART_SetConfig+0x1a8>
 8003632:	2b40      	cmp	r3, #64	; 0x40
 8003634:	d006      	beq.n	8003644 <UART_SetConfig+0x1b4>
 8003636:	e00b      	b.n	8003650 <UART_SetConfig+0x1c0>
 8003638:	2300      	movs	r3, #0
 800363a:	77fb      	strb	r3, [r7, #31]
 800363c:	e0cc      	b.n	80037d8 <UART_SetConfig+0x348>
 800363e:	2302      	movs	r3, #2
 8003640:	77fb      	strb	r3, [r7, #31]
 8003642:	e0c9      	b.n	80037d8 <UART_SetConfig+0x348>
 8003644:	2304      	movs	r3, #4
 8003646:	77fb      	strb	r3, [r7, #31]
 8003648:	e0c6      	b.n	80037d8 <UART_SetConfig+0x348>
 800364a:	2308      	movs	r3, #8
 800364c:	77fb      	strb	r3, [r7, #31]
 800364e:	e0c3      	b.n	80037d8 <UART_SetConfig+0x348>
 8003650:	2310      	movs	r3, #16
 8003652:	77fb      	strb	r3, [r7, #31]
 8003654:	e0c0      	b.n	80037d8 <UART_SetConfig+0x348>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a44      	ldr	r2, [pc, #272]	; (800376c <UART_SetConfig+0x2dc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d125      	bne.n	80036ac <UART_SetConfig+0x21c>
 8003660:	4b3e      	ldr	r3, [pc, #248]	; (800375c <UART_SetConfig+0x2cc>)
 8003662:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800366a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800366e:	d017      	beq.n	80036a0 <UART_SetConfig+0x210>
 8003670:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003674:	d817      	bhi.n	80036a6 <UART_SetConfig+0x216>
 8003676:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800367a:	d00b      	beq.n	8003694 <UART_SetConfig+0x204>
 800367c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003680:	d811      	bhi.n	80036a6 <UART_SetConfig+0x216>
 8003682:	2b00      	cmp	r3, #0
 8003684:	d003      	beq.n	800368e <UART_SetConfig+0x1fe>
 8003686:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800368a:	d006      	beq.n	800369a <UART_SetConfig+0x20a>
 800368c:	e00b      	b.n	80036a6 <UART_SetConfig+0x216>
 800368e:	2300      	movs	r3, #0
 8003690:	77fb      	strb	r3, [r7, #31]
 8003692:	e0a1      	b.n	80037d8 <UART_SetConfig+0x348>
 8003694:	2302      	movs	r3, #2
 8003696:	77fb      	strb	r3, [r7, #31]
 8003698:	e09e      	b.n	80037d8 <UART_SetConfig+0x348>
 800369a:	2304      	movs	r3, #4
 800369c:	77fb      	strb	r3, [r7, #31]
 800369e:	e09b      	b.n	80037d8 <UART_SetConfig+0x348>
 80036a0:	2308      	movs	r3, #8
 80036a2:	77fb      	strb	r3, [r7, #31]
 80036a4:	e098      	b.n	80037d8 <UART_SetConfig+0x348>
 80036a6:	2310      	movs	r3, #16
 80036a8:	77fb      	strb	r3, [r7, #31]
 80036aa:	e095      	b.n	80037d8 <UART_SetConfig+0x348>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a2f      	ldr	r2, [pc, #188]	; (8003770 <UART_SetConfig+0x2e0>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d125      	bne.n	8003702 <UART_SetConfig+0x272>
 80036b6:	4b29      	ldr	r3, [pc, #164]	; (800375c <UART_SetConfig+0x2cc>)
 80036b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036c4:	d017      	beq.n	80036f6 <UART_SetConfig+0x266>
 80036c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036ca:	d817      	bhi.n	80036fc <UART_SetConfig+0x26c>
 80036cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036d0:	d00b      	beq.n	80036ea <UART_SetConfig+0x25a>
 80036d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036d6:	d811      	bhi.n	80036fc <UART_SetConfig+0x26c>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d003      	beq.n	80036e4 <UART_SetConfig+0x254>
 80036dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036e0:	d006      	beq.n	80036f0 <UART_SetConfig+0x260>
 80036e2:	e00b      	b.n	80036fc <UART_SetConfig+0x26c>
 80036e4:	2301      	movs	r3, #1
 80036e6:	77fb      	strb	r3, [r7, #31]
 80036e8:	e076      	b.n	80037d8 <UART_SetConfig+0x348>
 80036ea:	2302      	movs	r3, #2
 80036ec:	77fb      	strb	r3, [r7, #31]
 80036ee:	e073      	b.n	80037d8 <UART_SetConfig+0x348>
 80036f0:	2304      	movs	r3, #4
 80036f2:	77fb      	strb	r3, [r7, #31]
 80036f4:	e070      	b.n	80037d8 <UART_SetConfig+0x348>
 80036f6:	2308      	movs	r3, #8
 80036f8:	77fb      	strb	r3, [r7, #31]
 80036fa:	e06d      	b.n	80037d8 <UART_SetConfig+0x348>
 80036fc:	2310      	movs	r3, #16
 80036fe:	77fb      	strb	r3, [r7, #31]
 8003700:	e06a      	b.n	80037d8 <UART_SetConfig+0x348>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a1b      	ldr	r2, [pc, #108]	; (8003774 <UART_SetConfig+0x2e4>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d138      	bne.n	800377e <UART_SetConfig+0x2ee>
 800370c:	4b13      	ldr	r3, [pc, #76]	; (800375c <UART_SetConfig+0x2cc>)
 800370e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003712:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8003716:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800371a:	d017      	beq.n	800374c <UART_SetConfig+0x2bc>
 800371c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003720:	d82a      	bhi.n	8003778 <UART_SetConfig+0x2e8>
 8003722:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003726:	d00b      	beq.n	8003740 <UART_SetConfig+0x2b0>
 8003728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800372c:	d824      	bhi.n	8003778 <UART_SetConfig+0x2e8>
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <UART_SetConfig+0x2aa>
 8003732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003736:	d006      	beq.n	8003746 <UART_SetConfig+0x2b6>
 8003738:	e01e      	b.n	8003778 <UART_SetConfig+0x2e8>
 800373a:	2300      	movs	r3, #0
 800373c:	77fb      	strb	r3, [r7, #31]
 800373e:	e04b      	b.n	80037d8 <UART_SetConfig+0x348>
 8003740:	2302      	movs	r3, #2
 8003742:	77fb      	strb	r3, [r7, #31]
 8003744:	e048      	b.n	80037d8 <UART_SetConfig+0x348>
 8003746:	2304      	movs	r3, #4
 8003748:	77fb      	strb	r3, [r7, #31]
 800374a:	e045      	b.n	80037d8 <UART_SetConfig+0x348>
 800374c:	2308      	movs	r3, #8
 800374e:	77fb      	strb	r3, [r7, #31]
 8003750:	e042      	b.n	80037d8 <UART_SetConfig+0x348>
 8003752:	bf00      	nop
 8003754:	efff69f3 	.word	0xefff69f3
 8003758:	40011000 	.word	0x40011000
 800375c:	40023800 	.word	0x40023800
 8003760:	40004400 	.word	0x40004400
 8003764:	40004800 	.word	0x40004800
 8003768:	40004c00 	.word	0x40004c00
 800376c:	40005000 	.word	0x40005000
 8003770:	40011400 	.word	0x40011400
 8003774:	40007800 	.word	0x40007800
 8003778:	2310      	movs	r3, #16
 800377a:	77fb      	strb	r3, [r7, #31]
 800377c:	e02c      	b.n	80037d8 <UART_SetConfig+0x348>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a72      	ldr	r2, [pc, #456]	; (800394c <UART_SetConfig+0x4bc>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d125      	bne.n	80037d4 <UART_SetConfig+0x344>
 8003788:	4b71      	ldr	r3, [pc, #452]	; (8003950 <UART_SetConfig+0x4c0>)
 800378a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003792:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003796:	d017      	beq.n	80037c8 <UART_SetConfig+0x338>
 8003798:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800379c:	d817      	bhi.n	80037ce <UART_SetConfig+0x33e>
 800379e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037a2:	d00b      	beq.n	80037bc <UART_SetConfig+0x32c>
 80037a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037a8:	d811      	bhi.n	80037ce <UART_SetConfig+0x33e>
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d003      	beq.n	80037b6 <UART_SetConfig+0x326>
 80037ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80037b2:	d006      	beq.n	80037c2 <UART_SetConfig+0x332>
 80037b4:	e00b      	b.n	80037ce <UART_SetConfig+0x33e>
 80037b6:	2300      	movs	r3, #0
 80037b8:	77fb      	strb	r3, [r7, #31]
 80037ba:	e00d      	b.n	80037d8 <UART_SetConfig+0x348>
 80037bc:	2302      	movs	r3, #2
 80037be:	77fb      	strb	r3, [r7, #31]
 80037c0:	e00a      	b.n	80037d8 <UART_SetConfig+0x348>
 80037c2:	2304      	movs	r3, #4
 80037c4:	77fb      	strb	r3, [r7, #31]
 80037c6:	e007      	b.n	80037d8 <UART_SetConfig+0x348>
 80037c8:	2308      	movs	r3, #8
 80037ca:	77fb      	strb	r3, [r7, #31]
 80037cc:	e004      	b.n	80037d8 <UART_SetConfig+0x348>
 80037ce:	2310      	movs	r3, #16
 80037d0:	77fb      	strb	r3, [r7, #31]
 80037d2:	e001      	b.n	80037d8 <UART_SetConfig+0x348>
 80037d4:	2310      	movs	r3, #16
 80037d6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037e0:	d15b      	bne.n	800389a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80037e2:	7ffb      	ldrb	r3, [r7, #31]
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	d828      	bhi.n	800383a <UART_SetConfig+0x3aa>
 80037e8:	a201      	add	r2, pc, #4	; (adr r2, 80037f0 <UART_SetConfig+0x360>)
 80037ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ee:	bf00      	nop
 80037f0:	08003815 	.word	0x08003815
 80037f4:	0800381d 	.word	0x0800381d
 80037f8:	08003825 	.word	0x08003825
 80037fc:	0800383b 	.word	0x0800383b
 8003800:	0800382b 	.word	0x0800382b
 8003804:	0800383b 	.word	0x0800383b
 8003808:	0800383b 	.word	0x0800383b
 800380c:	0800383b 	.word	0x0800383b
 8003810:	08003833 	.word	0x08003833
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003814:	f7fe fdf4 	bl	8002400 <HAL_RCC_GetPCLK1Freq>
 8003818:	61b8      	str	r0, [r7, #24]
        break;
 800381a:	e013      	b.n	8003844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800381c:	f7fe fe04 	bl	8002428 <HAL_RCC_GetPCLK2Freq>
 8003820:	61b8      	str	r0, [r7, #24]
        break;
 8003822:	e00f      	b.n	8003844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003824:	4b4b      	ldr	r3, [pc, #300]	; (8003954 <UART_SetConfig+0x4c4>)
 8003826:	61bb      	str	r3, [r7, #24]
        break;
 8003828:	e00c      	b.n	8003844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800382a:	f7fe fcd7 	bl	80021dc <HAL_RCC_GetSysClockFreq>
 800382e:	61b8      	str	r0, [r7, #24]
        break;
 8003830:	e008      	b.n	8003844 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003832:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003836:	61bb      	str	r3, [r7, #24]
        break;
 8003838:	e004      	b.n	8003844 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	77bb      	strb	r3, [r7, #30]
        break;
 8003842:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	2b00      	cmp	r3, #0
 8003848:	d074      	beq.n	8003934 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	005a      	lsls	r2, r3, #1
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	085b      	lsrs	r3, r3, #1
 8003854:	441a      	add	r2, r3
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	fbb2 f3f3 	udiv	r3, r2, r3
 800385e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	2b0f      	cmp	r3, #15
 8003864:	d916      	bls.n	8003894 <UART_SetConfig+0x404>
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800386c:	d212      	bcs.n	8003894 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	b29b      	uxth	r3, r3
 8003872:	f023 030f 	bic.w	r3, r3, #15
 8003876:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	085b      	lsrs	r3, r3, #1
 800387c:	b29b      	uxth	r3, r3
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	b29a      	uxth	r2, r3
 8003884:	89fb      	ldrh	r3, [r7, #14]
 8003886:	4313      	orrs	r3, r2
 8003888:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	89fa      	ldrh	r2, [r7, #14]
 8003890:	60da      	str	r2, [r3, #12]
 8003892:	e04f      	b.n	8003934 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	77bb      	strb	r3, [r7, #30]
 8003898:	e04c      	b.n	8003934 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800389a:	7ffb      	ldrb	r3, [r7, #31]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d828      	bhi.n	80038f2 <UART_SetConfig+0x462>
 80038a0:	a201      	add	r2, pc, #4	; (adr r2, 80038a8 <UART_SetConfig+0x418>)
 80038a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a6:	bf00      	nop
 80038a8:	080038cd 	.word	0x080038cd
 80038ac:	080038d5 	.word	0x080038d5
 80038b0:	080038dd 	.word	0x080038dd
 80038b4:	080038f3 	.word	0x080038f3
 80038b8:	080038e3 	.word	0x080038e3
 80038bc:	080038f3 	.word	0x080038f3
 80038c0:	080038f3 	.word	0x080038f3
 80038c4:	080038f3 	.word	0x080038f3
 80038c8:	080038eb 	.word	0x080038eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038cc:	f7fe fd98 	bl	8002400 <HAL_RCC_GetPCLK1Freq>
 80038d0:	61b8      	str	r0, [r7, #24]
        break;
 80038d2:	e013      	b.n	80038fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038d4:	f7fe fda8 	bl	8002428 <HAL_RCC_GetPCLK2Freq>
 80038d8:	61b8      	str	r0, [r7, #24]
        break;
 80038da:	e00f      	b.n	80038fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038dc:	4b1d      	ldr	r3, [pc, #116]	; (8003954 <UART_SetConfig+0x4c4>)
 80038de:	61bb      	str	r3, [r7, #24]
        break;
 80038e0:	e00c      	b.n	80038fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038e2:	f7fe fc7b 	bl	80021dc <HAL_RCC_GetSysClockFreq>
 80038e6:	61b8      	str	r0, [r7, #24]
        break;
 80038e8:	e008      	b.n	80038fc <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038ee:	61bb      	str	r3, [r7, #24]
        break;
 80038f0:	e004      	b.n	80038fc <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80038f2:	2300      	movs	r3, #0
 80038f4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	77bb      	strb	r3, [r7, #30]
        break;
 80038fa:	bf00      	nop
    }

    if (pclk != 0U)
 80038fc:	69bb      	ldr	r3, [r7, #24]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d018      	beq.n	8003934 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	085a      	lsrs	r2, r3, #1
 8003908:	69bb      	ldr	r3, [r7, #24]
 800390a:	441a      	add	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	fbb2 f3f3 	udiv	r3, r2, r3
 8003914:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	2b0f      	cmp	r3, #15
 800391a:	d909      	bls.n	8003930 <UART_SetConfig+0x4a0>
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003922:	d205      	bcs.n	8003930 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	b29a      	uxth	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	60da      	str	r2, [r3, #12]
 800392e:	e001      	b.n	8003934 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003940:	7fbb      	ldrb	r3, [r7, #30]
}
 8003942:	4618      	mov	r0, r3
 8003944:	3720      	adds	r7, #32
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40007c00 	.word	0x40007c00
 8003950:	40023800 	.word	0x40023800
 8003954:	00f42400 	.word	0x00f42400

08003958 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d00a      	beq.n	8003982 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	430a      	orrs	r2, r1
 8003980:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00a      	beq.n	80039a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	430a      	orrs	r2, r1
 80039a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	f003 0304 	and.w	r3, r3, #4
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00a      	beq.n	80039c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0e:	f003 0320 	and.w	r3, r3, #32
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d01a      	beq.n	8003a6e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003a56:	d10a      	bne.n	8003a6e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00a      	beq.n	8003a90 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	605a      	str	r2, [r3, #4]
  }
}
 8003a90:	bf00      	nop
 8003a92:	370c      	adds	r7, #12
 8003a94:	46bd      	mov	sp, r7
 8003a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9a:	4770      	bx	lr

08003a9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003aac:	f7fd fc26 	bl	80012fc <HAL_GetTick>
 8003ab0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d10e      	bne.n	8003ade <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ac0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f831 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e027      	b.n	8003b2e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b04      	cmp	r3, #4
 8003aea:	d10e      	bne.n	8003b0a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003aec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003af0:	9300      	str	r3, [sp, #0]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f000 f81b 	bl	8003b36 <UART_WaitOnFlagUntilTimeout>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e011      	b.n	8003b2e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b09c      	sub	sp, #112	; 0x70
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	60f8      	str	r0, [r7, #12]
 8003b3e:	60b9      	str	r1, [r7, #8]
 8003b40:	603b      	str	r3, [r7, #0]
 8003b42:	4613      	mov	r3, r2
 8003b44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b46:	e0a7      	b.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b4e:	f000 80a3 	beq.w	8003c98 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b52:	f7fd fbd3 	bl	80012fc <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d302      	bcc.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x32>
 8003b62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d13f      	bne.n	8003be8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b6e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b70:	e853 3f00 	ldrex	r3, [r3]
 8003b74:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8003b76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003b7c:	667b      	str	r3, [r7, #100]	; 0x64
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b86:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b88:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b8a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003b8c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003b8e:	e841 2300 	strex	r3, r2, [r1]
 8003b92:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8003b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d1e6      	bne.n	8003b68 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ba2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba4:	e853 3f00 	ldrex	r3, [r3]
 8003ba8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	663b      	str	r3, [r7, #96]	; 0x60
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3308      	adds	r3, #8
 8003bb8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003bba:	64ba      	str	r2, [r7, #72]	; 0x48
 8003bbc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bbe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003bc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003bc2:	e841 2300 	strex	r3, r2, [r1]
 8003bc6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d1e5      	bne.n	8003b9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2220      	movs	r2, #32
 8003bd2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e068      	b.n	8003cba <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0304 	and.w	r3, r3, #4
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d050      	beq.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	69db      	ldr	r3, [r3, #28]
 8003bfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c04:	d148      	bne.n	8003c98 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003c0e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c18:	e853 3f00 	ldrex	r3, [r3]
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c24:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003c2e:	637b      	str	r3, [r7, #52]	; 0x34
 8003c30:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c32:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c36:	e841 2300 	strex	r3, r2, [r1]
 8003c3a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1e6      	bne.n	8003c10 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	3308      	adds	r3, #8
 8003c48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	e853 3f00 	ldrex	r3, [r3]
 8003c50:	613b      	str	r3, [r7, #16]
   return(result);
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	f023 0301 	bic.w	r3, r3, #1
 8003c58:	66bb      	str	r3, [r7, #104]	; 0x68
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	3308      	adds	r3, #8
 8003c60:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003c62:	623a      	str	r2, [r7, #32]
 8003c64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c66:	69f9      	ldr	r1, [r7, #28]
 8003c68:	6a3a      	ldr	r2, [r7, #32]
 8003c6a:	e841 2300 	strex	r3, r2, [r1]
 8003c6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1e5      	bne.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2220      	movs	r2, #32
 8003c7a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2220      	movs	r2, #32
 8003c80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2220      	movs	r2, #32
 8003c88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e010      	b.n	8003cba <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	69da      	ldr	r2, [r3, #28]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	68ba      	ldr	r2, [r7, #8]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	bf0c      	ite	eq
 8003ca8:	2301      	moveq	r3, #1
 8003caa:	2300      	movne	r3, #0
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	461a      	mov	r2, r3
 8003cb0:	79fb      	ldrb	r3, [r7, #7]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	f43f af48 	beq.w	8003b48 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3770      	adds	r7, #112	; 0x70
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b097      	sub	sp, #92	; 0x5c
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	4613      	mov	r3, r2
 8003cd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	88fa      	ldrh	r2, [r7, #6]
 8003cdc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	88fa      	ldrh	r2, [r7, #6]
 8003ce4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cf6:	d10e      	bne.n	8003d16 <UART_Start_Receive_IT+0x52>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d105      	bne.n	8003d0c <UART_Start_Receive_IT+0x48>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003d06:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d0a:	e02d      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	22ff      	movs	r2, #255	; 0xff
 8003d10:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d14:	e028      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10d      	bne.n	8003d3a <UART_Start_Receive_IT+0x76>
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	691b      	ldr	r3, [r3, #16]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d104      	bne.n	8003d30 <UART_Start_Receive_IT+0x6c>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	22ff      	movs	r2, #255	; 0xff
 8003d2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d2e:	e01b      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	227f      	movs	r2, #127	; 0x7f
 8003d34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d38:	e016      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d42:	d10d      	bne.n	8003d60 <UART_Start_Receive_IT+0x9c>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	691b      	ldr	r3, [r3, #16]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <UART_Start_Receive_IT+0x92>
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	227f      	movs	r2, #127	; 0x7f
 8003d50:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d54:	e008      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	223f      	movs	r2, #63	; 0x3f
 8003d5a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003d5e:	e003      	b.n	8003d68 <UART_Start_Receive_IT+0xa4>
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2222      	movs	r2, #34	; 0x22
 8003d74:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3308      	adds	r3, #8
 8003d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d82:	e853 3f00 	ldrex	r3, [r3]
 8003d86:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8a:	f043 0301 	orr.w	r3, r3, #1
 8003d8e:	657b      	str	r3, [r7, #84]	; 0x54
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003d98:	64ba      	str	r2, [r7, #72]	; 0x48
 8003d9a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003da0:	e841 2300 	strex	r3, r2, [r1]
 8003da4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003da6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1e5      	bne.n	8003d78 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003db4:	d107      	bne.n	8003dc6 <UART_Start_Receive_IT+0x102>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d103      	bne.n	8003dc6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	4a21      	ldr	r2, [pc, #132]	; (8003e48 <UART_Start_Receive_IT+0x184>)
 8003dc2:	669a      	str	r2, [r3, #104]	; 0x68
 8003dc4:	e002      	b.n	8003dcc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	4a20      	ldr	r2, [pc, #128]	; (8003e4c <UART_Start_Receive_IT+0x188>)
 8003dca:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d019      	beq.n	8003e08 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ddc:	e853 3f00 	ldrex	r3, [r3]
 8003de0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8003de8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	461a      	mov	r2, r3
 8003df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003df2:	637b      	str	r3, [r7, #52]	; 0x34
 8003df4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003df8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003dfa:	e841 2300 	strex	r3, r2, [r1]
 8003dfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e6      	bne.n	8003dd4 <UART_Start_Receive_IT+0x110>
 8003e06:	e018      	b.n	8003e3a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	613b      	str	r3, [r7, #16]
   return(result);
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f043 0320 	orr.w	r3, r3, #32
 8003e1c:	653b      	str	r3, [r7, #80]	; 0x50
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e26:	623b      	str	r3, [r7, #32]
 8003e28:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2a:	69f9      	ldr	r1, [r7, #28]
 8003e2c:	6a3a      	ldr	r2, [r7, #32]
 8003e2e:	e841 2300 	strex	r3, r2, [r1]
 8003e32:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1e6      	bne.n	8003e08 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8003e3a:	2300      	movs	r3, #0
}
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	375c      	adds	r7, #92	; 0x5c
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	08004275 	.word	0x08004275
 8003e4c:	0800410f 	.word	0x0800410f

08003e50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b095      	sub	sp, #84	; 0x54
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e60:	e853 3f00 	ldrex	r3, [r3]
 8003e64:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e76:	643b      	str	r3, [r7, #64]	; 0x40
 8003e78:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e7a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003e7c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e7e:	e841 2300 	strex	r3, r2, [r1]
 8003e82:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1e6      	bne.n	8003e58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3308      	adds	r3, #8
 8003e90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e92:	6a3b      	ldr	r3, [r7, #32]
 8003e94:	e853 3f00 	ldrex	r3, [r3]
 8003e98:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e9a:	69fb      	ldr	r3, [r7, #28]
 8003e9c:	f023 0301 	bic.w	r3, r3, #1
 8003ea0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	3308      	adds	r3, #8
 8003ea8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003eaa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003eac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eb2:	e841 2300 	strex	r3, r2, [r1]
 8003eb6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d1e5      	bne.n	8003e8a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d118      	bne.n	8003ef8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	e853 3f00 	ldrex	r3, [r3]
 8003ed2:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	f023 0310 	bic.w	r3, r3, #16
 8003eda:	647b      	str	r3, [r7, #68]	; 0x44
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ee4:	61bb      	str	r3, [r7, #24]
 8003ee6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ee8:	6979      	ldr	r1, [r7, #20]
 8003eea:	69ba      	ldr	r2, [r7, #24]
 8003eec:	e841 2300 	strex	r3, r2, [r1]
 8003ef0:	613b      	str	r3, [r7, #16]
   return(result);
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1e6      	bne.n	8003ec6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2220      	movs	r2, #32
 8003efc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8003f0c:	bf00      	nop
 8003f0e:	3754      	adds	r7, #84	; 0x54
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f7ff fa8a 	bl	8003450 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003f3c:	bf00      	nop
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b08f      	sub	sp, #60	; 0x3c
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f50:	2b21      	cmp	r3, #33	; 0x21
 8003f52:	d14c      	bne.n	8003fee <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d132      	bne.n	8003fc6 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f66:	6a3b      	ldr	r3, [r7, #32]
 8003f68:	e853 3f00 	ldrex	r3, [r3]
 8003f6c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f74:	637b      	str	r3, [r7, #52]	; 0x34
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f80:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f86:	e841 2300 	strex	r3, r2, [r1]
 8003f8a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e6      	bne.n	8003f60 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	e853 3f00 	ldrex	r3, [r3]
 8003f9e:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fa6:	633b      	str	r3, [r7, #48]	; 0x30
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	461a      	mov	r2, r3
 8003fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb0:	61bb      	str	r3, [r7, #24]
 8003fb2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fb4:	6979      	ldr	r1, [r7, #20]
 8003fb6:	69ba      	ldr	r2, [r7, #24]
 8003fb8:	e841 2300 	strex	r3, r2, [r1]
 8003fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1e6      	bne.n	8003f92 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003fc4:	e013      	b.n	8003fee <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fca:	781a      	ldrb	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	3b01      	subs	r3, #1
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8003fee:	bf00      	nop
 8003ff0:	373c      	adds	r7, #60	; 0x3c
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr

08003ffa <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003ffa:	b480      	push	{r7}
 8003ffc:	b091      	sub	sp, #68	; 0x44
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004006:	2b21      	cmp	r3, #33	; 0x21
 8004008:	d151      	bne.n	80040ae <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004010:	b29b      	uxth	r3, r3
 8004012:	2b00      	cmp	r3, #0
 8004014:	d132      	bne.n	800407c <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401e:	e853 3f00 	ldrex	r3, [r3]
 8004022:	623b      	str	r3, [r7, #32]
   return(result);
 8004024:	6a3b      	ldr	r3, [r7, #32]
 8004026:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800402a:	63bb      	str	r3, [r7, #56]	; 0x38
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	461a      	mov	r2, r3
 8004032:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004034:	633b      	str	r3, [r7, #48]	; 0x30
 8004036:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004038:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800403a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800403c:	e841 2300 	strex	r3, r2, [r1]
 8004040:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1e6      	bne.n	8004016 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	e853 3f00 	ldrex	r3, [r3]
 8004054:	60fb      	str	r3, [r7, #12]
   return(result);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800405c:	637b      	str	r3, [r7, #52]	; 0x34
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	461a      	mov	r2, r3
 8004064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004066:	61fb      	str	r3, [r7, #28]
 8004068:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800406a:	69b9      	ldr	r1, [r7, #24]
 800406c:	69fa      	ldr	r2, [r7, #28]
 800406e:	e841 2300 	strex	r3, r2, [r1]
 8004072:	617b      	str	r3, [r7, #20]
   return(result);
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d1e6      	bne.n	8004048 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800407a:	e018      	b.n	80040ae <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004080:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004082:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004084:	881b      	ldrh	r3, [r3, #0]
 8004086:	461a      	mov	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004090:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004096:	1c9a      	adds	r2, r3, #2
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b29a      	uxth	r2, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 80040ae:	bf00      	nop
 80040b0:	3744      	adds	r7, #68	; 0x44
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80040ba:	b580      	push	{r7, lr}
 80040bc:	b088      	sub	sp, #32
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	e853 3f00 	ldrex	r3, [r3]
 80040ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040d6:	61fb      	str	r3, [r7, #28]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	61bb      	str	r3, [r7, #24]
 80040e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e4:	6979      	ldr	r1, [r7, #20]
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	e841 2300 	strex	r3, r2, [r1]
 80040ec:	613b      	str	r3, [r7, #16]
   return(result);
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1e6      	bne.n	80040c2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2220      	movs	r2, #32
 80040f8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f7fc fc45 	bl	8000990 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004106:	bf00      	nop
 8004108:	3720      	adds	r7, #32
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b096      	sub	sp, #88	; 0x58
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800411c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004126:	2b22      	cmp	r3, #34	; 0x22
 8004128:	f040 8098 	bne.w	800425c <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004132:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004136:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800413a:	b2d9      	uxtb	r1, r3
 800413c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8004140:	b2da      	uxtb	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004146:	400a      	ands	r2, r1
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004150:	1c5a      	adds	r2, r3, #1
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800415c:	b29b      	uxth	r3, r3
 800415e:	3b01      	subs	r3, #1
 8004160:	b29a      	uxth	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800416e:	b29b      	uxth	r3, r3
 8004170:	2b00      	cmp	r3, #0
 8004172:	d17b      	bne.n	800426c <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800417c:	e853 3f00 	ldrex	r3, [r3]
 8004180:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004184:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004188:	653b      	str	r3, [r7, #80]	; 0x50
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	461a      	mov	r2, r3
 8004190:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004192:	647b      	str	r3, [r7, #68]	; 0x44
 8004194:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004196:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004198:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800419a:	e841 2300 	strex	r3, r2, [r1]
 800419e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80041a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1e6      	bne.n	8004174 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	3308      	adds	r3, #8
 80041ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b0:	e853 3f00 	ldrex	r3, [r3]
 80041b4:	623b      	str	r3, [r7, #32]
   return(result);
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	f023 0301 	bic.w	r3, r3, #1
 80041bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	3308      	adds	r3, #8
 80041c4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041c6:	633a      	str	r2, [r7, #48]	; 0x30
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80041cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041ce:	e841 2300 	strex	r3, r2, [r1]
 80041d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80041d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1e5      	bne.n	80041a6 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2220      	movs	r2, #32
 80041de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2200      	movs	r2, #0
 80041ec:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d12e      	bne.n	8004254 <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2200      	movs	r2, #0
 80041fa:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	e853 3f00 	ldrex	r3, [r3]
 8004208:	60fb      	str	r3, [r7, #12]
   return(result);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f023 0310 	bic.w	r3, r3, #16
 8004210:	64bb      	str	r3, [r7, #72]	; 0x48
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	69b9      	ldr	r1, [r7, #24]
 8004220:	69fa      	ldr	r2, [r7, #28]
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	617b      	str	r3, [r7, #20]
   return(result);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e6      	bne.n	80041fc <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	2b10      	cmp	r3, #16
 800423a:	d103      	bne.n	8004244 <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2210      	movs	r2, #16
 8004242:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800424a:	4619      	mov	r1, r3
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f7ff f909 	bl	8003464 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004252:	e00b      	b.n	800426c <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f7fc fb4b 	bl	80008f0 <HAL_UART_RxCpltCallback>
}
 800425a:	e007      	b.n	800426c <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	699a      	ldr	r2, [r3, #24]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f042 0208 	orr.w	r2, r2, #8
 800426a:	619a      	str	r2, [r3, #24]
}
 800426c:	bf00      	nop
 800426e:	3758      	adds	r7, #88	; 0x58
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b096      	sub	sp, #88	; 0x58
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004282:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800428c:	2b22      	cmp	r3, #34	; 0x22
 800428e:	f040 8098 	bne.w	80043c2 <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042a0:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 80042a2:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 80042a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80042aa:	4013      	ands	r3, r2
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80042b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042b6:	1c9a      	adds	r2, r3, #2
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	3b01      	subs	r3, #1
 80042c6:	b29a      	uxth	r2, r3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d17b      	bne.n	80043d2 <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e2:	e853 3f00 	ldrex	r3, [r3]
 80042e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80042e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80042ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	461a      	mov	r2, r3
 80042f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80042f8:	643b      	str	r3, [r7, #64]	; 0x40
 80042fa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80042fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004300:	e841 2300 	strex	r3, r2, [r1]
 8004304:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004308:	2b00      	cmp	r3, #0
 800430a:	d1e6      	bne.n	80042da <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	3308      	adds	r3, #8
 8004312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	e853 3f00 	ldrex	r3, [r3]
 800431a:	61fb      	str	r3, [r7, #28]
   return(result);
 800431c:	69fb      	ldr	r3, [r7, #28]
 800431e:	f023 0301 	bic.w	r3, r3, #1
 8004322:	64bb      	str	r3, [r7, #72]	; 0x48
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	3308      	adds	r3, #8
 800432a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800432c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800432e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004334:	e841 2300 	strex	r3, r2, [r1]
 8004338:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800433a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800433c:	2b00      	cmp	r3, #0
 800433e:	d1e5      	bne.n	800430c <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2220      	movs	r2, #32
 8004344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004358:	2b01      	cmp	r3, #1
 800435a:	d12e      	bne.n	80043ba <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2200      	movs	r2, #0
 8004360:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	e853 3f00 	ldrex	r3, [r3]
 800436e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	f023 0310 	bic.w	r3, r3, #16
 8004376:	647b      	str	r3, [r7, #68]	; 0x44
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	461a      	mov	r2, r3
 800437e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004380:	61bb      	str	r3, [r7, #24]
 8004382:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004384:	6979      	ldr	r1, [r7, #20]
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	e841 2300 	strex	r3, r2, [r1]
 800438c:	613b      	str	r3, [r7, #16]
   return(result);
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1e6      	bne.n	8004362 <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	f003 0310 	and.w	r3, r3, #16
 800439e:	2b10      	cmp	r3, #16
 80043a0:	d103      	bne.n	80043aa <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2210      	movs	r2, #16
 80043a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80043b0:	4619      	mov	r1, r3
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f7ff f856 	bl	8003464 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043b8:	e00b      	b.n	80043d2 <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fc fa98 	bl	80008f0 <HAL_UART_RxCpltCallback>
}
 80043c0:	e007      	b.n	80043d2 <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	699a      	ldr	r2, [r3, #24]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f042 0208 	orr.w	r2, r2, #8
 80043d0:	619a      	str	r2, [r3, #24]
}
 80043d2:	bf00      	nop
 80043d4:	3758      	adds	r7, #88	; 0x58
 80043d6:	46bd      	mov	sp, r7
 80043d8:	bd80      	pop	{r7, pc}

080043da <atoi>:
 80043da:	220a      	movs	r2, #10
 80043dc:	2100      	movs	r1, #0
 80043de:	f000 b8c3 	b.w	8004568 <strtol>
	...

080043e4 <__errno>:
 80043e4:	4b01      	ldr	r3, [pc, #4]	; (80043ec <__errno+0x8>)
 80043e6:	6818      	ldr	r0, [r3, #0]
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	2000000c 	.word	0x2000000c

080043f0 <__libc_init_array>:
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4d0d      	ldr	r5, [pc, #52]	; (8004428 <__libc_init_array+0x38>)
 80043f4:	4c0d      	ldr	r4, [pc, #52]	; (800442c <__libc_init_array+0x3c>)
 80043f6:	1b64      	subs	r4, r4, r5
 80043f8:	10a4      	asrs	r4, r4, #2
 80043fa:	2600      	movs	r6, #0
 80043fc:	42a6      	cmp	r6, r4
 80043fe:	d109      	bne.n	8004414 <__libc_init_array+0x24>
 8004400:	4d0b      	ldr	r5, [pc, #44]	; (8004430 <__libc_init_array+0x40>)
 8004402:	4c0c      	ldr	r4, [pc, #48]	; (8004434 <__libc_init_array+0x44>)
 8004404:	f000 fd1a 	bl	8004e3c <_init>
 8004408:	1b64      	subs	r4, r4, r5
 800440a:	10a4      	asrs	r4, r4, #2
 800440c:	2600      	movs	r6, #0
 800440e:	42a6      	cmp	r6, r4
 8004410:	d105      	bne.n	800441e <__libc_init_array+0x2e>
 8004412:	bd70      	pop	{r4, r5, r6, pc}
 8004414:	f855 3b04 	ldr.w	r3, [r5], #4
 8004418:	4798      	blx	r3
 800441a:	3601      	adds	r6, #1
 800441c:	e7ee      	b.n	80043fc <__libc_init_array+0xc>
 800441e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004422:	4798      	blx	r3
 8004424:	3601      	adds	r6, #1
 8004426:	e7f2      	b.n	800440e <__libc_init_array+0x1e>
 8004428:	08004fcc 	.word	0x08004fcc
 800442c:	08004fcc 	.word	0x08004fcc
 8004430:	08004fcc 	.word	0x08004fcc
 8004434:	08004fd0 	.word	0x08004fd0

08004438 <memcpy>:
 8004438:	440a      	add	r2, r1
 800443a:	4291      	cmp	r1, r2
 800443c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004440:	d100      	bne.n	8004444 <memcpy+0xc>
 8004442:	4770      	bx	lr
 8004444:	b510      	push	{r4, lr}
 8004446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800444a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800444e:	4291      	cmp	r1, r2
 8004450:	d1f9      	bne.n	8004446 <memcpy+0xe>
 8004452:	bd10      	pop	{r4, pc}

08004454 <memset>:
 8004454:	4402      	add	r2, r0
 8004456:	4603      	mov	r3, r0
 8004458:	4293      	cmp	r3, r2
 800445a:	d100      	bne.n	800445e <memset+0xa>
 800445c:	4770      	bx	lr
 800445e:	f803 1b01 	strb.w	r1, [r3], #1
 8004462:	e7f9      	b.n	8004458 <memset+0x4>

08004464 <_strtol_l.constprop.0>:
 8004464:	2b01      	cmp	r3, #1
 8004466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800446a:	d001      	beq.n	8004470 <_strtol_l.constprop.0+0xc>
 800446c:	2b24      	cmp	r3, #36	; 0x24
 800446e:	d906      	bls.n	800447e <_strtol_l.constprop.0+0x1a>
 8004470:	f7ff ffb8 	bl	80043e4 <__errno>
 8004474:	2316      	movs	r3, #22
 8004476:	6003      	str	r3, [r0, #0]
 8004478:	2000      	movs	r0, #0
 800447a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800447e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8004564 <_strtol_l.constprop.0+0x100>
 8004482:	460d      	mov	r5, r1
 8004484:	462e      	mov	r6, r5
 8004486:	f815 4b01 	ldrb.w	r4, [r5], #1
 800448a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800448e:	f017 0708 	ands.w	r7, r7, #8
 8004492:	d1f7      	bne.n	8004484 <_strtol_l.constprop.0+0x20>
 8004494:	2c2d      	cmp	r4, #45	; 0x2d
 8004496:	d132      	bne.n	80044fe <_strtol_l.constprop.0+0x9a>
 8004498:	782c      	ldrb	r4, [r5, #0]
 800449a:	2701      	movs	r7, #1
 800449c:	1cb5      	adds	r5, r6, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d05b      	beq.n	800455a <_strtol_l.constprop.0+0xf6>
 80044a2:	2b10      	cmp	r3, #16
 80044a4:	d109      	bne.n	80044ba <_strtol_l.constprop.0+0x56>
 80044a6:	2c30      	cmp	r4, #48	; 0x30
 80044a8:	d107      	bne.n	80044ba <_strtol_l.constprop.0+0x56>
 80044aa:	782c      	ldrb	r4, [r5, #0]
 80044ac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80044b0:	2c58      	cmp	r4, #88	; 0x58
 80044b2:	d14d      	bne.n	8004550 <_strtol_l.constprop.0+0xec>
 80044b4:	786c      	ldrb	r4, [r5, #1]
 80044b6:	2310      	movs	r3, #16
 80044b8:	3502      	adds	r5, #2
 80044ba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80044be:	f108 38ff 	add.w	r8, r8, #4294967295
 80044c2:	f04f 0c00 	mov.w	ip, #0
 80044c6:	fbb8 f9f3 	udiv	r9, r8, r3
 80044ca:	4666      	mov	r6, ip
 80044cc:	fb03 8a19 	mls	sl, r3, r9, r8
 80044d0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80044d4:	f1be 0f09 	cmp.w	lr, #9
 80044d8:	d816      	bhi.n	8004508 <_strtol_l.constprop.0+0xa4>
 80044da:	4674      	mov	r4, lr
 80044dc:	42a3      	cmp	r3, r4
 80044de:	dd24      	ble.n	800452a <_strtol_l.constprop.0+0xc6>
 80044e0:	f1bc 0f00 	cmp.w	ip, #0
 80044e4:	db1e      	blt.n	8004524 <_strtol_l.constprop.0+0xc0>
 80044e6:	45b1      	cmp	r9, r6
 80044e8:	d31c      	bcc.n	8004524 <_strtol_l.constprop.0+0xc0>
 80044ea:	d101      	bne.n	80044f0 <_strtol_l.constprop.0+0x8c>
 80044ec:	45a2      	cmp	sl, r4
 80044ee:	db19      	blt.n	8004524 <_strtol_l.constprop.0+0xc0>
 80044f0:	fb06 4603 	mla	r6, r6, r3, r4
 80044f4:	f04f 0c01 	mov.w	ip, #1
 80044f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80044fc:	e7e8      	b.n	80044d0 <_strtol_l.constprop.0+0x6c>
 80044fe:	2c2b      	cmp	r4, #43	; 0x2b
 8004500:	bf04      	itt	eq
 8004502:	782c      	ldrbeq	r4, [r5, #0]
 8004504:	1cb5      	addeq	r5, r6, #2
 8004506:	e7ca      	b.n	800449e <_strtol_l.constprop.0+0x3a>
 8004508:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800450c:	f1be 0f19 	cmp.w	lr, #25
 8004510:	d801      	bhi.n	8004516 <_strtol_l.constprop.0+0xb2>
 8004512:	3c37      	subs	r4, #55	; 0x37
 8004514:	e7e2      	b.n	80044dc <_strtol_l.constprop.0+0x78>
 8004516:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800451a:	f1be 0f19 	cmp.w	lr, #25
 800451e:	d804      	bhi.n	800452a <_strtol_l.constprop.0+0xc6>
 8004520:	3c57      	subs	r4, #87	; 0x57
 8004522:	e7db      	b.n	80044dc <_strtol_l.constprop.0+0x78>
 8004524:	f04f 3cff 	mov.w	ip, #4294967295
 8004528:	e7e6      	b.n	80044f8 <_strtol_l.constprop.0+0x94>
 800452a:	f1bc 0f00 	cmp.w	ip, #0
 800452e:	da05      	bge.n	800453c <_strtol_l.constprop.0+0xd8>
 8004530:	2322      	movs	r3, #34	; 0x22
 8004532:	6003      	str	r3, [r0, #0]
 8004534:	4646      	mov	r6, r8
 8004536:	b942      	cbnz	r2, 800454a <_strtol_l.constprop.0+0xe6>
 8004538:	4630      	mov	r0, r6
 800453a:	e79e      	b.n	800447a <_strtol_l.constprop.0+0x16>
 800453c:	b107      	cbz	r7, 8004540 <_strtol_l.constprop.0+0xdc>
 800453e:	4276      	negs	r6, r6
 8004540:	2a00      	cmp	r2, #0
 8004542:	d0f9      	beq.n	8004538 <_strtol_l.constprop.0+0xd4>
 8004544:	f1bc 0f00 	cmp.w	ip, #0
 8004548:	d000      	beq.n	800454c <_strtol_l.constprop.0+0xe8>
 800454a:	1e69      	subs	r1, r5, #1
 800454c:	6011      	str	r1, [r2, #0]
 800454e:	e7f3      	b.n	8004538 <_strtol_l.constprop.0+0xd4>
 8004550:	2430      	movs	r4, #48	; 0x30
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1b1      	bne.n	80044ba <_strtol_l.constprop.0+0x56>
 8004556:	2308      	movs	r3, #8
 8004558:	e7af      	b.n	80044ba <_strtol_l.constprop.0+0x56>
 800455a:	2c30      	cmp	r4, #48	; 0x30
 800455c:	d0a5      	beq.n	80044aa <_strtol_l.constprop.0+0x46>
 800455e:	230a      	movs	r3, #10
 8004560:	e7ab      	b.n	80044ba <_strtol_l.constprop.0+0x56>
 8004562:	bf00      	nop
 8004564:	08004e91 	.word	0x08004e91

08004568 <strtol>:
 8004568:	4613      	mov	r3, r2
 800456a:	460a      	mov	r2, r1
 800456c:	4601      	mov	r1, r0
 800456e:	4802      	ldr	r0, [pc, #8]	; (8004578 <strtol+0x10>)
 8004570:	6800      	ldr	r0, [r0, #0]
 8004572:	f7ff bf77 	b.w	8004464 <_strtol_l.constprop.0>
 8004576:	bf00      	nop
 8004578:	2000000c 	.word	0x2000000c

0800457c <_vsiprintf_r>:
 800457c:	b500      	push	{lr}
 800457e:	b09b      	sub	sp, #108	; 0x6c
 8004580:	9100      	str	r1, [sp, #0]
 8004582:	9104      	str	r1, [sp, #16]
 8004584:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004588:	9105      	str	r1, [sp, #20]
 800458a:	9102      	str	r1, [sp, #8]
 800458c:	4905      	ldr	r1, [pc, #20]	; (80045a4 <_vsiprintf_r+0x28>)
 800458e:	9103      	str	r1, [sp, #12]
 8004590:	4669      	mov	r1, sp
 8004592:	f000 f86f 	bl	8004674 <_svfiprintf_r>
 8004596:	9b00      	ldr	r3, [sp, #0]
 8004598:	2200      	movs	r2, #0
 800459a:	701a      	strb	r2, [r3, #0]
 800459c:	b01b      	add	sp, #108	; 0x6c
 800459e:	f85d fb04 	ldr.w	pc, [sp], #4
 80045a2:	bf00      	nop
 80045a4:	ffff0208 	.word	0xffff0208

080045a8 <vsiprintf>:
 80045a8:	4613      	mov	r3, r2
 80045aa:	460a      	mov	r2, r1
 80045ac:	4601      	mov	r1, r0
 80045ae:	4802      	ldr	r0, [pc, #8]	; (80045b8 <vsiprintf+0x10>)
 80045b0:	6800      	ldr	r0, [r0, #0]
 80045b2:	f7ff bfe3 	b.w	800457c <_vsiprintf_r>
 80045b6:	bf00      	nop
 80045b8:	2000000c 	.word	0x2000000c

080045bc <__ssputs_r>:
 80045bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045c0:	688e      	ldr	r6, [r1, #8]
 80045c2:	429e      	cmp	r6, r3
 80045c4:	4682      	mov	sl, r0
 80045c6:	460c      	mov	r4, r1
 80045c8:	4690      	mov	r8, r2
 80045ca:	461f      	mov	r7, r3
 80045cc:	d838      	bhi.n	8004640 <__ssputs_r+0x84>
 80045ce:	898a      	ldrh	r2, [r1, #12]
 80045d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80045d4:	d032      	beq.n	800463c <__ssputs_r+0x80>
 80045d6:	6825      	ldr	r5, [r4, #0]
 80045d8:	6909      	ldr	r1, [r1, #16]
 80045da:	eba5 0901 	sub.w	r9, r5, r1
 80045de:	6965      	ldr	r5, [r4, #20]
 80045e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80045e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80045e8:	3301      	adds	r3, #1
 80045ea:	444b      	add	r3, r9
 80045ec:	106d      	asrs	r5, r5, #1
 80045ee:	429d      	cmp	r5, r3
 80045f0:	bf38      	it	cc
 80045f2:	461d      	movcc	r5, r3
 80045f4:	0553      	lsls	r3, r2, #21
 80045f6:	d531      	bpl.n	800465c <__ssputs_r+0xa0>
 80045f8:	4629      	mov	r1, r5
 80045fa:	f000 fb55 	bl	8004ca8 <_malloc_r>
 80045fe:	4606      	mov	r6, r0
 8004600:	b950      	cbnz	r0, 8004618 <__ssputs_r+0x5c>
 8004602:	230c      	movs	r3, #12
 8004604:	f8ca 3000 	str.w	r3, [sl]
 8004608:	89a3      	ldrh	r3, [r4, #12]
 800460a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800460e:	81a3      	strh	r3, [r4, #12]
 8004610:	f04f 30ff 	mov.w	r0, #4294967295
 8004614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004618:	6921      	ldr	r1, [r4, #16]
 800461a:	464a      	mov	r2, r9
 800461c:	f7ff ff0c 	bl	8004438 <memcpy>
 8004620:	89a3      	ldrh	r3, [r4, #12]
 8004622:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800462a:	81a3      	strh	r3, [r4, #12]
 800462c:	6126      	str	r6, [r4, #16]
 800462e:	6165      	str	r5, [r4, #20]
 8004630:	444e      	add	r6, r9
 8004632:	eba5 0509 	sub.w	r5, r5, r9
 8004636:	6026      	str	r6, [r4, #0]
 8004638:	60a5      	str	r5, [r4, #8]
 800463a:	463e      	mov	r6, r7
 800463c:	42be      	cmp	r6, r7
 800463e:	d900      	bls.n	8004642 <__ssputs_r+0x86>
 8004640:	463e      	mov	r6, r7
 8004642:	6820      	ldr	r0, [r4, #0]
 8004644:	4632      	mov	r2, r6
 8004646:	4641      	mov	r1, r8
 8004648:	f000 faa8 	bl	8004b9c <memmove>
 800464c:	68a3      	ldr	r3, [r4, #8]
 800464e:	1b9b      	subs	r3, r3, r6
 8004650:	60a3      	str	r3, [r4, #8]
 8004652:	6823      	ldr	r3, [r4, #0]
 8004654:	4433      	add	r3, r6
 8004656:	6023      	str	r3, [r4, #0]
 8004658:	2000      	movs	r0, #0
 800465a:	e7db      	b.n	8004614 <__ssputs_r+0x58>
 800465c:	462a      	mov	r2, r5
 800465e:	f000 fb97 	bl	8004d90 <_realloc_r>
 8004662:	4606      	mov	r6, r0
 8004664:	2800      	cmp	r0, #0
 8004666:	d1e1      	bne.n	800462c <__ssputs_r+0x70>
 8004668:	6921      	ldr	r1, [r4, #16]
 800466a:	4650      	mov	r0, sl
 800466c:	f000 fab0 	bl	8004bd0 <_free_r>
 8004670:	e7c7      	b.n	8004602 <__ssputs_r+0x46>
	...

08004674 <_svfiprintf_r>:
 8004674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004678:	4698      	mov	r8, r3
 800467a:	898b      	ldrh	r3, [r1, #12]
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	b09d      	sub	sp, #116	; 0x74
 8004680:	4607      	mov	r7, r0
 8004682:	460d      	mov	r5, r1
 8004684:	4614      	mov	r4, r2
 8004686:	d50e      	bpl.n	80046a6 <_svfiprintf_r+0x32>
 8004688:	690b      	ldr	r3, [r1, #16]
 800468a:	b963      	cbnz	r3, 80046a6 <_svfiprintf_r+0x32>
 800468c:	2140      	movs	r1, #64	; 0x40
 800468e:	f000 fb0b 	bl	8004ca8 <_malloc_r>
 8004692:	6028      	str	r0, [r5, #0]
 8004694:	6128      	str	r0, [r5, #16]
 8004696:	b920      	cbnz	r0, 80046a2 <_svfiprintf_r+0x2e>
 8004698:	230c      	movs	r3, #12
 800469a:	603b      	str	r3, [r7, #0]
 800469c:	f04f 30ff 	mov.w	r0, #4294967295
 80046a0:	e0d1      	b.n	8004846 <_svfiprintf_r+0x1d2>
 80046a2:	2340      	movs	r3, #64	; 0x40
 80046a4:	616b      	str	r3, [r5, #20]
 80046a6:	2300      	movs	r3, #0
 80046a8:	9309      	str	r3, [sp, #36]	; 0x24
 80046aa:	2320      	movs	r3, #32
 80046ac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80046b4:	2330      	movs	r3, #48	; 0x30
 80046b6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004860 <_svfiprintf_r+0x1ec>
 80046ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046be:	f04f 0901 	mov.w	r9, #1
 80046c2:	4623      	mov	r3, r4
 80046c4:	469a      	mov	sl, r3
 80046c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80046ca:	b10a      	cbz	r2, 80046d0 <_svfiprintf_r+0x5c>
 80046cc:	2a25      	cmp	r2, #37	; 0x25
 80046ce:	d1f9      	bne.n	80046c4 <_svfiprintf_r+0x50>
 80046d0:	ebba 0b04 	subs.w	fp, sl, r4
 80046d4:	d00b      	beq.n	80046ee <_svfiprintf_r+0x7a>
 80046d6:	465b      	mov	r3, fp
 80046d8:	4622      	mov	r2, r4
 80046da:	4629      	mov	r1, r5
 80046dc:	4638      	mov	r0, r7
 80046de:	f7ff ff6d 	bl	80045bc <__ssputs_r>
 80046e2:	3001      	adds	r0, #1
 80046e4:	f000 80aa 	beq.w	800483c <_svfiprintf_r+0x1c8>
 80046e8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80046ea:	445a      	add	r2, fp
 80046ec:	9209      	str	r2, [sp, #36]	; 0x24
 80046ee:	f89a 3000 	ldrb.w	r3, [sl]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 80a2 	beq.w	800483c <_svfiprintf_r+0x1c8>
 80046f8:	2300      	movs	r3, #0
 80046fa:	f04f 32ff 	mov.w	r2, #4294967295
 80046fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004702:	f10a 0a01 	add.w	sl, sl, #1
 8004706:	9304      	str	r3, [sp, #16]
 8004708:	9307      	str	r3, [sp, #28]
 800470a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800470e:	931a      	str	r3, [sp, #104]	; 0x68
 8004710:	4654      	mov	r4, sl
 8004712:	2205      	movs	r2, #5
 8004714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004718:	4851      	ldr	r0, [pc, #324]	; (8004860 <_svfiprintf_r+0x1ec>)
 800471a:	f7fb fda9 	bl	8000270 <memchr>
 800471e:	9a04      	ldr	r2, [sp, #16]
 8004720:	b9d8      	cbnz	r0, 800475a <_svfiprintf_r+0xe6>
 8004722:	06d0      	lsls	r0, r2, #27
 8004724:	bf44      	itt	mi
 8004726:	2320      	movmi	r3, #32
 8004728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800472c:	0711      	lsls	r1, r2, #28
 800472e:	bf44      	itt	mi
 8004730:	232b      	movmi	r3, #43	; 0x2b
 8004732:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004736:	f89a 3000 	ldrb.w	r3, [sl]
 800473a:	2b2a      	cmp	r3, #42	; 0x2a
 800473c:	d015      	beq.n	800476a <_svfiprintf_r+0xf6>
 800473e:	9a07      	ldr	r2, [sp, #28]
 8004740:	4654      	mov	r4, sl
 8004742:	2000      	movs	r0, #0
 8004744:	f04f 0c0a 	mov.w	ip, #10
 8004748:	4621      	mov	r1, r4
 800474a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800474e:	3b30      	subs	r3, #48	; 0x30
 8004750:	2b09      	cmp	r3, #9
 8004752:	d94e      	bls.n	80047f2 <_svfiprintf_r+0x17e>
 8004754:	b1b0      	cbz	r0, 8004784 <_svfiprintf_r+0x110>
 8004756:	9207      	str	r2, [sp, #28]
 8004758:	e014      	b.n	8004784 <_svfiprintf_r+0x110>
 800475a:	eba0 0308 	sub.w	r3, r0, r8
 800475e:	fa09 f303 	lsl.w	r3, r9, r3
 8004762:	4313      	orrs	r3, r2
 8004764:	9304      	str	r3, [sp, #16]
 8004766:	46a2      	mov	sl, r4
 8004768:	e7d2      	b.n	8004710 <_svfiprintf_r+0x9c>
 800476a:	9b03      	ldr	r3, [sp, #12]
 800476c:	1d19      	adds	r1, r3, #4
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	9103      	str	r1, [sp, #12]
 8004772:	2b00      	cmp	r3, #0
 8004774:	bfbb      	ittet	lt
 8004776:	425b      	neglt	r3, r3
 8004778:	f042 0202 	orrlt.w	r2, r2, #2
 800477c:	9307      	strge	r3, [sp, #28]
 800477e:	9307      	strlt	r3, [sp, #28]
 8004780:	bfb8      	it	lt
 8004782:	9204      	strlt	r2, [sp, #16]
 8004784:	7823      	ldrb	r3, [r4, #0]
 8004786:	2b2e      	cmp	r3, #46	; 0x2e
 8004788:	d10c      	bne.n	80047a4 <_svfiprintf_r+0x130>
 800478a:	7863      	ldrb	r3, [r4, #1]
 800478c:	2b2a      	cmp	r3, #42	; 0x2a
 800478e:	d135      	bne.n	80047fc <_svfiprintf_r+0x188>
 8004790:	9b03      	ldr	r3, [sp, #12]
 8004792:	1d1a      	adds	r2, r3, #4
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	9203      	str	r2, [sp, #12]
 8004798:	2b00      	cmp	r3, #0
 800479a:	bfb8      	it	lt
 800479c:	f04f 33ff 	movlt.w	r3, #4294967295
 80047a0:	3402      	adds	r4, #2
 80047a2:	9305      	str	r3, [sp, #20]
 80047a4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004870 <_svfiprintf_r+0x1fc>
 80047a8:	7821      	ldrb	r1, [r4, #0]
 80047aa:	2203      	movs	r2, #3
 80047ac:	4650      	mov	r0, sl
 80047ae:	f7fb fd5f 	bl	8000270 <memchr>
 80047b2:	b140      	cbz	r0, 80047c6 <_svfiprintf_r+0x152>
 80047b4:	2340      	movs	r3, #64	; 0x40
 80047b6:	eba0 000a 	sub.w	r0, r0, sl
 80047ba:	fa03 f000 	lsl.w	r0, r3, r0
 80047be:	9b04      	ldr	r3, [sp, #16]
 80047c0:	4303      	orrs	r3, r0
 80047c2:	3401      	adds	r4, #1
 80047c4:	9304      	str	r3, [sp, #16]
 80047c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047ca:	4826      	ldr	r0, [pc, #152]	; (8004864 <_svfiprintf_r+0x1f0>)
 80047cc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80047d0:	2206      	movs	r2, #6
 80047d2:	f7fb fd4d 	bl	8000270 <memchr>
 80047d6:	2800      	cmp	r0, #0
 80047d8:	d038      	beq.n	800484c <_svfiprintf_r+0x1d8>
 80047da:	4b23      	ldr	r3, [pc, #140]	; (8004868 <_svfiprintf_r+0x1f4>)
 80047dc:	bb1b      	cbnz	r3, 8004826 <_svfiprintf_r+0x1b2>
 80047de:	9b03      	ldr	r3, [sp, #12]
 80047e0:	3307      	adds	r3, #7
 80047e2:	f023 0307 	bic.w	r3, r3, #7
 80047e6:	3308      	adds	r3, #8
 80047e8:	9303      	str	r3, [sp, #12]
 80047ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047ec:	4433      	add	r3, r6
 80047ee:	9309      	str	r3, [sp, #36]	; 0x24
 80047f0:	e767      	b.n	80046c2 <_svfiprintf_r+0x4e>
 80047f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80047f6:	460c      	mov	r4, r1
 80047f8:	2001      	movs	r0, #1
 80047fa:	e7a5      	b.n	8004748 <_svfiprintf_r+0xd4>
 80047fc:	2300      	movs	r3, #0
 80047fe:	3401      	adds	r4, #1
 8004800:	9305      	str	r3, [sp, #20]
 8004802:	4619      	mov	r1, r3
 8004804:	f04f 0c0a 	mov.w	ip, #10
 8004808:	4620      	mov	r0, r4
 800480a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800480e:	3a30      	subs	r2, #48	; 0x30
 8004810:	2a09      	cmp	r2, #9
 8004812:	d903      	bls.n	800481c <_svfiprintf_r+0x1a8>
 8004814:	2b00      	cmp	r3, #0
 8004816:	d0c5      	beq.n	80047a4 <_svfiprintf_r+0x130>
 8004818:	9105      	str	r1, [sp, #20]
 800481a:	e7c3      	b.n	80047a4 <_svfiprintf_r+0x130>
 800481c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004820:	4604      	mov	r4, r0
 8004822:	2301      	movs	r3, #1
 8004824:	e7f0      	b.n	8004808 <_svfiprintf_r+0x194>
 8004826:	ab03      	add	r3, sp, #12
 8004828:	9300      	str	r3, [sp, #0]
 800482a:	462a      	mov	r2, r5
 800482c:	4b0f      	ldr	r3, [pc, #60]	; (800486c <_svfiprintf_r+0x1f8>)
 800482e:	a904      	add	r1, sp, #16
 8004830:	4638      	mov	r0, r7
 8004832:	f3af 8000 	nop.w
 8004836:	1c42      	adds	r2, r0, #1
 8004838:	4606      	mov	r6, r0
 800483a:	d1d6      	bne.n	80047ea <_svfiprintf_r+0x176>
 800483c:	89ab      	ldrh	r3, [r5, #12]
 800483e:	065b      	lsls	r3, r3, #25
 8004840:	f53f af2c 	bmi.w	800469c <_svfiprintf_r+0x28>
 8004844:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004846:	b01d      	add	sp, #116	; 0x74
 8004848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800484c:	ab03      	add	r3, sp, #12
 800484e:	9300      	str	r3, [sp, #0]
 8004850:	462a      	mov	r2, r5
 8004852:	4b06      	ldr	r3, [pc, #24]	; (800486c <_svfiprintf_r+0x1f8>)
 8004854:	a904      	add	r1, sp, #16
 8004856:	4638      	mov	r0, r7
 8004858:	f000 f87a 	bl	8004950 <_printf_i>
 800485c:	e7eb      	b.n	8004836 <_svfiprintf_r+0x1c2>
 800485e:	bf00      	nop
 8004860:	08004f91 	.word	0x08004f91
 8004864:	08004f9b 	.word	0x08004f9b
 8004868:	00000000 	.word	0x00000000
 800486c:	080045bd 	.word	0x080045bd
 8004870:	08004f97 	.word	0x08004f97

08004874 <_printf_common>:
 8004874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004878:	4616      	mov	r6, r2
 800487a:	4699      	mov	r9, r3
 800487c:	688a      	ldr	r2, [r1, #8]
 800487e:	690b      	ldr	r3, [r1, #16]
 8004880:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004884:	4293      	cmp	r3, r2
 8004886:	bfb8      	it	lt
 8004888:	4613      	movlt	r3, r2
 800488a:	6033      	str	r3, [r6, #0]
 800488c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004890:	4607      	mov	r7, r0
 8004892:	460c      	mov	r4, r1
 8004894:	b10a      	cbz	r2, 800489a <_printf_common+0x26>
 8004896:	3301      	adds	r3, #1
 8004898:	6033      	str	r3, [r6, #0]
 800489a:	6823      	ldr	r3, [r4, #0]
 800489c:	0699      	lsls	r1, r3, #26
 800489e:	bf42      	ittt	mi
 80048a0:	6833      	ldrmi	r3, [r6, #0]
 80048a2:	3302      	addmi	r3, #2
 80048a4:	6033      	strmi	r3, [r6, #0]
 80048a6:	6825      	ldr	r5, [r4, #0]
 80048a8:	f015 0506 	ands.w	r5, r5, #6
 80048ac:	d106      	bne.n	80048bc <_printf_common+0x48>
 80048ae:	f104 0a19 	add.w	sl, r4, #25
 80048b2:	68e3      	ldr	r3, [r4, #12]
 80048b4:	6832      	ldr	r2, [r6, #0]
 80048b6:	1a9b      	subs	r3, r3, r2
 80048b8:	42ab      	cmp	r3, r5
 80048ba:	dc26      	bgt.n	800490a <_printf_common+0x96>
 80048bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048c0:	1e13      	subs	r3, r2, #0
 80048c2:	6822      	ldr	r2, [r4, #0]
 80048c4:	bf18      	it	ne
 80048c6:	2301      	movne	r3, #1
 80048c8:	0692      	lsls	r2, r2, #26
 80048ca:	d42b      	bmi.n	8004924 <_printf_common+0xb0>
 80048cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048d0:	4649      	mov	r1, r9
 80048d2:	4638      	mov	r0, r7
 80048d4:	47c0      	blx	r8
 80048d6:	3001      	adds	r0, #1
 80048d8:	d01e      	beq.n	8004918 <_printf_common+0xa4>
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	68e5      	ldr	r5, [r4, #12]
 80048de:	6832      	ldr	r2, [r6, #0]
 80048e0:	f003 0306 	and.w	r3, r3, #6
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	bf08      	it	eq
 80048e8:	1aad      	subeq	r5, r5, r2
 80048ea:	68a3      	ldr	r3, [r4, #8]
 80048ec:	6922      	ldr	r2, [r4, #16]
 80048ee:	bf0c      	ite	eq
 80048f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80048f4:	2500      	movne	r5, #0
 80048f6:	4293      	cmp	r3, r2
 80048f8:	bfc4      	itt	gt
 80048fa:	1a9b      	subgt	r3, r3, r2
 80048fc:	18ed      	addgt	r5, r5, r3
 80048fe:	2600      	movs	r6, #0
 8004900:	341a      	adds	r4, #26
 8004902:	42b5      	cmp	r5, r6
 8004904:	d11a      	bne.n	800493c <_printf_common+0xc8>
 8004906:	2000      	movs	r0, #0
 8004908:	e008      	b.n	800491c <_printf_common+0xa8>
 800490a:	2301      	movs	r3, #1
 800490c:	4652      	mov	r2, sl
 800490e:	4649      	mov	r1, r9
 8004910:	4638      	mov	r0, r7
 8004912:	47c0      	blx	r8
 8004914:	3001      	adds	r0, #1
 8004916:	d103      	bne.n	8004920 <_printf_common+0xac>
 8004918:	f04f 30ff 	mov.w	r0, #4294967295
 800491c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004920:	3501      	adds	r5, #1
 8004922:	e7c6      	b.n	80048b2 <_printf_common+0x3e>
 8004924:	18e1      	adds	r1, r4, r3
 8004926:	1c5a      	adds	r2, r3, #1
 8004928:	2030      	movs	r0, #48	; 0x30
 800492a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800492e:	4422      	add	r2, r4
 8004930:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004934:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004938:	3302      	adds	r3, #2
 800493a:	e7c7      	b.n	80048cc <_printf_common+0x58>
 800493c:	2301      	movs	r3, #1
 800493e:	4622      	mov	r2, r4
 8004940:	4649      	mov	r1, r9
 8004942:	4638      	mov	r0, r7
 8004944:	47c0      	blx	r8
 8004946:	3001      	adds	r0, #1
 8004948:	d0e6      	beq.n	8004918 <_printf_common+0xa4>
 800494a:	3601      	adds	r6, #1
 800494c:	e7d9      	b.n	8004902 <_printf_common+0x8e>
	...

08004950 <_printf_i>:
 8004950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004954:	7e0f      	ldrb	r7, [r1, #24]
 8004956:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004958:	2f78      	cmp	r7, #120	; 0x78
 800495a:	4691      	mov	r9, r2
 800495c:	4680      	mov	r8, r0
 800495e:	460c      	mov	r4, r1
 8004960:	469a      	mov	sl, r3
 8004962:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004966:	d807      	bhi.n	8004978 <_printf_i+0x28>
 8004968:	2f62      	cmp	r7, #98	; 0x62
 800496a:	d80a      	bhi.n	8004982 <_printf_i+0x32>
 800496c:	2f00      	cmp	r7, #0
 800496e:	f000 80d8 	beq.w	8004b22 <_printf_i+0x1d2>
 8004972:	2f58      	cmp	r7, #88	; 0x58
 8004974:	f000 80a3 	beq.w	8004abe <_printf_i+0x16e>
 8004978:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800497c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004980:	e03a      	b.n	80049f8 <_printf_i+0xa8>
 8004982:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004986:	2b15      	cmp	r3, #21
 8004988:	d8f6      	bhi.n	8004978 <_printf_i+0x28>
 800498a:	a101      	add	r1, pc, #4	; (adr r1, 8004990 <_printf_i+0x40>)
 800498c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004990:	080049e9 	.word	0x080049e9
 8004994:	080049fd 	.word	0x080049fd
 8004998:	08004979 	.word	0x08004979
 800499c:	08004979 	.word	0x08004979
 80049a0:	08004979 	.word	0x08004979
 80049a4:	08004979 	.word	0x08004979
 80049a8:	080049fd 	.word	0x080049fd
 80049ac:	08004979 	.word	0x08004979
 80049b0:	08004979 	.word	0x08004979
 80049b4:	08004979 	.word	0x08004979
 80049b8:	08004979 	.word	0x08004979
 80049bc:	08004b09 	.word	0x08004b09
 80049c0:	08004a2d 	.word	0x08004a2d
 80049c4:	08004aeb 	.word	0x08004aeb
 80049c8:	08004979 	.word	0x08004979
 80049cc:	08004979 	.word	0x08004979
 80049d0:	08004b2b 	.word	0x08004b2b
 80049d4:	08004979 	.word	0x08004979
 80049d8:	08004a2d 	.word	0x08004a2d
 80049dc:	08004979 	.word	0x08004979
 80049e0:	08004979 	.word	0x08004979
 80049e4:	08004af3 	.word	0x08004af3
 80049e8:	682b      	ldr	r3, [r5, #0]
 80049ea:	1d1a      	adds	r2, r3, #4
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	602a      	str	r2, [r5, #0]
 80049f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0a3      	b.n	8004b44 <_printf_i+0x1f4>
 80049fc:	6820      	ldr	r0, [r4, #0]
 80049fe:	6829      	ldr	r1, [r5, #0]
 8004a00:	0606      	lsls	r6, r0, #24
 8004a02:	f101 0304 	add.w	r3, r1, #4
 8004a06:	d50a      	bpl.n	8004a1e <_printf_i+0xce>
 8004a08:	680e      	ldr	r6, [r1, #0]
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	2e00      	cmp	r6, #0
 8004a0e:	da03      	bge.n	8004a18 <_printf_i+0xc8>
 8004a10:	232d      	movs	r3, #45	; 0x2d
 8004a12:	4276      	negs	r6, r6
 8004a14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a18:	485e      	ldr	r0, [pc, #376]	; (8004b94 <_printf_i+0x244>)
 8004a1a:	230a      	movs	r3, #10
 8004a1c:	e019      	b.n	8004a52 <_printf_i+0x102>
 8004a1e:	680e      	ldr	r6, [r1, #0]
 8004a20:	602b      	str	r3, [r5, #0]
 8004a22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a26:	bf18      	it	ne
 8004a28:	b236      	sxthne	r6, r6
 8004a2a:	e7ef      	b.n	8004a0c <_printf_i+0xbc>
 8004a2c:	682b      	ldr	r3, [r5, #0]
 8004a2e:	6820      	ldr	r0, [r4, #0]
 8004a30:	1d19      	adds	r1, r3, #4
 8004a32:	6029      	str	r1, [r5, #0]
 8004a34:	0601      	lsls	r1, r0, #24
 8004a36:	d501      	bpl.n	8004a3c <_printf_i+0xec>
 8004a38:	681e      	ldr	r6, [r3, #0]
 8004a3a:	e002      	b.n	8004a42 <_printf_i+0xf2>
 8004a3c:	0646      	lsls	r6, r0, #25
 8004a3e:	d5fb      	bpl.n	8004a38 <_printf_i+0xe8>
 8004a40:	881e      	ldrh	r6, [r3, #0]
 8004a42:	4854      	ldr	r0, [pc, #336]	; (8004b94 <_printf_i+0x244>)
 8004a44:	2f6f      	cmp	r7, #111	; 0x6f
 8004a46:	bf0c      	ite	eq
 8004a48:	2308      	moveq	r3, #8
 8004a4a:	230a      	movne	r3, #10
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a52:	6865      	ldr	r5, [r4, #4]
 8004a54:	60a5      	str	r5, [r4, #8]
 8004a56:	2d00      	cmp	r5, #0
 8004a58:	bfa2      	ittt	ge
 8004a5a:	6821      	ldrge	r1, [r4, #0]
 8004a5c:	f021 0104 	bicge.w	r1, r1, #4
 8004a60:	6021      	strge	r1, [r4, #0]
 8004a62:	b90e      	cbnz	r6, 8004a68 <_printf_i+0x118>
 8004a64:	2d00      	cmp	r5, #0
 8004a66:	d04d      	beq.n	8004b04 <_printf_i+0x1b4>
 8004a68:	4615      	mov	r5, r2
 8004a6a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a6e:	fb03 6711 	mls	r7, r3, r1, r6
 8004a72:	5dc7      	ldrb	r7, [r0, r7]
 8004a74:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004a78:	4637      	mov	r7, r6
 8004a7a:	42bb      	cmp	r3, r7
 8004a7c:	460e      	mov	r6, r1
 8004a7e:	d9f4      	bls.n	8004a6a <_printf_i+0x11a>
 8004a80:	2b08      	cmp	r3, #8
 8004a82:	d10b      	bne.n	8004a9c <_printf_i+0x14c>
 8004a84:	6823      	ldr	r3, [r4, #0]
 8004a86:	07de      	lsls	r6, r3, #31
 8004a88:	d508      	bpl.n	8004a9c <_printf_i+0x14c>
 8004a8a:	6923      	ldr	r3, [r4, #16]
 8004a8c:	6861      	ldr	r1, [r4, #4]
 8004a8e:	4299      	cmp	r1, r3
 8004a90:	bfde      	ittt	le
 8004a92:	2330      	movle	r3, #48	; 0x30
 8004a94:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a98:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004a9c:	1b52      	subs	r2, r2, r5
 8004a9e:	6122      	str	r2, [r4, #16]
 8004aa0:	f8cd a000 	str.w	sl, [sp]
 8004aa4:	464b      	mov	r3, r9
 8004aa6:	aa03      	add	r2, sp, #12
 8004aa8:	4621      	mov	r1, r4
 8004aaa:	4640      	mov	r0, r8
 8004aac:	f7ff fee2 	bl	8004874 <_printf_common>
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	d14c      	bne.n	8004b4e <_printf_i+0x1fe>
 8004ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8004ab8:	b004      	add	sp, #16
 8004aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004abe:	4835      	ldr	r0, [pc, #212]	; (8004b94 <_printf_i+0x244>)
 8004ac0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ac4:	6829      	ldr	r1, [r5, #0]
 8004ac6:	6823      	ldr	r3, [r4, #0]
 8004ac8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004acc:	6029      	str	r1, [r5, #0]
 8004ace:	061d      	lsls	r5, r3, #24
 8004ad0:	d514      	bpl.n	8004afc <_printf_i+0x1ac>
 8004ad2:	07df      	lsls	r7, r3, #31
 8004ad4:	bf44      	itt	mi
 8004ad6:	f043 0320 	orrmi.w	r3, r3, #32
 8004ada:	6023      	strmi	r3, [r4, #0]
 8004adc:	b91e      	cbnz	r6, 8004ae6 <_printf_i+0x196>
 8004ade:	6823      	ldr	r3, [r4, #0]
 8004ae0:	f023 0320 	bic.w	r3, r3, #32
 8004ae4:	6023      	str	r3, [r4, #0]
 8004ae6:	2310      	movs	r3, #16
 8004ae8:	e7b0      	b.n	8004a4c <_printf_i+0xfc>
 8004aea:	6823      	ldr	r3, [r4, #0]
 8004aec:	f043 0320 	orr.w	r3, r3, #32
 8004af0:	6023      	str	r3, [r4, #0]
 8004af2:	2378      	movs	r3, #120	; 0x78
 8004af4:	4828      	ldr	r0, [pc, #160]	; (8004b98 <_printf_i+0x248>)
 8004af6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004afa:	e7e3      	b.n	8004ac4 <_printf_i+0x174>
 8004afc:	0659      	lsls	r1, r3, #25
 8004afe:	bf48      	it	mi
 8004b00:	b2b6      	uxthmi	r6, r6
 8004b02:	e7e6      	b.n	8004ad2 <_printf_i+0x182>
 8004b04:	4615      	mov	r5, r2
 8004b06:	e7bb      	b.n	8004a80 <_printf_i+0x130>
 8004b08:	682b      	ldr	r3, [r5, #0]
 8004b0a:	6826      	ldr	r6, [r4, #0]
 8004b0c:	6961      	ldr	r1, [r4, #20]
 8004b0e:	1d18      	adds	r0, r3, #4
 8004b10:	6028      	str	r0, [r5, #0]
 8004b12:	0635      	lsls	r5, r6, #24
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	d501      	bpl.n	8004b1c <_printf_i+0x1cc>
 8004b18:	6019      	str	r1, [r3, #0]
 8004b1a:	e002      	b.n	8004b22 <_printf_i+0x1d2>
 8004b1c:	0670      	lsls	r0, r6, #25
 8004b1e:	d5fb      	bpl.n	8004b18 <_printf_i+0x1c8>
 8004b20:	8019      	strh	r1, [r3, #0]
 8004b22:	2300      	movs	r3, #0
 8004b24:	6123      	str	r3, [r4, #16]
 8004b26:	4615      	mov	r5, r2
 8004b28:	e7ba      	b.n	8004aa0 <_printf_i+0x150>
 8004b2a:	682b      	ldr	r3, [r5, #0]
 8004b2c:	1d1a      	adds	r2, r3, #4
 8004b2e:	602a      	str	r2, [r5, #0]
 8004b30:	681d      	ldr	r5, [r3, #0]
 8004b32:	6862      	ldr	r2, [r4, #4]
 8004b34:	2100      	movs	r1, #0
 8004b36:	4628      	mov	r0, r5
 8004b38:	f7fb fb9a 	bl	8000270 <memchr>
 8004b3c:	b108      	cbz	r0, 8004b42 <_printf_i+0x1f2>
 8004b3e:	1b40      	subs	r0, r0, r5
 8004b40:	6060      	str	r0, [r4, #4]
 8004b42:	6863      	ldr	r3, [r4, #4]
 8004b44:	6123      	str	r3, [r4, #16]
 8004b46:	2300      	movs	r3, #0
 8004b48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b4c:	e7a8      	b.n	8004aa0 <_printf_i+0x150>
 8004b4e:	6923      	ldr	r3, [r4, #16]
 8004b50:	462a      	mov	r2, r5
 8004b52:	4649      	mov	r1, r9
 8004b54:	4640      	mov	r0, r8
 8004b56:	47d0      	blx	sl
 8004b58:	3001      	adds	r0, #1
 8004b5a:	d0ab      	beq.n	8004ab4 <_printf_i+0x164>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	079b      	lsls	r3, r3, #30
 8004b60:	d413      	bmi.n	8004b8a <_printf_i+0x23a>
 8004b62:	68e0      	ldr	r0, [r4, #12]
 8004b64:	9b03      	ldr	r3, [sp, #12]
 8004b66:	4298      	cmp	r0, r3
 8004b68:	bfb8      	it	lt
 8004b6a:	4618      	movlt	r0, r3
 8004b6c:	e7a4      	b.n	8004ab8 <_printf_i+0x168>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	4632      	mov	r2, r6
 8004b72:	4649      	mov	r1, r9
 8004b74:	4640      	mov	r0, r8
 8004b76:	47d0      	blx	sl
 8004b78:	3001      	adds	r0, #1
 8004b7a:	d09b      	beq.n	8004ab4 <_printf_i+0x164>
 8004b7c:	3501      	adds	r5, #1
 8004b7e:	68e3      	ldr	r3, [r4, #12]
 8004b80:	9903      	ldr	r1, [sp, #12]
 8004b82:	1a5b      	subs	r3, r3, r1
 8004b84:	42ab      	cmp	r3, r5
 8004b86:	dcf2      	bgt.n	8004b6e <_printf_i+0x21e>
 8004b88:	e7eb      	b.n	8004b62 <_printf_i+0x212>
 8004b8a:	2500      	movs	r5, #0
 8004b8c:	f104 0619 	add.w	r6, r4, #25
 8004b90:	e7f5      	b.n	8004b7e <_printf_i+0x22e>
 8004b92:	bf00      	nop
 8004b94:	08004fa2 	.word	0x08004fa2
 8004b98:	08004fb3 	.word	0x08004fb3

08004b9c <memmove>:
 8004b9c:	4288      	cmp	r0, r1
 8004b9e:	b510      	push	{r4, lr}
 8004ba0:	eb01 0402 	add.w	r4, r1, r2
 8004ba4:	d902      	bls.n	8004bac <memmove+0x10>
 8004ba6:	4284      	cmp	r4, r0
 8004ba8:	4623      	mov	r3, r4
 8004baa:	d807      	bhi.n	8004bbc <memmove+0x20>
 8004bac:	1e43      	subs	r3, r0, #1
 8004bae:	42a1      	cmp	r1, r4
 8004bb0:	d008      	beq.n	8004bc4 <memmove+0x28>
 8004bb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004bb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004bba:	e7f8      	b.n	8004bae <memmove+0x12>
 8004bbc:	4402      	add	r2, r0
 8004bbe:	4601      	mov	r1, r0
 8004bc0:	428a      	cmp	r2, r1
 8004bc2:	d100      	bne.n	8004bc6 <memmove+0x2a>
 8004bc4:	bd10      	pop	{r4, pc}
 8004bc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004bca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004bce:	e7f7      	b.n	8004bc0 <memmove+0x24>

08004bd0 <_free_r>:
 8004bd0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004bd2:	2900      	cmp	r1, #0
 8004bd4:	d044      	beq.n	8004c60 <_free_r+0x90>
 8004bd6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bda:	9001      	str	r0, [sp, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f1a1 0404 	sub.w	r4, r1, #4
 8004be2:	bfb8      	it	lt
 8004be4:	18e4      	addlt	r4, r4, r3
 8004be6:	f000 f913 	bl	8004e10 <__malloc_lock>
 8004bea:	4a1e      	ldr	r2, [pc, #120]	; (8004c64 <_free_r+0x94>)
 8004bec:	9801      	ldr	r0, [sp, #4]
 8004bee:	6813      	ldr	r3, [r2, #0]
 8004bf0:	b933      	cbnz	r3, 8004c00 <_free_r+0x30>
 8004bf2:	6063      	str	r3, [r4, #4]
 8004bf4:	6014      	str	r4, [r2, #0]
 8004bf6:	b003      	add	sp, #12
 8004bf8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004bfc:	f000 b90e 	b.w	8004e1c <__malloc_unlock>
 8004c00:	42a3      	cmp	r3, r4
 8004c02:	d908      	bls.n	8004c16 <_free_r+0x46>
 8004c04:	6825      	ldr	r5, [r4, #0]
 8004c06:	1961      	adds	r1, r4, r5
 8004c08:	428b      	cmp	r3, r1
 8004c0a:	bf01      	itttt	eq
 8004c0c:	6819      	ldreq	r1, [r3, #0]
 8004c0e:	685b      	ldreq	r3, [r3, #4]
 8004c10:	1949      	addeq	r1, r1, r5
 8004c12:	6021      	streq	r1, [r4, #0]
 8004c14:	e7ed      	b.n	8004bf2 <_free_r+0x22>
 8004c16:	461a      	mov	r2, r3
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	b10b      	cbz	r3, 8004c20 <_free_r+0x50>
 8004c1c:	42a3      	cmp	r3, r4
 8004c1e:	d9fa      	bls.n	8004c16 <_free_r+0x46>
 8004c20:	6811      	ldr	r1, [r2, #0]
 8004c22:	1855      	adds	r5, r2, r1
 8004c24:	42a5      	cmp	r5, r4
 8004c26:	d10b      	bne.n	8004c40 <_free_r+0x70>
 8004c28:	6824      	ldr	r4, [r4, #0]
 8004c2a:	4421      	add	r1, r4
 8004c2c:	1854      	adds	r4, r2, r1
 8004c2e:	42a3      	cmp	r3, r4
 8004c30:	6011      	str	r1, [r2, #0]
 8004c32:	d1e0      	bne.n	8004bf6 <_free_r+0x26>
 8004c34:	681c      	ldr	r4, [r3, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	6053      	str	r3, [r2, #4]
 8004c3a:	4421      	add	r1, r4
 8004c3c:	6011      	str	r1, [r2, #0]
 8004c3e:	e7da      	b.n	8004bf6 <_free_r+0x26>
 8004c40:	d902      	bls.n	8004c48 <_free_r+0x78>
 8004c42:	230c      	movs	r3, #12
 8004c44:	6003      	str	r3, [r0, #0]
 8004c46:	e7d6      	b.n	8004bf6 <_free_r+0x26>
 8004c48:	6825      	ldr	r5, [r4, #0]
 8004c4a:	1961      	adds	r1, r4, r5
 8004c4c:	428b      	cmp	r3, r1
 8004c4e:	bf04      	itt	eq
 8004c50:	6819      	ldreq	r1, [r3, #0]
 8004c52:	685b      	ldreq	r3, [r3, #4]
 8004c54:	6063      	str	r3, [r4, #4]
 8004c56:	bf04      	itt	eq
 8004c58:	1949      	addeq	r1, r1, r5
 8004c5a:	6021      	streq	r1, [r4, #0]
 8004c5c:	6054      	str	r4, [r2, #4]
 8004c5e:	e7ca      	b.n	8004bf6 <_free_r+0x26>
 8004c60:	b003      	add	sp, #12
 8004c62:	bd30      	pop	{r4, r5, pc}
 8004c64:	20000b3c 	.word	0x20000b3c

08004c68 <sbrk_aligned>:
 8004c68:	b570      	push	{r4, r5, r6, lr}
 8004c6a:	4e0e      	ldr	r6, [pc, #56]	; (8004ca4 <sbrk_aligned+0x3c>)
 8004c6c:	460c      	mov	r4, r1
 8004c6e:	6831      	ldr	r1, [r6, #0]
 8004c70:	4605      	mov	r5, r0
 8004c72:	b911      	cbnz	r1, 8004c7a <sbrk_aligned+0x12>
 8004c74:	f000 f8bc 	bl	8004df0 <_sbrk_r>
 8004c78:	6030      	str	r0, [r6, #0]
 8004c7a:	4621      	mov	r1, r4
 8004c7c:	4628      	mov	r0, r5
 8004c7e:	f000 f8b7 	bl	8004df0 <_sbrk_r>
 8004c82:	1c43      	adds	r3, r0, #1
 8004c84:	d00a      	beq.n	8004c9c <sbrk_aligned+0x34>
 8004c86:	1cc4      	adds	r4, r0, #3
 8004c88:	f024 0403 	bic.w	r4, r4, #3
 8004c8c:	42a0      	cmp	r0, r4
 8004c8e:	d007      	beq.n	8004ca0 <sbrk_aligned+0x38>
 8004c90:	1a21      	subs	r1, r4, r0
 8004c92:	4628      	mov	r0, r5
 8004c94:	f000 f8ac 	bl	8004df0 <_sbrk_r>
 8004c98:	3001      	adds	r0, #1
 8004c9a:	d101      	bne.n	8004ca0 <sbrk_aligned+0x38>
 8004c9c:	f04f 34ff 	mov.w	r4, #4294967295
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	bd70      	pop	{r4, r5, r6, pc}
 8004ca4:	20000b40 	.word	0x20000b40

08004ca8 <_malloc_r>:
 8004ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cac:	1ccd      	adds	r5, r1, #3
 8004cae:	f025 0503 	bic.w	r5, r5, #3
 8004cb2:	3508      	adds	r5, #8
 8004cb4:	2d0c      	cmp	r5, #12
 8004cb6:	bf38      	it	cc
 8004cb8:	250c      	movcc	r5, #12
 8004cba:	2d00      	cmp	r5, #0
 8004cbc:	4607      	mov	r7, r0
 8004cbe:	db01      	blt.n	8004cc4 <_malloc_r+0x1c>
 8004cc0:	42a9      	cmp	r1, r5
 8004cc2:	d905      	bls.n	8004cd0 <_malloc_r+0x28>
 8004cc4:	230c      	movs	r3, #12
 8004cc6:	603b      	str	r3, [r7, #0]
 8004cc8:	2600      	movs	r6, #0
 8004cca:	4630      	mov	r0, r6
 8004ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cd0:	4e2e      	ldr	r6, [pc, #184]	; (8004d8c <_malloc_r+0xe4>)
 8004cd2:	f000 f89d 	bl	8004e10 <__malloc_lock>
 8004cd6:	6833      	ldr	r3, [r6, #0]
 8004cd8:	461c      	mov	r4, r3
 8004cda:	bb34      	cbnz	r4, 8004d2a <_malloc_r+0x82>
 8004cdc:	4629      	mov	r1, r5
 8004cde:	4638      	mov	r0, r7
 8004ce0:	f7ff ffc2 	bl	8004c68 <sbrk_aligned>
 8004ce4:	1c43      	adds	r3, r0, #1
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	d14d      	bne.n	8004d86 <_malloc_r+0xde>
 8004cea:	6834      	ldr	r4, [r6, #0]
 8004cec:	4626      	mov	r6, r4
 8004cee:	2e00      	cmp	r6, #0
 8004cf0:	d140      	bne.n	8004d74 <_malloc_r+0xcc>
 8004cf2:	6823      	ldr	r3, [r4, #0]
 8004cf4:	4631      	mov	r1, r6
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	eb04 0803 	add.w	r8, r4, r3
 8004cfc:	f000 f878 	bl	8004df0 <_sbrk_r>
 8004d00:	4580      	cmp	r8, r0
 8004d02:	d13a      	bne.n	8004d7a <_malloc_r+0xd2>
 8004d04:	6821      	ldr	r1, [r4, #0]
 8004d06:	3503      	adds	r5, #3
 8004d08:	1a6d      	subs	r5, r5, r1
 8004d0a:	f025 0503 	bic.w	r5, r5, #3
 8004d0e:	3508      	adds	r5, #8
 8004d10:	2d0c      	cmp	r5, #12
 8004d12:	bf38      	it	cc
 8004d14:	250c      	movcc	r5, #12
 8004d16:	4629      	mov	r1, r5
 8004d18:	4638      	mov	r0, r7
 8004d1a:	f7ff ffa5 	bl	8004c68 <sbrk_aligned>
 8004d1e:	3001      	adds	r0, #1
 8004d20:	d02b      	beq.n	8004d7a <_malloc_r+0xd2>
 8004d22:	6823      	ldr	r3, [r4, #0]
 8004d24:	442b      	add	r3, r5
 8004d26:	6023      	str	r3, [r4, #0]
 8004d28:	e00e      	b.n	8004d48 <_malloc_r+0xa0>
 8004d2a:	6822      	ldr	r2, [r4, #0]
 8004d2c:	1b52      	subs	r2, r2, r5
 8004d2e:	d41e      	bmi.n	8004d6e <_malloc_r+0xc6>
 8004d30:	2a0b      	cmp	r2, #11
 8004d32:	d916      	bls.n	8004d62 <_malloc_r+0xba>
 8004d34:	1961      	adds	r1, r4, r5
 8004d36:	42a3      	cmp	r3, r4
 8004d38:	6025      	str	r5, [r4, #0]
 8004d3a:	bf18      	it	ne
 8004d3c:	6059      	strne	r1, [r3, #4]
 8004d3e:	6863      	ldr	r3, [r4, #4]
 8004d40:	bf08      	it	eq
 8004d42:	6031      	streq	r1, [r6, #0]
 8004d44:	5162      	str	r2, [r4, r5]
 8004d46:	604b      	str	r3, [r1, #4]
 8004d48:	4638      	mov	r0, r7
 8004d4a:	f104 060b 	add.w	r6, r4, #11
 8004d4e:	f000 f865 	bl	8004e1c <__malloc_unlock>
 8004d52:	f026 0607 	bic.w	r6, r6, #7
 8004d56:	1d23      	adds	r3, r4, #4
 8004d58:	1af2      	subs	r2, r6, r3
 8004d5a:	d0b6      	beq.n	8004cca <_malloc_r+0x22>
 8004d5c:	1b9b      	subs	r3, r3, r6
 8004d5e:	50a3      	str	r3, [r4, r2]
 8004d60:	e7b3      	b.n	8004cca <_malloc_r+0x22>
 8004d62:	6862      	ldr	r2, [r4, #4]
 8004d64:	42a3      	cmp	r3, r4
 8004d66:	bf0c      	ite	eq
 8004d68:	6032      	streq	r2, [r6, #0]
 8004d6a:	605a      	strne	r2, [r3, #4]
 8004d6c:	e7ec      	b.n	8004d48 <_malloc_r+0xa0>
 8004d6e:	4623      	mov	r3, r4
 8004d70:	6864      	ldr	r4, [r4, #4]
 8004d72:	e7b2      	b.n	8004cda <_malloc_r+0x32>
 8004d74:	4634      	mov	r4, r6
 8004d76:	6876      	ldr	r6, [r6, #4]
 8004d78:	e7b9      	b.n	8004cee <_malloc_r+0x46>
 8004d7a:	230c      	movs	r3, #12
 8004d7c:	603b      	str	r3, [r7, #0]
 8004d7e:	4638      	mov	r0, r7
 8004d80:	f000 f84c 	bl	8004e1c <__malloc_unlock>
 8004d84:	e7a1      	b.n	8004cca <_malloc_r+0x22>
 8004d86:	6025      	str	r5, [r4, #0]
 8004d88:	e7de      	b.n	8004d48 <_malloc_r+0xa0>
 8004d8a:	bf00      	nop
 8004d8c:	20000b3c 	.word	0x20000b3c

08004d90 <_realloc_r>:
 8004d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d94:	4680      	mov	r8, r0
 8004d96:	4614      	mov	r4, r2
 8004d98:	460e      	mov	r6, r1
 8004d9a:	b921      	cbnz	r1, 8004da6 <_realloc_r+0x16>
 8004d9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004da0:	4611      	mov	r1, r2
 8004da2:	f7ff bf81 	b.w	8004ca8 <_malloc_r>
 8004da6:	b92a      	cbnz	r2, 8004db4 <_realloc_r+0x24>
 8004da8:	f7ff ff12 	bl	8004bd0 <_free_r>
 8004dac:	4625      	mov	r5, r4
 8004dae:	4628      	mov	r0, r5
 8004db0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004db4:	f000 f838 	bl	8004e28 <_malloc_usable_size_r>
 8004db8:	4284      	cmp	r4, r0
 8004dba:	4607      	mov	r7, r0
 8004dbc:	d802      	bhi.n	8004dc4 <_realloc_r+0x34>
 8004dbe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004dc2:	d812      	bhi.n	8004dea <_realloc_r+0x5a>
 8004dc4:	4621      	mov	r1, r4
 8004dc6:	4640      	mov	r0, r8
 8004dc8:	f7ff ff6e 	bl	8004ca8 <_malloc_r>
 8004dcc:	4605      	mov	r5, r0
 8004dce:	2800      	cmp	r0, #0
 8004dd0:	d0ed      	beq.n	8004dae <_realloc_r+0x1e>
 8004dd2:	42bc      	cmp	r4, r7
 8004dd4:	4622      	mov	r2, r4
 8004dd6:	4631      	mov	r1, r6
 8004dd8:	bf28      	it	cs
 8004dda:	463a      	movcs	r2, r7
 8004ddc:	f7ff fb2c 	bl	8004438 <memcpy>
 8004de0:	4631      	mov	r1, r6
 8004de2:	4640      	mov	r0, r8
 8004de4:	f7ff fef4 	bl	8004bd0 <_free_r>
 8004de8:	e7e1      	b.n	8004dae <_realloc_r+0x1e>
 8004dea:	4635      	mov	r5, r6
 8004dec:	e7df      	b.n	8004dae <_realloc_r+0x1e>
	...

08004df0 <_sbrk_r>:
 8004df0:	b538      	push	{r3, r4, r5, lr}
 8004df2:	4d06      	ldr	r5, [pc, #24]	; (8004e0c <_sbrk_r+0x1c>)
 8004df4:	2300      	movs	r3, #0
 8004df6:	4604      	mov	r4, r0
 8004df8:	4608      	mov	r0, r1
 8004dfa:	602b      	str	r3, [r5, #0]
 8004dfc:	f7fc f924 	bl	8001048 <_sbrk>
 8004e00:	1c43      	adds	r3, r0, #1
 8004e02:	d102      	bne.n	8004e0a <_sbrk_r+0x1a>
 8004e04:	682b      	ldr	r3, [r5, #0]
 8004e06:	b103      	cbz	r3, 8004e0a <_sbrk_r+0x1a>
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	bd38      	pop	{r3, r4, r5, pc}
 8004e0c:	20000b44 	.word	0x20000b44

08004e10 <__malloc_lock>:
 8004e10:	4801      	ldr	r0, [pc, #4]	; (8004e18 <__malloc_lock+0x8>)
 8004e12:	f000 b811 	b.w	8004e38 <__retarget_lock_acquire_recursive>
 8004e16:	bf00      	nop
 8004e18:	20000b48 	.word	0x20000b48

08004e1c <__malloc_unlock>:
 8004e1c:	4801      	ldr	r0, [pc, #4]	; (8004e24 <__malloc_unlock+0x8>)
 8004e1e:	f000 b80c 	b.w	8004e3a <__retarget_lock_release_recursive>
 8004e22:	bf00      	nop
 8004e24:	20000b48 	.word	0x20000b48

08004e28 <_malloc_usable_size_r>:
 8004e28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e2c:	1f18      	subs	r0, r3, #4
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	bfbc      	itt	lt
 8004e32:	580b      	ldrlt	r3, [r1, r0]
 8004e34:	18c0      	addlt	r0, r0, r3
 8004e36:	4770      	bx	lr

08004e38 <__retarget_lock_acquire_recursive>:
 8004e38:	4770      	bx	lr

08004e3a <__retarget_lock_release_recursive>:
 8004e3a:	4770      	bx	lr

08004e3c <_init>:
 8004e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e3e:	bf00      	nop
 8004e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e42:	bc08      	pop	{r3}
 8004e44:	469e      	mov	lr, r3
 8004e46:	4770      	bx	lr

08004e48 <_fini>:
 8004e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e4a:	bf00      	nop
 8004e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e4e:	bc08      	pop	{r3}
 8004e50:	469e      	mov	lr, r3
 8004e52:	4770      	bx	lr
