###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       152817   # Number of WRITE/WRITEP commands
num_reads_done                 =       480646   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378001   # Number of read row buffer hits
num_read_cmds                  =       480649   # Number of READ/READP commands
num_writes_done                =       152831   # Number of read requests issued
num_write_row_hits             =       112161   # Number of write row buffer hits
num_act_cmds                   =       143791   # Number of ACT commands
num_pre_cmds                   =       143762   # Number of PRE commands
num_ondemand_pres              =       121881   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9389270   # Cyles of rank active rank.0
rank_active_cycles.1           =      9127230   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       610730   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       872770   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       586317   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5593   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2671   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2494   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1016   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1242   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2097   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2309   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1578   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2592   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25573   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          407   # Write cmd latency (cycles)
write_latency[40-59]           =          803   # Write cmd latency (cycles)
write_latency[60-79]           =         1918   # Write cmd latency (cycles)
write_latency[80-99]           =         4018   # Write cmd latency (cycles)
write_latency[100-119]         =         5798   # Write cmd latency (cycles)
write_latency[120-139]         =         8206   # Write cmd latency (cycles)
write_latency[140-159]         =         9184   # Write cmd latency (cycles)
write_latency[160-179]         =         9673   # Write cmd latency (cycles)
write_latency[180-199]         =         9999   # Write cmd latency (cycles)
write_latency[200-]            =       102791   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       224135   # Read request latency (cycles)
read_latency[40-59]            =        66041   # Read request latency (cycles)
read_latency[60-79]            =        70752   # Read request latency (cycles)
read_latency[80-99]            =        22193   # Read request latency (cycles)
read_latency[100-119]          =        16599   # Read request latency (cycles)
read_latency[120-139]          =        13596   # Read request latency (cycles)
read_latency[140-159]          =         7864   # Read request latency (cycles)
read_latency[160-179]          =         6028   # Read request latency (cycles)
read_latency[180-199]          =         4841   # Read request latency (cycles)
read_latency[200-]             =        48596   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.62862e+08   # Write energy
read_energy                    =  1.93798e+09   # Read energy
act_energy                     =  3.93412e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.9315e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.1893e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8589e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69539e+09   # Active standby energy rank.1
average_read_latency           =      91.5349   # Average read request latency (cycles)
average_interarrival           =      15.7857   # Average request interarrival latency (cycles)
total_energy                   =  1.60653e+10   # Total energy (pJ)
average_power                  =      1606.53   # Average power (mW)
average_bandwidth              =      5.40567   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       185576   # Number of WRITE/WRITEP commands
num_reads_done                 =       514885   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       401031   # Number of read row buffer hits
num_read_cmds                  =       514886   # Number of READ/READP commands
num_writes_done                =       185594   # Number of read requests issued
num_write_row_hits             =       137310   # Number of write row buffer hits
num_act_cmds                   =       162678   # Number of ACT commands
num_pre_cmds                   =       162652   # Number of PRE commands
num_ondemand_pres              =       138908   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9280221   # Cyles of rank active rank.0
rank_active_cycles.1           =      9237598   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       719779   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       762402   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       654128   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4877   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2771   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2341   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          969   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1252   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2174   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2257   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1644   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2567   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25503   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          517   # Write cmd latency (cycles)
write_latency[40-59]           =          934   # Write cmd latency (cycles)
write_latency[60-79]           =         1987   # Write cmd latency (cycles)
write_latency[80-99]           =         4380   # Write cmd latency (cycles)
write_latency[100-119]         =         6461   # Write cmd latency (cycles)
write_latency[120-139]         =         9502   # Write cmd latency (cycles)
write_latency[140-159]         =        11020   # Write cmd latency (cycles)
write_latency[160-179]         =        11879   # Write cmd latency (cycles)
write_latency[180-199]         =        12493   # Write cmd latency (cycles)
write_latency[200-]            =       126392   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       216496   # Read request latency (cycles)
read_latency[40-59]            =        75306   # Read request latency (cycles)
read_latency[60-79]            =        80088   # Read request latency (cycles)
read_latency[80-99]            =        26405   # Read request latency (cycles)
read_latency[100-119]          =        19040   # Read request latency (cycles)
read_latency[120-139]          =        15405   # Read request latency (cycles)
read_latency[140-159]          =         8925   # Read request latency (cycles)
read_latency[160-179]          =         7092   # Read request latency (cycles)
read_latency[180-199]          =         5654   # Read request latency (cycles)
read_latency[200-]             =        60472   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.26395e+08   # Write energy
read_energy                    =  2.07602e+09   # Read energy
act_energy                     =  4.45087e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.45494e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.65953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79086e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76426e+09   # Active standby energy rank.1
average_read_latency           =      104.494   # Average read request latency (cycles)
average_interarrival           =      14.2758   # Average request interarrival latency (cycles)
total_energy                   =  1.64187e+10   # Total energy (pJ)
average_power                  =      1641.87   # Average power (mW)
average_bandwidth              =      5.97742   # Average bandwidth
