 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FC
Version: O-2018.06
Date   : Sat Feb 18 09:27:25 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: cmd[0] (input port clocked by clk)
  Endpoint: counter_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FC                 tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                    50.00      51.00 f
  cmd[0] (in)                              0.05      51.05 f
  U202/Y (OR2X1)                           0.41      51.46 f
  U294/Y (OR2X1)                           0.46      51.91 f
  U296/Y (OR2X1)                           0.46      52.37 f
  U298/Y (OR2X1)                           0.52      52.89 f
  U301/Y (NOR3X1)                          0.52      53.42 r
  U303/Y (NAND2BX1)                        0.28      53.69 r
  U204/Y (XOR2X1)                          0.28      53.97 r
  U210/Y (NAND4X1)                         0.25      54.22 f
  U209/Y (AOI32X1)                         0.31      54.52 r
  U157/Y (NAND4BXL)                        0.49      55.01 f
  U177/Y (XOR2X1)                          0.42      55.44 r
  U175/Y (NAND2X2)                         0.45      55.88 f
  U179/Y (NOR2BX1)                         0.29      56.17 r
  counter_reg[6]/D (DFFRXL)                0.00      56.17 r
  data arrival time                                  56.17

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              1.00     101.00
  clock uncertainty                       -1.00     100.00
  counter_reg[6]/CK (DFFRXL)               0.00     100.00 r
  library setup time                      -0.29      99.71
  data required time                                 99.71
  -----------------------------------------------------------
  data required time                                 99.71
  data arrival time                                 -56.17
  -----------------------------------------------------------
  slack (MET)                                        43.54


1
