 URL : "https://github.com/olofk/fusesoc/issues/159" TITLE : fusesoc sockit build fails BODY : after installing fusesoc and suscessfully building de0-nano. i tried to build the sockit build, and this the following error i received. warning 10306 : invalid value block_ram for synthesis attribute syn_ramstyle at ../src/vga_lcd_0/rtl/verilog/generic_dpram.v 155 file: /home/mikek/documents/mike_play_learn/fusesoc/build/sockit_0/src/vga_lcd_0/rtl/verilog/generic_dpram.v line: 155 error 12002 : port wb_rty_o does not exist in macrofunction ram_wb0 file: /home/mikek/documents/mike_play_learn/fusesoc/build/sockit_0/src/sockit_0/rtl/verilog/orpsoc_top.v line: 930 warning 12241 : 76 hierarchies have connectivity warnings - see the connectivity checks report folder info 144001 : generated suppressed messages file /home/mikek/documents/mike_play_learn/fusesoc/build/sockit_0/bld-quartus/sockit_0.map.smsg error: quartus prime analysis & synthesis was unsuccessful. 1 error, 189 warnings error: peak virtual memory: 4474 megabytes error: processing ended: tue jun 27 17:05:02 2017 error: elapsed time: 00:05:58 error: total cpu time on all processors : 00:06:16 make: map error 3 error: failed to build fpga: make exited with an error code. error: see stderr for details. any idea's how to solve, thanks. mikek