// Seed: 1943877652
module module_0;
  logic id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd35,
    parameter id_3 = 32'd86
) (
    input supply0 _id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wand _id_3,
    input supply1 id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    output tri1 id_9
);
  logic id_11;
  ;
  module_0 modCall_1 ();
  wire [id_3 : id_0] id_12;
  xnor primCall (id_2, id_4, id_5, id_7, id_8);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wor id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = -1;
endmodule
