$date
	Sat Mar 19 17:48:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_forwarding_logic $end
$var wire 1 ! clock $end
$var wire 32 " ex_mem_instruction [31:0] $end
$var wire 32 # id_ex_instruction [31:0] $end
$var wire 32 $ instruction [31:0] $end
$var reg 5 % alu_bot_sel [4:0] $end
$var reg 5 & alu_top_sel [4:0] $end
$var reg 1 ' stall_decode $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b1 &
b1 %
b0 $
b0 #
b0 "
1!
$end
#5000
0!
#5001
