

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_96_2'
================================================================
* Date:           Tue Apr 12 22:38:31 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_96_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     55|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     106|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     106|    141|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U4  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_150_p2     |         +|   0|  0|  17|          14|          14|
    |inNeurons_2_fu_140_p2  |         +|   0|  0|  23|          16|           1|
    |icmp_ln96_fu_134_p2    |      icmp|   0|  0|  13|          16|          16|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  55|          47|          33|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_sig_allocacmp_inNeurons_1  |   9|          2|   16|         32|
    |ap_sig_allocacmp_lhs_load_1   |   9|          2|   16|         32|
    |inNeurons_fu_62               |   9|          2|   16|         32|
    |lhs_fu_66                     |   9|          2|   16|         32|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         12|   66|        132|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln96_reg_232                 |   1|   0|    1|          0|
    |inNeurons_fu_62                   |  16|   0|   16|          0|
    |lhs_fu_66                         |  16|   0|   16|          0|
    |icmp_ln96_reg_232                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|  32|   43|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_96_2|  return value|
|output_V_load     |   in|   16|     ap_none|                     output_V_load|        scalar|
|numOfInNeurons    |   in|   16|     ap_none|                    numOfInNeurons|        scalar|
|mul_i             |   in|   14|     ap_none|                             mul_i|        scalar|
|weights_address0  |  out|   14|   ap_memory|                           weights|         array|
|weights_ce0       |  out|    1|   ap_memory|                           weights|         array|
|weights_q0        |   in|   16|   ap_memory|                           weights|         array|
|input_r_address0  |  out|    7|   ap_memory|                           input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|                           input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|                           input_r|         array|
|lhs_out           |  out|   16|      ap_vld|                           lhs_out|       pointer|
|lhs_out_ap_vld    |  out|    1|      ap_vld|                           lhs_out|       pointer|
+------------------+-----+-----+------------+----------------------------------+--------------+

