; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--c99 --list --split_sections --debug -c --asm --interleave -o.\objects\system_armcm0.o --asm_dir=.\Listings\ --list_dir=.\Listings\ --depend=.\objects\system_armcm0.d --cpu=Cortex-M0 --apcs=interwork -O1 --diag_suppress=9931 -I.\APP -I.\APP\TN2115s_libs -I.\CMSIS-FreeRTOS\10.0.1\Source\include -I.\RTE\RTOS -I.\CMSIS-FreeRTOS\10.0.1\CMSIS\RTOS2\FreeRTOS\Include -I.\CMSIS-FreeRTOS\10.0.1\Source\portable\RVDS\ARM_CM0 -I.\APP\EINK -I.\RTE\_soc_m0 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.4.0\CMSIS\Core\Include -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.4.0\CMSIS\DSP\Include -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.4.0\Device\ARM\ARMCM0\Include -D__MICROLIB -D__UVISION_VERSION=526 -D_RTE_ -DARMCM0 --omf_browse=.\objects\system_armcm0.crf RTE\Device\ARMCM0\system_ARMCM0.c]
                          THUMB

                          AREA ||i.SystemCoreClockUpdate||, CODE, READONLY, ALIGN=2

                  SystemCoreClockUpdate PROC
;;;48      *----------------------------------------------------------------------------*/
;;;49     void SystemCoreClockUpdate (void)
000000  4902              LDR      r1,|L1.12|
;;;50     {
;;;51       SystemCoreClock = SYSTEM_CLOCK;
000002  4801              LDR      r0,|L1.8|
000004  6008              STR      r0,[r1,#0]  ; SystemCoreClock
;;;52     }
000006  4770              BX       lr
;;;53     
                          ENDP

                  |L1.8|
                          DCD      0x00895440
                  |L1.12|
                          DCD      ||.data||

                          AREA ||i.SystemInit||, CODE, READONLY, ALIGN=2

                  SystemInit PROC
;;;56      *----------------------------------------------------------------------------*/
;;;57     void SystemInit (void)
000000  4902              LDR      r1,|L2.12|
;;;58     {
;;;59       //init_core_components();																					// initiate the key system components
;;;60     	SystemCoreClock = SYSTEM_CLOCK;
000002  4801              LDR      r0,|L2.8|
000004  6008              STR      r0,[r1,#0]  ; SystemCoreClock
;;;61     
;;;62     	//main();
;;;63     }
000006  4770              BX       lr
                          ENDP

                  |L2.8|
                          DCD      0x00895440
                  |L2.12|
                          DCD      ||.data||

                          AREA ||.data||, DATA, ALIGN=2

                  SystemCoreClock
                          DCD      0x00895440

;*** Start embedded assembler ***

#line 1 "RTE\\Device\\ARMCM0\\system_ARMCM0.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___15_system_ARMCM0_c_5d646a67____REV16|
#line 463 "C:\\Keil_v5\\ARM\\PACK\\ARM\\CMSIS\\5.4.0\\CMSIS\\Core\\Include\\cmsis_armcc.h"
|__asm___15_system_ARMCM0_c_5d646a67____REV16| PROC
#line 464

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___15_system_ARMCM0_c_5d646a67____REVSH|
#line 478
|__asm___15_system_ARMCM0_c_5d646a67____REVSH| PROC
#line 479

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
