<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LabaTwo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKTrigger_Test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JKTrigger_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="JKTrigger_Test_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JKTrigger_Test_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="JKTrigger_Test_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKTrigger_Test_par.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKTrigger_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKTrigger_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SCHEME.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCHEME.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCHEME.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCHEME.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SCHEME.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCHEME.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SCHEME.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SCHEME.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SCHEME.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCHEME.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SCHEME.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCHEME.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCHEME.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SCHEME.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SCHEME.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SCHEME.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SCHEME.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCHEME.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCHEME_TEST_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCHEME_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SCHEME_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SCHEME_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SCHEME_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SCHEME_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SCHEME_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCHEME_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCHEME_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SCHEME_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SCHEME_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCHEME_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/SCHEME_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/par/SCHEME_timesim.v"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/scheme_timesim.sdf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1417469084" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1417469084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469335" xil_pn:in_ck="4870031886259073352" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1417469335">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKTrigge_Test.vhd"/>
      <outfile xil_pn:name="JKTrigger.vhd"/>
      <outfile xil_pn:name="SCHEME.vhd"/>
      <outfile xil_pn:name="SCHEME_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417469097" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8163825153840361176" xil_pn:start_ts="1417469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1417469097" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="330201387292743494" xil_pn:start_ts="1417469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1417469097" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6785369818201512664" xil_pn:start_ts="1417469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469097" xil_pn:in_ck="4870031886259073352" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1417469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKTrigge_Test.vhd"/>
      <outfile xil_pn:name="JKTrigger.vhd"/>
      <outfile xil_pn:name="SCHEME.vhd"/>
      <outfile xil_pn:name="SCHEME_TEST.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417469102" xil_pn:in_ck="4870031886259073352" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8501889816204204982" xil_pn:start_ts="1417469097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKTrigger_Test_beh.prj"/>
      <outfile xil_pn:name="JKTrigger_Test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417469104" xil_pn:in_ck="6412148792443693591" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5874154381857476381" xil_pn:start_ts="1417469102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKTrigger_Test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4741306616998833824" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6785369818201512664" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4083585027073787010" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469140" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7446910034169864818" xil_pn:start_ts="1417469140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469476" xil_pn:in_ck="-6126633018626510754" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3094289607319766117" xil_pn:start_ts="1417469455">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCHEME.lso"/>
      <outfile xil_pn:name="SCHEME.ngc"/>
      <outfile xil_pn:name="SCHEME.ngr"/>
      <outfile xil_pn:name="SCHEME.prj"/>
      <outfile xil_pn:name="SCHEME.stx"/>
      <outfile xil_pn:name="SCHEME.syr"/>
      <outfile xil_pn:name="SCHEME.xst"/>
      <outfile xil_pn:name="SCHEME_TEST_stx_beh.prj"/>
      <outfile xil_pn:name="SCHEME_stx_beh.prj"/>
      <outfile xil_pn:name="SCHEME_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1417469160" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6733388559309730259" xil_pn:start_ts="1417469160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1417469500" xil_pn:in_ck="3949543318998651" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6751334717528241607" xil_pn:start_ts="1417469476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.bld"/>
      <outfile xil_pn:name="SCHEME.ngd"/>
      <outfile xil_pn:name="SCHEME_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417469585" xil_pn:in_ck="3949543318998652" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1417469500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.pcf"/>
      <outfile xil_pn:name="SCHEME_map.map"/>
      <outfile xil_pn:name="SCHEME_map.mrp"/>
      <outfile xil_pn:name="SCHEME_map.ncd"/>
      <outfile xil_pn:name="SCHEME_map.ngm"/>
      <outfile xil_pn:name="SCHEME_map.xrpt"/>
      <outfile xil_pn:name="SCHEME_summary.xml"/>
      <outfile xil_pn:name="SCHEME_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417469730" xil_pn:in_ck="-1626630225232299115" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1417469585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.ncd"/>
      <outfile xil_pn:name="SCHEME.pad"/>
      <outfile xil_pn:name="SCHEME.par"/>
      <outfile xil_pn:name="SCHEME.ptwx"/>
      <outfile xil_pn:name="SCHEME.unroutes"/>
      <outfile xil_pn:name="SCHEME.xpi"/>
      <outfile xil_pn:name="SCHEME_pad.csv"/>
      <outfile xil_pn:name="SCHEME_pad.txt"/>
      <outfile xil_pn:name="SCHEME_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1417469809" xil_pn:in_ck="3949543318998520" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-2691135491511662318" xil_pn:start_ts="1417469752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/SCHEME_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/SCHEME_timesim.v"/>
      <outfile xil_pn:name="netgen/par/scheme_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1417469809" xil_pn:in_ck="-5518793255509567083" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1417469809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKTrigge_Test.vhd"/>
      <outfile xil_pn:name="SCHEME_TEST.vhd"/>
      <outfile xil_pn:name="netgen/par/SCHEME_timesim.v"/>
      <outfile xil_pn:name="netgen/par/scheme_timesim.sdf"/>
    </transform>
    <transform xil_pn:end_ts="1417469814" xil_pn:in_ck="-5617738879584634948" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="9032412863083975702" xil_pn:start_ts="1417469809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKTrigger_Test_isim_par.exe"/>
      <outfile xil_pn:name="JKTrigger_Test_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1417469816" xil_pn:in_ck="6412148810379562795" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-413542384037140735" xil_pn:start_ts="1417469814">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKTrigger_Test_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1417469730" xil_pn:in_ck="3949543318998520" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1417469669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SCHEME.twr"/>
      <outfile xil_pn:name="SCHEME.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
