// Seed: 3521795729
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri0 id_2,
    output wor  id_3,
    input  tri  id_4,
    input  wand id_5,
    output wand id_6
);
  wire id_8;
  localparam [1 : 1  &&  -1  <  1] id_9 = !1 < 1, id_10 = id_8;
  wire id_11;
endmodule
module module_1 #(
    parameter id_3 = 32'd20
) (
    output tri id_0,
    input wor id_1,
    output wor id_2,
    input tri1 _id_3,
    output logic id_4,
    input wire id_5,
    input wor id_6,
    output wor id_7,
    input supply1 id_8,
    input wor id_9,
    input uwire id_10
);
  assign id_2 = id_3;
  assign id_2 = -1;
  logic id_12;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_7,
      id_9,
      id_1,
      id_0
  );
  assign modCall_1.id_3 = 0;
  always @(~id_10)
    if (!1) id_4 <= 1 == 1;
    else id_4 <= id_5 ? id_10 : 1'd0;
  wor id_13;
  wire [1 : id_3] id_14;
  assign id_13 = id_8 - 1;
  logic [1 : -1] id_15;
endmodule
