Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jan  8 14:59:48 2025
| Host         : c01 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 192576 | 107889 |          0 |   1303680 | 14.77 |
|   LUT as Logic             | 167604 | 101912 |          0 |   1303680 | 12.86 |
|   LUT as Memory            |  24972 |   5977 |          0 |    600960 |  4.16 |
|     LUT as Distributed RAM |  20084 |   4564 |            |           |       |
|     LUT as Shift Register  |   4888 |   1413 |            |           |       |
| CLB Registers              | 243619 | 136116 |          0 |   2607360 |  9.34 |
|   Register as Flip Flop    | 243615 | 136112 |          0 |   2607360 |  9.34 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |   2410 |    946 |          0 |    162960 |  1.48 |
| F7 Muxes                   |   3052 |   1684 |          0 |    651840 |  0.47 |
| F8 Muxes                   |    472 |    451 |          0 |    325920 |  0.14 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 389    |          Yes |           - |          Set |
| 3609   |          Yes |           - |        Reset |
| 4135   |          Yes |         Set |            - |
| 235482 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        |  42695 |      0 |          0 |    162960 | 26.20 |
|   CLBL                                     |  22219 |      0 |            |           |       |
|   CLBM                                     |  20476 |      0 |            |           |       |
| LUT as Logic                               | 167604 | 101912 |          0 |   1303680 | 12.86 |
|   using O5 output only                     |   2711 |        |            |           |       |
|   using O6 output only                     | 121640 |        |            |           |       |
|   using O5 and O6                          |  43253 |        |            |           |       |
| LUT as Memory                              |  24972 |   5977 |          0 |    600960 |  4.16 |
|   LUT as Distributed RAM                   |  20084 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    638 |        |            |           |       |
|     using O5 and O6                        |  19446 |        |            |           |       |
|   LUT as Shift Register                    |   4888 |   1413 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |   2829 |        |            |           |       |
|     using O5 and O6                        |   2059 |        |            |           |       |
| CLB Registers                              | 243619 |      0 |          0 |   2607360 |  9.34 |
|   Register driven from within the CLB      | 113234 |        |            |           |       |
|   Register driven from outside the CLB     | 130385 |        |            |           |       |
|     LUT in front of the register is unused |  82050 |        |            |           |       |
|     LUT in front of the register is used   |  48335 |        |            |           |       |
| Unique Control Sets                        |   7400 |        |          0 |    325920 |  2.27 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  525 |     0 |          0 |      2016 | 26.04 |
|   RAMB36/FIFO*    |  519 |   193 |          0 |      2016 | 25.74 |
|     RAMB36E2 only |  519 |       |            |           |       |
|   RAMB18          |   12 |     6 |          0 |      4032 |  0.30 |
|     RAMB18E2 only |   12 |       |            |           |       |
| URAM              |   20 |     0 |          0 |       960 |  2.08 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  419 |     4 |          0 |      9024 |  4.64 |
|   DSP48E2 only |  419 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   12 |    12 |          0 |       624 |  1.92 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |       288 |  1.74 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   44 |    31 |          0 |      1008 |  4.37 |
|   BUFGCE             |   19 |     6 |          0 |       288 |  6.60 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    1 |     1 |          0 |        96 |  1.04 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        40 | 40.00 |
| GTYE4_COMMON         |    4 |     4 |          0 |        10 | 40.00 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        20 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        20 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 235482 |            Register |
| LUT6                 |  58451 |                 CLB |
| LUT3                 |  54427 |                 CLB |
| LUT5                 |  46066 |                 CLB |
| LUT4                 |  29861 |                 CLB |
| RAMS32               |  27914 |                 CLB |
| LUT2                 |  17995 |                 CLB |
| RAMD32               |  11048 |                 CLB |
| SRL16E               |   4805 |                 CLB |
| FDSE                 |   4135 |            Register |
| LUT1                 |   4057 |                 CLB |
| FDCE                 |   3609 |            Register |
| MUXF7                |   3052 |                 CLB |
| CARRY8               |   2410 |                 CLB |
| SRLC32E              |   2128 |                 CLB |
| RAMD64E              |    528 |                 CLB |
| RAMB36E2             |    519 |            BLOCKRAM |
| MUXF8                |    472 |                 CLB |
| DSP48E2              |    419 |          Arithmetic |
| FDPE                 |    389 |            Register |
| RAMS64E              |     40 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| URAM288              |     20 |            BLOCKRAM |
| BUFGCE               |     19 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| RAMB18E2             |     12 |            BLOCKRAM |
| IBUFCTRL             |      8 |              Others |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCTRL             |      1 |               Clock |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------------------------------+------+
|                           Ref Name                          | Used |
+-------------------------------------------------------------+------+
| xsdbm                                                       |    1 |
| ulp_xbar_3                                                  |    1 |
| ulp_xbar_2                                                  |    1 |
| ulp_ulp_ucs_0                                               |    1 |
| ulp_ulp_cmp_0                                               |    1 |
| ulp_s00_regslice_20                                         |    1 |
| ulp_s00_regslice_19                                         |    1 |
| ulp_s00_regslice_18                                         |    1 |
| ulp_regslice_control_userpf_2                               |    1 |
| ulp_regslice_control_userpf_1                               |    1 |
| ulp_regslice_control_userpf_0                               |    1 |
| ulp_proc_sys_reset_kernel_slr1_0                            |    1 |
| ulp_proc_sys_reset_kernel_slr0_0                            |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0                              |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                              |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                              |    1 |
| ulp_m01_regslice_0                                          |    1 |
| ulp_m00_regslice_0                                          |    1 |
| ulp_kernel_nlp_slr1_1_0                                     |    1 |
| ulp_kernel_nlp_slr0_1_0                                     |    1 |
| ulp_ii_level0_wire_0                                        |    1 |
| ulp_hmss_0_0                                                |    1 |
| ulp_buffer_kernel_nlp_slr1_1_fifo_y_to_off_chip_0           |    1 |
| ulp_buffer_kernel_nlp_slr0_1_fifo_tmp_from_task1_to_task3_0 |    1 |
| ulp_buffer_kernel_nlp_slr0_1_fifo_A_from_off_chip_to_S3_0   |    1 |
| ulp_axi_vip_data_0                                          |    1 |
| ulp_axi_vip_ctrl_userpf_2                                   |    1 |
| ulp_axi_vip_ctrl_userpf_1                                   |    1 |
| ulp_axi_vip_ctrl_userpf_0                                   |    1 |
| ulp_axi_gpio_null_2                                         |    1 |
| ulp_axi_gpio_null_1                                         |    1 |
| ulp_axi_gpio_null_0                                         |    1 |
| ulp_auto_cc_3                                               |    1 |
| ulp_auto_cc_2                                               |    1 |
| ulp_auto_cc_1                                               |    1 |
| ulp_auto_cc_0                                               |    1 |
| ulp                                                         |    1 |
| level0_ii_level0_pipe_0                                     |    1 |
| blp_wrapper                                                 |    1 |
| bd_85ad_vip_S05_0                                           |    1 |
| bd_85ad_vip_S04_0                                           |    1 |
| bd_85ad_vip_S03_0                                           |    1 |
| bd_85ad_vip_S02_0                                           |    1 |
| bd_85ad_vip_S01_0                                           |    1 |
| bd_85ad_vip_S00_0                                           |    1 |
| bd_85ad_slice5_12_0                                         |    1 |
| bd_85ad_slice4_8_0                                          |    1 |
| bd_85ad_slice3_4_0                                          |    1 |
| bd_85ad_slice2_1_0                                          |    1 |
| bd_85ad_slice1_0_0                                          |    1 |
| bd_85ad_slice0_5_0                                          |    1 |
| bd_85ad_interconnect5_12_0                                  |    1 |
| bd_85ad_interconnect4_8_0                                   |    1 |
| bd_85ad_interconnect3_4_0                                   |    1 |
| bd_85ad_interconnect2_1_0                                   |    1 |
| bd_85ad_interconnect1_0_0                                   |    1 |
| bd_85ad_interconnect0_5_0                                   |    1 |
| bd_85ad_init_reduce_0                                       |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0                               |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                               |    1 |
| bd_85ad_hbm_inst_0                                          |    1 |
| bd_85ad_axi_apb_bridge_inst_0                               |    1 |
| bd_7cf0_bsip_0                                              |    1 |
| bd_7cf0_bs_switch_1_0                                       |    1 |
| bd_7cf0_axi_jtag_0                                          |    1 |
| bd_58f6_xsdbm_0                                             |    1 |
| bd_58f6_lut_buffer_0                                        |    1 |
| bd_22c0_xbar_1                                              |    1 |
| bd_22c0_xbar_0                                              |    1 |
| bd_22c0_psreset_kernel_01_0                                 |    1 |
| bd_22c0_psreset_kernel_00_0                                 |    1 |
| bd_22c0_psreset_hbm_0                                       |    1 |
| bd_22c0_psreset_aclk_freerun_0                              |    1 |
| bd_22c0_gpio_ucs_control_status_0                           |    1 |
| bd_22c0_gpio_gapping_demand_0                               |    1 |
| bd_22c0_gapping_demand_update_0                             |    1 |
| bd_22c0_gapping_demand_toggle_0                             |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0                  |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0                  |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0                        |    1 |
| bd_22c0_frequency_counter_aclk_0                            |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0                        |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0                        |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0                   |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0                   |    1 |
| bd_22c0_fanout_aresetn_hbm_0                                |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0                        |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0                        |    1 |
| bd_22c0_clock_throttling_avg_0                              |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0                   |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0                   |    1 |
| bd_22c0_clock_shutdown_latch_0                              |    1 |
| bd_22c0_clkwiz_hbm_0                                        |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                             |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                             |    1 |
| bd_22c0_clk_hbm_adapt_0                                     |    1 |
| bd_22c0_build_info_0                                        |    1 |
| bd_22c0_auto_cc_0                                           |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0                         |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                              |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0                         |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                              |    1 |
| bd_097b_user_debug_hub_0                                    |    1 |
| bd_097b_user_debug_bridge_0                                 |    1 |
| bd_097b_build_info_0                                        |    1 |
+-------------------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5094 |       |     23040 | 22.11 |
|   SLR1 -> SLR2                   |  2589 |       |           | 11.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2505 |       |           | 10.87 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  6637 |       |     23040 | 28.81 |
|   SLR0 -> SLR1                   |  3573 |       |           | 15.51 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  3064 |       |           | 13.30 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 11731 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2405 |  100 |
| SLR1      | 2526 |    0 | 2964 |
| SLR0      |   63 | 3510 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+--------+-------+--------+--------+--------+
| CLB                        | 16016 |  19529 |  7150 |  29.14 |  36.16 |  13.24 |
|   CLBL                     |  8107 |  10418 |  3694 |  27.69 |  35.58 |  12.62 |
|   CLBM                     |  7909 |   9111 |  3456 |  30.80 |  36.86 |  13.98 |
| CLB LUTs                   | 61209 | 105429 | 25938 |  13.92 |  24.40 |   6.00 |
|   LUT as Logic             | 54666 |  88521 | 24417 |  12.43 |  20.49 |   5.65 |
|     using O5 output only   |  1267 |    995 |   449 |   0.29 |   0.23 |   0.10 |
|     using O6 output only   | 38537 |  65805 | 17298 |   8.76 |  15.23 |   4.00 |
|     using O5 and O6        | 14862 |  21721 |  6670 |   3.38 |   5.03 |   1.54 |
|   LUT as Memory            |  6543 |  16908 |  1521 |   3.18 |   8.55 |   0.77 |
|     LUT as Distributed RAM |  3060 |  16204 |   820 |   1.49 |   8.19 |   0.41 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   252 |    386 |     0 |   0.12 |   0.20 |   0.00 |
|       using O5 and O6      |  2808 |  15818 |   820 |   1.37 |   8.00 |   0.41 |
|     LUT as Shift Register  |  3483 |    704 |   701 |   1.70 |   0.36 |   0.35 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  2026 |    136 |   667 |   0.99 |   0.07 |   0.34 |
|       using O5 and O6      |  1457 |    568 |    34 |   0.71 |   0.29 |   0.02 |
| CLB Registers              | 98168 | 109532 | 35919 |  11.16 |  12.68 |   4.16 |
| CARRY8                     |  1031 |   1271 |   108 |   1.88 |   2.35 |   0.20 |
| F7 Muxes                   |  1104 |   1511 |   437 |   0.50 |   0.70 |   0.20 |
| F8 Muxes                   |   194 |    278 |     0 |   0.18 |   0.26 |   0.00 |
| F9 Muxes                   |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |   385 |     90 |    50 |  57.29 |  13.39 |   7.44 |
|   RAMB36/FIFO              |   379 |     90 |    50 |  56.40 |  13.39 |   7.44 |
|   RAMB18                   |    12 |      0 |     0 |   0.89 |   0.00 |   0.00 |
| URAM                       |    20 |      0 |     0 |   6.25 |   0.00 |   0.00 |
| DSPs                       |   210 |    205 |     4 |   7.29 |   6.67 |   0.13 |
| Unique Control Sets        |  2610 |   3713 |  1136 |   2.37 |   3.44 |   1.05 |
+----------------------------+-------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |        12 |    5.77 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        12 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


