<?xml version="1.0" encoding="UTF-8"?>
<!-- 
  TI File $Revision: /main/1 $
  Checkin $Date: April 24, 2009   11:33:04 $
  -->


<cpu id="TMS320C29XX" isa="TMS320C29XX" HW_revision="1.0" XML_version="1.0" desc="C29xx" description="C29xx CPU">
	<register id="PC" acronym="PC" width="32" description="Program Counter" />
	<register id="RPC" acronym="RPC" width="32" description="Return Program Counter" />	
	<register id="DSTS" acronym="DSTS" width="32" description="DSTS Register" >
		<bitfield id="RLINK" width="4" end="27" begin="30" resetval="0" description="RLINK" range="" rwaccess="RW" />
		<bitfield id="ISR_PRIORITY" width="8" end="19" begin="26" resetval="0xFF" description="ISR priority" range="" rwaccess="RW" />
		<bitfield id="INTS" width="2" end="17" begin="18" resetval="0" description="Interrupt Status" range="" rwaccess="RW" />
		<bitfield id="INTE" width="1" end="16" begin="16" resetval="0" description="Interrupt (INT) enable bit" range="" rwaccess="RW"/>
		<bitfield id="TA3" width="1" end="15" begin="15" resetval="0" description="Ax Register Test flag - TA3" range="" rwaccess="RW" />
		<bitfield id="TA2" width="1" end="14" begin="14" resetval="0" description="Ax Register Test flag - TA2" range="" rwaccess="RW" />
		<bitfield id="TA1" width="1" end="13" begin="13" resetval="0" description= "Ax Register Test flag - TA1" range="" rwaccess="RW" />
		<bitfield id="TA0" width="1" end="12" begin="12" resetval="0" description="Ax Register Test flag - TA0" range="" rwaccess="RW" />
		<bitfield id="CLINK" width="4" end="7" begin="10" resetval="0" description="CLINK" range="" rwaccess="RW" />
		<bitfield id="DBGM" width="1" end="6" begin="6" resetval="0" description= "Debug mask bit" range="" rwaccess="RW" />
		<bitfield id="A_ZV" width="1" end="3" begin="3" resetval="0" description= "Ax Register operation flag - A_ZV" range="" rwaccess="RW" />
		<bitfield id="A_C" width="1" end="2" begin="2" resetval="0" description= "Ax Register operation flag - A_C" range="" rwaccess="RW" />
		<bitfield id="A_N" width="1" end="1" begin="1" resetval="0" description= "Ax Register operation flag - A_N" range="" rwaccess="RW" />
		<bitfield id="A_Z" width="1" end="0" begin="0" resetval="0" description= "Ax Register operation flag - A_Z" range="" rwaccess="RW" />
	</register>
	<register id="ESTS" acronym="ESTS" width="32" description="ESTS Register" >
		<bitfield id="TMU_TF" width="1" end="23" begin="23" resetval="0" description="TMU_TF" range="" rwaccess="RW" />
		<bitfield id="FDIV_N" width="1" end="22" begin="22" resetval="0" description="FDIV_N" range="" rwaccess="RW" />
		<bitfield id="FDIV_TF" width="1" end="21" begin="21" resetval="0" description="FDIV_TF" range="" rwaccess="RW"/>
		<bitfield id="IDIV_TF" width="1" end="20" begin="20" resetval="0" description="IDIV_TF" range="" rwaccess="RW" />
		<bitfield id="IDIV_N" width="1" end="19" begin="19" resetval="0" description="IDIV_N" range="" rwaccess="RW" />
		<bitfield id="IDIV_Z" width="1" end="18" begin="18" resetval="0" description= "IDIV_Z" range="" rwaccess="RW" />
		<bitfield id="RNDF64" width="1" end="17" begin="17" resetval="0" description="RNDF64" range="" rwaccess="RW" />
		<bitfield id="RNDF32" width="1" end="16" begin="16" resetval="0" description="RNDF32" range="" rwaccess="RW" />
		<bitfield id="TDM3" width="1" end="15" begin="15" resetval="0" description="TDM3" range="" rwaccess="RW" />
		<bitfield id="TDM2" width="1" end="14" begin="14" resetval="0" description="TDM2" range="" rwaccess="RW" />
		<bitfield id="TDM1" width="1" end="13" begin="13" resetval="0" description="TDM1" range="" rwaccess="RW" />
		<bitfield id="TDM0" width="1" end="12" begin="12" resetval="0" description="TDM0" range="" rwaccess="RW"/>
		<bitfield id="M_LVF" width="1" end="11" begin="11" resetval="0" description="M_LVF" range="" rwaccess="RW" />
		<bitfield id="M_LUF" width="1" end="10" begin="10" resetval="0" description="M_LUF" range="" rwaccess="RW" />
		<bitfield id="M_NF" width="1" end="9" begin="9" resetval="0" description= "M_NF" range="" rwaccess="RW" />
		<bitfield id="M_ZF" width="1" end="8" begin="8" resetval="0" description="M_ZF" range="" rwaccess="RW" />
		<bitfield id="D_OVNEG" width="1" end="5" begin="5" resetval="0" description="Dx Register operation flag - D_OVNEG" range="" rwaccess="RW" />
		<bitfield id="D_OV" width="1" end="4" begin="4" resetval="0" description= "Dx Register operation flag - D_OV" range="" rwaccess="RW" />
		<bitfield id="D_ZV" width="1" end="3" begin="3" resetval="0" description= "Dx Register operation flag - D_ZV" range="" rwaccess="RW" />
		<bitfield id="D_C" width="1" end="2" begin="2" resetval="0" description= "Dx Register operation flag - D_C" range="" rwaccess="RW" />
		<bitfield id="D_N" width="1" end="1" begin="1" resetval="0" description= "Dx Register operation flag - D_N" range="" rwaccess="RW" />
		<bitfield id="D_Z" width="1" end="0" begin="0" resetval="0" description= "Dx Register operation flag - D_Z" range="" rwaccess="RW" />
	</register>
	<register id="ISTS" acronym="ISTS" width="32" description="ISTS Register" >
		<bitfield id="CURRLINK" width="4" end="27" begin="30" resetval="0" description="Current LINK" range="" rwaccess="RW" />
		<bitfield id="INTSP" width="4" end="20" begin="23" resetval="0" description="Interrupt stack pointer" range="" rwaccess="RW" />
		<bitfield id="CURRSP" width="4" end="16" begin="19" resetval="0" description= "Current stack pointer" range="" rwaccess="RW" />
		<bitfield id="ATOMIC_COUNTER" width="8" end="8" begin="15" resetval="0" description= "Atomic counter" range="" rwaccess="RW" />
		<bitfield id="NMIF" width="1" end="2" begin="2" resetval="0" description= "NMI interrupt flag" range="" rwaccess="RW" />
		<bitfield id="RTINTF" width="1" end="1" begin="1" resetval="0" description= "RTINT interrupt flag" range="" rwaccess="RW" />
		<bitfield id="INTF" width="1" end="0" begin="0" resetval="0" description= "INT interrupt flag" range="" rwaccess="RW" />
	</register>
	<register id="A0" acronym="A0" width="32" description="A0" />
	<register id="A1" acronym="A1" width="32" description="A1" />
	<register id="A2" acronym="A2" width="32" description="A2" />
	<register id="A3" acronym="A3" width="32" description="A3" />
	<register id="A4" acronym="A4" width="32" description="A4" />
	<register id="A5" acronym="A5" width="32" description="A5" />
	<register id="A6" acronym="A6" width="32" description="A6" />
	<register id="A7" acronym="A7" width="32" description="A7" />
	<register id="A8" acronym="A8" width="32" description="A8" />
	<register id="A9" acronym="A9" width="32" description="A9" />
	<register id="A10" acronym="A10" width="32" description="A10" />
	<register id="A11" acronym="A11" width="32" description="A11" />
	<register id="A12" acronym="A12" width="32" description="A12" />
	<register id="A13" acronym="A13" width="32" description="A13" />
	<register id="A14" acronym="A14" width="32" description="A14" />
	<register id="A15" acronym="A15" width="32" description="A15" />
	
	<register id="D0" acronym="D0" width="32" description="D0" />
	<register id="D1" acronym="D1" width="32" description="D1" />
	<register id="D2" acronym="D2" width="32" description="D2" />
	<register id="D3" acronym="D3" width="32" description="D3" />
	<register id="D4" acronym="D4" width="32" description="D4" />
	<register id="D5" acronym="D5" width="32" description="D5" />
	<register id="D6" acronym="D6" width="32" description="D6" />
	<register id="D7" acronym="D7" width="32" description="D7" />
	<register id="D8" acronym="D8" width="32" description="D8" />
	<register id="D9" acronym="D9" width="32" description="D9" />
	<register id="D10" acronym="D10" width="32" description="D10" />
	<register id="D11" acronym="D11" width="32" description="D11" />
	<register id="D12" acronym="D12" width="32" description="D12" />
	<register id="D13" acronym="D13" width="32" description="D13" />
	<register id="D14" acronym="D14" width="32" description="D14" />
	<register id="D15" acronym="D15" width="32" description="D15" />
	
	<register id="M0" acronym="M0" width="32" description="M0" />
	<register id="M1" acronym="M1" width="32" description="M1" />
	<register id="M2" acronym="M2" width="32" description="M2" />
	<register id="M3" acronym="M3" width="32" description="M3" />
	<register id="M4" acronym="M4" width="32" description="M4" />
	<register id="M5" acronym="M5" width="32" description="M5" />
	<register id="M6" acronym="M6" width="32" description="M6" />
	<register id="M7" acronym="M7" width="32" description="M7" />
	<register id="M8" acronym="M8" width="32" description="M8" />
	<register id="M9" acronym="M9" width="32" description="M9" />
	<register id="M10" acronym="M10" width="32" description="M10" />
	<register id="M11" acronym="M11" width="32" description="M11" />
	<register id="M12" acronym="M12" width="32" description="M12" />
	<register id="M13" acronym="M13" width="32" description="M13" />
	<register id="M14" acronym="M14" width="32" description="M14" />
	<register id="M15" acronym="M15" width="32" description="M15" />
	<register id="M16" acronym="M16" width="32" description="M16" />
	<register id="M17" acronym="M17" width="32" description="M17" />
	<register id="M18" acronym="M18" width="32" description="M18" />
	<register id="M19" acronym="M19" width="32" description="M19" />
	<register id="M20" acronym="M20" width="32" description="M20" />
	<register id="M21" acronym="M21" width="32" description="M21" />
	<register id="M22" acronym="M22" width="32" description="M22" />
	<register id="M23" acronym="M23" width="32" description="M23" />
	<register id="M24" acronym="M24" width="32" description="M24" />
	<register id="M25" acronym="M25" width="32" description="M25" />
	<register id="M26" acronym="M26" width="32" description="M26" />
	<register id="M27" acronym="M27" width="32" description="M27" />
	<register id="M28" acronym="M28" width="32" description="M28" />
	<register id="M29" acronym="M29" width="32" description="M29" />
	<register id="M30" acronym="M30" width="32" description="M30" />
	<register id="M31" acronym="M31" width="32" description="M31" />
	
	<instance href="../Modules/C29xNotVisible.xml" id="" xml="C29xNotVisible.xml" xmlpath="../Modules/" HW_revision="1.0" description="" requestor="TMS320C29XX" baseaddr="0" size="00" accessnumbytes="4" permissions="p"/>

</cpu>

