;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, -0
	MOV 260, <1
	SPL <-127, 100
	SUB @121, 103
	SPL <-127, 100
	SUB @0, -0
	SPL @300, 90
	SUB @0, -0
	SLT #80, 82
	SUB @121, 103
	SPL <121, 103
	SPL <-127, 100
	ADD #12, @202
	CMP -207, <-120
	SPL @12, #202
	CMP 80, 82
	SUB @121, 197
	ADD @-275, @0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV #-1, <-20
	SUB 2, @10
	SUB @121, 197
	SUB @124, 106
	SUB @-127, 100
	SUB @9, @2
	SUB <85, @2
	MOV -1, <-20
	DAT <-1, #-20
	ADD 260, <1
	DAT <-1, #-20
	SUB @121, 103
	SPL @300, 90
	ADD 210, 60
	MOV -1, <-20
	ADD 260, <1
	DJN -1, @-20
	SUB @9, @2
	MOV -4, <-20
	SUB @9, @2
	MOV -4, <-20
	SUB @124, 606
	SUB @9, @2
	SUB @124, 606
