
---------- Begin Simulation Statistics ----------
final_tick                                13488851285                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115485                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   230218                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.77                       # Real time elapsed on the host
host_tick_rate                              137970295                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013489                       # Number of seconds simulated
sim_ticks                                 13488851285                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126464                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6524478                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.625714                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.625714                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9569915                       # number of floating regfile writes
system.cpu.idleCycles                           39653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29143                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625522                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.021358                       # Inst execution rate
system.cpu.iew.exec_refs                     12455194                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26751                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7268654                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4870083                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4393                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27431                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22871152                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12428443                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58021                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              30278989                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  47280                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4265330                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25417                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4385898                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1460                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27683                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23421197                       # num instructions consuming a value
system.cpu.iew.wb_count                      22637879                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.727665                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17042774                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.763611                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22640213                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 36293490                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392558                       # number of integer regfile writes
system.cpu.ipc                               0.380849                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.380849                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               793      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11498804     37.90%     37.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     37.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     37.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3204580     10.56%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  208      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594432      5.26%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     53.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569860      5.17%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4455501     14.69%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1723      0.01%     73.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         7985702     26.32%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25113      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30337010                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15836426                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30276856                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9593844                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9863447                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2816908                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.092854                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   92477      3.28%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            23015      0.82%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1317604     46.77%     50.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     50.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1383770     49.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17316699                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           62848919                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13044035                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13371280                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22871149                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30337010                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          363561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             28672                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       527639                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      29606175                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.024685                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.855792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20093248     67.87%     67.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2996782     10.12%     77.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1062319      3.59%     81.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1001676      3.38%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2035418      6.87%     91.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1198086      4.05%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              667897      2.26%     98.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334914      1.13%     99.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              215835      0.73%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29606175                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.023315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               919                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              889                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4870083                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27431                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15716342                       # number of misc regfile reads
system.cpu.numCycles                         29645828                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             292                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1438040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9698                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2877559                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9698                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1683405                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1682176                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1656084                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1655335                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954773                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             284                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              265                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          367200                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25385                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     29547798                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.761735                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.106820                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        25083684     84.89%     84.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          465920      1.58%     86.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          476176      1.61%     88.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1288671      4.36%     92.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           14450      0.05%     92.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          130075      0.44%     92.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46874      0.16%     93.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          101703      0.34%     93.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1940245      6.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     29547798                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1940245                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1688741                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1688741                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1688741                       # number of overall hits
system.cpu.dcache.overall_hits::total         1688741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3237560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3237560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3237560                       # number of overall misses
system.cpu.dcache.overall_misses::total       3237560                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 165826647254                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165826647254                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 165826647254                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165826647254                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4926301                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4926301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4926301                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4926301                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.657199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.657199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.657199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.657199                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51219.636780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51219.636780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51219.636780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51219.636780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8066320                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1030273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.829303                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2998                       # number of writebacks
system.cpu.dcache.writebacks::total              2998                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1798512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1798512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1798512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1798512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1439048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1439048                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1439048                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1439048                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32983471790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32983471790                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32983471790                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32983471790                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.292115                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.292115                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.292115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.292115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22920.341636                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22920.341636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22920.341636                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22920.341636                       # average overall mshr miss latency
system.cpu.dcache.replacements                1438024                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1662843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1662843                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3237283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3237283                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 165815347880                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 165815347880                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4900126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4900126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.660653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.660653                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51220.529030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51220.529030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1798507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1798507                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1438776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1438776                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  32972582370                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  32972582370                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22917.106186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22917.106186                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25898                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          277                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     11299374                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11299374                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40791.963899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40791.963899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          272                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10889420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10889420                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40034.632353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40034.632353                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.201139                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3127789                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1439048                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.173513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.201139                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          40849456                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         40849456                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1376116                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              24572337                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2491083                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1141222                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25417                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628337                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23121095                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   883                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929361                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26754                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127704                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3335270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11782359                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1683405                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1655653                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      26244139                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51250                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  160                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           946                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3314999                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7458                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           29606175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.793636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.077569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24435968     82.54%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1549604      5.23%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   134699      0.45%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   155462      0.53%     88.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   173854      0.59%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1515459      5.12%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    53871      0.18%     94.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    82866      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1504392      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             29606175                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.056784                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.397437                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3314388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3314388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3314388                       # number of overall hits
system.cpu.icache.overall_hits::total         3314388                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          611                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            611                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          611                       # number of overall misses
system.cpu.icache.overall_misses::total           611                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47003319                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47003319                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47003319                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47003319                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3314999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3314999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3314999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3314999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76928.509002                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76928.509002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76928.509002                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76928.509002                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          388                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          140                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          140                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          140                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37639419                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37639419                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37639419                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37639419                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79913.840764                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79913.840764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79913.840764                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79913.840764                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3314388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3314388                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          611                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           611                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47003319                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47003319                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3314999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3314999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76928.509002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76928.509002                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          140                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37639419                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37639419                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79913.840764                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79913.840764                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.514311                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3314858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7052.889362                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.514311                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6630468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6630468                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3315164                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         185                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   85631                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1257                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1003073                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  13488851285                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25417                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1811517                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12570892                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3134951                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              12063364                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22981309                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 88687                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2953302                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10613673                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7477                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27880957                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47640249                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21388960                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9793451                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   563486                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5815418                       # count of insts added to the skid buffer
system.cpu.rob.reads                         50482091                       # The number of ROB reads
system.cpu.rob.writes                        45807970                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1235609                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1235612                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1235609                       # number of overall hits
system.l2.overall_hits::total                 1235612                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203439                       # number of demand (read+write) misses
system.l2.demand_misses::total                 203907                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            203439                       # number of overall misses
system.l2.overall_misses::total                203907                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36966020                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18737796350                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18774762370                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36966020                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18737796350                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18774762370                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1439048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1439519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1439048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1439519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.141371                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.141649                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.141371                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.141649                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78987.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92105.232281                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92075.124297                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78987.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92105.232281                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92075.124297                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1328                       # number of writebacks
system.l2.writebacks::total                      1328                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            203907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           203907                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32613920                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16841394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16874007920                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32613920                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16841394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16874007920                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.141371                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.141649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.141371                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.141649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69687.863248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82783.507587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82753.450936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69687.863248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82783.507587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82753.450936                       # average overall mshr miss latency
system.l2.replacements                         171159                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2998                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2998                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2998                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9249                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   163                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8354710                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.400735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.400735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76648.715596                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7338925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7338925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.400735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.400735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67329.587156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67329.587156                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36966020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36966020                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78987.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78987.222222                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32613920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32613920                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69687.863248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69687.863248                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1235446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1235446                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18729441640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18729441640                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1438776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1438776                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141322                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92113.518123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92113.518123                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203330                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16834055075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16834055075                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82791.792038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82791.792038                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30490.905398                       # Cycle average of tags in use
system.l2.tags.total_refs                     2868309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    203927                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.065371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.461513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       113.894534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30374.549351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.926958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930509                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23224399                       # Number of tag accesses
system.l2.tags.data_accesses                 23224399                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203425.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001198457780                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              391263                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1233                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      203906                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1328                       # Number of write requests accepted
system.mem_ctrls.readBursts                    203906                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1328                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                203906                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1328                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  106207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2468.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    774.399105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4353.664388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           53     66.25%     66.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            6      7.50%     73.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           12     15.00%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            8     10.00%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.362500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.345597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     81.25%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.25%     82.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14     17.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13049984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                84992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    967.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   13488748000                       # Total gap between requests
system.mem_ctrls.avgGap                      65723.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13019200                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        83776                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2215755.765150760766                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 965182262.367866158485                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6210758.665058556944                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203439                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1328                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13713085                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8586772045                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 274289236745                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29364.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     42208.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 206543099.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13020096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13049984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        84992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        84992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203439                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         203906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1328                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1328                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2215756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    965248688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        967464443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2215756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2215756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6300907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6300907                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6300907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2215756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    965248688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       973765351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               203892                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1309                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12750                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12947                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4777510130                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1019460000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8600485130                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23431.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           42181.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              107807                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1098                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.88                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        96283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   136.375975                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.934671                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   201.059242                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        67477     70.08%     70.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19880     20.65%     90.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2195      2.28%     93.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1088      1.13%     94.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          769      0.80%     94.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          613      0.64%     95.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          552      0.57%     96.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          450      0.47%     96.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3259      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        96283                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13049088                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              83776                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              967.398018                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.210759                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       348874680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       185404725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731907120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3325140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1064556480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5209436910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    792825120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8336330175                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   618.016316                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1903878745                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    450320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  11134652540                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       338678760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       179989260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      723881760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3507840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1064556480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4916223780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1039741440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8266579320                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   612.845315                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2542650660                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    450320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10495880625                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             203797                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1328                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169382                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        203797                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       578522                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       578522                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 578522                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13134976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13134976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13134976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            203906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  203906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              203906                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           581931390                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1103088910                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1439246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604857                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              272                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             272                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1438776                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4316120                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4317077                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92290944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92322048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171159                       # Total snoops (count)
system.tol2bus.snoopTraffic                     84992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006021                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077362                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1600980     99.40%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9698      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610678                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  13488851285                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1312032085                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            641550                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1964300520                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            14.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
