(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (or (and (bvsle bv_1 bv_3) (bvule #x7d77eb6a  #x65fedb50 )) (bvslt (bvxnor bv_0 bv_0) (bvlshr bv_3 bv_0))))
(assert (bvsge (bvxor (bvor #xb11ff0a1  #x05862df0 ) (bvsub #x57b52ada  #x1515eb6c )) (bvsub (bvudiv #x6a9ef8b7  bv_0) (bvor bv_3 bv_0))))
(assert (or (or (bvsgt bv_0 #x8273efd9 ) (or bool_1 true)) (bvsgt (bvshl #x175ecc29  bv_4) (bvshl #xf45b906a  bv_4))))
(assert (bvsgt (bvurem (bvnand bv_4 bv_4) (bvurem bv_0 bv_4)) (bvsrem (bvand bv_4 #x857ac092 ) (bvlshr #xb208710c  #xbcabd587 ))))
(assert (bvsge (bvmul (bvmul bv_4 bv_0) (bvsub bv_1 bv_1)) (bvnor (bvshl #x8346fcad  #x7200d5a0 ) (bvsdiv #xaad36b1a  bv_3))))
(check-sat)
(exit)
