INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/JK_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'JK_FF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter6'
ERROR: [VRFC 10-719] formal port/generic <j> is not declared in <jk_ff> [C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd:31]
ERROR: [VRFC 10-719] formal port/generic <j> is not declared in <jk_ff> [C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd:41]
ERROR: [VRFC 10-719] formal port/generic <j> is not declared in <jk_ff> [C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd:51]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd:11]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/admin/Documents/dts/dts.srcs/sources_1/new/cnt6.vhd' ignored due to errors
