// Seed: 1377768346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output supply1 id_7,
    input wor id_8,
    output supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13,
    output tri1 id_14
);
  tri1 id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  final begin : LABEL_0
    id_14 = id_8;
  end
  assign id_9 = 1;
endmodule
