Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date             : Sat Nov  9 14:14:29 2024
| Host             : dell-Inspiron-5415 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file AES_power_routed.rpt -pb AES_power_summary_routed.pb -rpx AES_power_routed.rpx
| Design           : AES
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.098        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.946        |
| Device Static (W)        | 0.152        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.8         |
| Junction Temperature (C) | 49.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.111 |        4 |       --- |             --- |
| Slice Logic              |     0.924 |    90730 |       --- |             --- |
|   LUT as Logic           |     0.843 |    43139 |     53200 |           81.09 |
|   F7/F8 Muxes            |     0.063 |    23366 |     53200 |           43.92 |
|   Register               |     0.011 |    17742 |    106400 |           16.67 |
|   LUT as Shift Register  |     0.008 |     1897 |     17400 |           10.90 |
|   CARRY4                 |    <0.001 |      271 |     13300 |            2.04 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |     0.000 |     1001 |       --- |             --- |
| Signals                  |     0.815 |    37241 |       --- |             --- |
| Block RAM                |     0.096 |     63.5 |       140 |           45.36 |
| I/O                      |    <0.001 |        1 |       200 |            0.50 |
| Static Power             |     0.152 |          |           |                 |
| Total                    |     2.098 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     1.959 |       1.939 |      0.021 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.013 |       0.007 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.035 |       0.000 |      0.035 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                            | Constraint (ns) |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk                                                                                        | clk                                                               |             8.4 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK |            33.0 |
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| AES                      |     1.946 |
|   BRAM0                  |     0.019 |
|     U0                   |     0.019 |
|       inst_blk_mem_gen   |     0.019 |
|   BRAM1                  |     0.017 |
|     U0                   |     0.017 |
|       inst_blk_mem_gen   |     0.017 |
|   BRAM2                  |     0.017 |
|     U0                   |     0.017 |
|       inst_blk_mem_gen   |     0.017 |
|   a                      |     0.323 |
|     loop[1].er           |     0.009 |
|       s                  |     0.009 |
|     loop[2].er           |     0.027 |
|       s                  |     0.027 |
|     loop[3].er           |     0.026 |
|       s                  |     0.026 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.026 |
|       s                  |     0.026 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.026 |
|       s                  |     0.026 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.026 |
|       s                  |     0.026 |
|     sb                   |     0.017 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[32].s    |     0.001 |
|       sub_Bytes[40].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|       sub_Bytes[80].s    |     0.001 |
|       sub_Bytes[88].s    |     0.001 |
|       sub_Bytes[8].s     |     0.001 |
|   b                      |     0.322 |
|     loop[1].er           |     0.008 |
|       s                  |     0.008 |
|     loop[2].er           |     0.026 |
|       s                  |     0.026 |
|     loop[3].er           |     0.026 |
|       s                  |     0.026 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.026 |
|       s                  |     0.026 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.025 |
|       s                  |     0.025 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.026 |
|       s                  |     0.026 |
|     sb                   |     0.017 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[104].s   |     0.001 |
|       sub_Bytes[120].s   |     0.001 |
|       sub_Bytes[16].s    |     0.001 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[32].s    |     0.001 |
|       sub_Bytes[40].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|       sub_Bytes[72].s    |     0.001 |
|       sub_Bytes[80].s    |     0.001 |
|       sub_Bytes[88].s    |     0.001 |
|       sub_Bytes[8].s     |     0.001 |
|   c                      |     0.272 |
|     loop[2].er           |     0.002 |
|       s                  |     0.002 |
|     loop[3].er           |     0.022 |
|       s                  |     0.022 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.026 |
|       s                  |     0.026 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.026 |
|       s                  |     0.026 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.026 |
|       s                  |     0.026 |
|     sb                   |     0.016 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[104].s   |     0.001 |
|       sub_Bytes[120].s   |     0.001 |
|       sub_Bytes[16].s    |     0.001 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[32].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|   d                      |     0.273 |
|     loop[2].er           |     0.002 |
|       s                  |     0.002 |
|     loop[3].er           |     0.022 |
|       s                  |     0.022 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.025 |
|       s                  |     0.025 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.026 |
|       s                  |     0.026 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.026 |
|       s                  |     0.026 |
|     sb                   |     0.017 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[104].s   |     0.001 |
|       sub_Bytes[16].s    |     0.001 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[32].s    |     0.001 |
|       sub_Bytes[40].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|       sub_Bytes[64].s    |     0.001 |
|       sub_Bytes[72].s    |     0.001 |
|       sub_Bytes[80].s    |     0.001 |
|       sub_Bytes[88].s    |     0.001 |
|       sub_Bytes[8].s     |     0.001 |
|       sub_Bytes[96].s    |     0.001 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   e                      |     0.271 |
|     loop[2].er           |     0.002 |
|       s                  |     0.002 |
|     loop[3].er           |     0.023 |
|       s                  |     0.023 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.026 |
|       s                  |     0.026 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.026 |
|       s                  |     0.026 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.026 |
|       s                  |     0.026 |
|     sb                   |     0.017 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[112].s   |     0.001 |
|       sub_Bytes[120].s   |     0.001 |
|       sub_Bytes[16].s    |     0.001 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[32].s    |     0.001 |
|       sub_Bytes[40].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|       sub_Bytes[64].s    |     0.001 |
|       sub_Bytes[72].s    |     0.001 |
|       sub_Bytes[80].s    |     0.001 |
|       sub_Bytes[88].s    |     0.001 |
|       sub_Bytes[8].s     |     0.001 |
|       sub_Bytes[96].s    |     0.001 |
|   f                      |     0.272 |
|     loop[2].er           |     0.002 |
|       s                  |     0.002 |
|     loop[3].er           |     0.022 |
|       s                  |     0.022 |
|     loop[4].er           |     0.026 |
|       s                  |     0.026 |
|     loop[5].er           |     0.025 |
|       s                  |     0.025 |
|     loop[6].er           |     0.026 |
|       s                  |     0.026 |
|     loop[7].er           |     0.026 |
|       s                  |     0.026 |
|     loop[8].er           |     0.026 |
|       s                  |     0.026 |
|     loop[9].er           |     0.027 |
|       s                  |     0.027 |
|     sb                   |     0.017 |
|       sub_Bytes[0].s     |     0.001 |
|       sub_Bytes[104].s   |     0.001 |
|       sub_Bytes[112].s   |     0.001 |
|       sub_Bytes[120].s   |     0.002 |
|       sub_Bytes[24].s    |     0.001 |
|       sub_Bytes[40].s    |     0.001 |
|       sub_Bytes[48].s    |     0.001 |
|       sub_Bytes[56].s    |     0.001 |
|       sub_Bytes[80].s    |     0.001 |
|       sub_Bytes[88].s    |     0.001 |
|       sub_Bytes[96].s    |     0.001 |
|   ila                    |     0.153 |
|     inst                 |     0.153 |
|       ila_core_inst      |     0.153 |
|   vio0                   |     0.002 |
|     inst                 |     0.002 |
|       U_XSDB_SLAVE       |     0.001 |
+--------------------------+-----------+


