

================================================================
== Vivado HLS Report for 'compute_output'
================================================================
* Date:           Tue Mar 19 14:53:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3926873|  3926873| 39.269 ms | 39.269 ms |  3926873|  3926873|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                         |              |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +-------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_compute4_fu_624      |compute4      |   921997|   921997|  9.220 ms |  9.220 ms |  921997|  921997|   none  |
        |grp_store_output_fu_702  |store_output  |    57353|    57353|  0.574 ms |  0.574 ms |   57353|   57353|   none  |
        |grp_load_weight_fu_714   |load_weight   |     2362|     2362| 23.620 us | 23.620 us |    2362|    2362|   none  |
        +-------------------------+--------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3926872|  3926872|    981718|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      7|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     51|    4276|  14448|    -|
|Memory           |       20|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     49|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     51|    4332|  14504|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|     23|       4|     27|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+-------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------+--------------+---------+-------+------+-------+-----+
    |grp_compute4_fu_624      |compute4      |        0|     49|  3824|  13156|    0|
    |grp_load_weight_fu_714   |load_weight   |        0|      1|    99|     47|    0|
    |grp_store_output_fu_702  |store_output  |        0|      1|   353|   1245|    0|
    +-------------------------+--------------+---------+-------+------+-------+-----+
    |Total                    |              |        0|     51|  4276|  14448|    0|
    +-------------------------+--------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |fm_out_buff_V_U  |compute_output_fmhbi  |       16|  0|   0|    0|  12544|   16|     1|       200704|
    |wt_buff_V_U      |compute_output_wtg8j  |        4|  0|   0|    0|   2352|   16|     1|        37632|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                      |       20|  0|   0|    0|  14896|   32|     2|       238336|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ch_fu_740_p2  |     +    |      0|  0|   7|           7|           5|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   7|           7|           5|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   4|          8|    1|          8|
    |ch_0_reg_612            |   3|          2|    7|         14|
    |fm_out_buff_V_address0  |   3|          3|   14|         42|
    |fm_out_buff_V_ce0       |   3|          3|    1|          3|
    |fm_out_buff_V_ce1       |   3|          2|    1|          2|
    |fm_out_buff_V_we0       |   3|          2|    1|          2|
    |fm_out_buff_V_we1       |   3|          2|    1|          2|
    |m_axi_out_V_AWVALID     |   3|          2|    1|          2|
    |m_axi_out_V_BREADY      |   3|          2|    1|          2|
    |m_axi_out_V_WVALID      |   3|          2|    1|          2|
    |m_axi_weight_V_ARVALID  |   3|          2|    1|          2|
    |m_axi_weight_V_RREADY   |   3|          2|    1|          2|
    |wt_buff_V_address0      |   3|          3|   12|         36|
    |wt_buff_V_ce0           |   3|          3|    1|          3|
    |wt_buff_V_ce1           |   3|          2|    1|          2|
    |wt_buff_V_we0           |   3|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  49|         42|   46|        126|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   7|   0|    7|          0|
    |ch_0_reg_612                          |   7|   0|    7|          0|
    |ch_reg_1089                           |   7|   0|    7|          0|
    |grp_compute4_fu_624_ap_start_reg      |   1|   0|    1|          0|
    |grp_load_weight_fu_714_ap_start_reg   |   1|   0|    1|          0|
    |grp_store_output_fu_702_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln124_1_reg_1081                |  16|   0|   16|          0|
    |trunc_ln124_reg_1076                  |  16|   0|   16|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  56|   0|   56|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    compute_output   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    compute_output   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    compute_output   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    compute_output   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    compute_output   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    compute_output   | return value |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WDATA     | out |   16|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WSTRB     | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RDATA     |  in |   16|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |       weight_V      |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |       weight_V      |    pointer   |
|weight_V_offset          |  in |   31|   ap_none  |   weight_V_offset   |    scalar    |
|m_axi_out_V_AWVALID      | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWREADY      |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWADDR       | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWID         | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWLEN        | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWSIZE       | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWBURST      | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWLOCK       | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWCACHE      | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWPROT       | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWQOS        | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWREGION     | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_AWUSER       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WVALID       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WREADY       |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WDATA        | out |   64|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WSTRB        | out |    8|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WLAST        | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WID          | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_WUSER        | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARVALID      | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARREADY      |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARADDR       | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARID         | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARLEN        | out |   32|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARSIZE       | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARBURST      | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARLOCK       | out |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARCACHE      | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARPROT       | out |    3|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARQOS        | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARREGION     | out |    4|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_ARUSER       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RVALID       |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RREADY       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RDATA        |  in |   64|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RLAST        |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RID          |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RUSER        |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_RRESP        |  in |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BVALID       |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BREADY       | out |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BRESP        |  in |    2|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BID          |  in |    1|    m_axi   |        out_V        |    pointer   |
|m_axi_out_V_BUSER        |  in |    1|    m_axi   |        out_V        |    pointer   |
|out_V_offset             |  in |   29|   ap_none  |     out_V_offset    |    scalar    |
|fm_in_buff_0_V_address0  | out |   12|  ap_memory |    fm_in_buff_0_V   |     array    |
|fm_in_buff_0_V_ce0       | out |    1|  ap_memory |    fm_in_buff_0_V   |     array    |
|fm_in_buff_0_V_q0        |  in |   16|  ap_memory |    fm_in_buff_0_V   |     array    |
|fm_in_buff_1_V_address0  | out |   12|  ap_memory |    fm_in_buff_1_V   |     array    |
|fm_in_buff_1_V_ce0       | out |    1|  ap_memory |    fm_in_buff_1_V   |     array    |
|fm_in_buff_1_V_q0        |  in |   16|  ap_memory |    fm_in_buff_1_V   |     array    |
|fm_in_buff_2_V_address0  | out |   12|  ap_memory |    fm_in_buff_2_V   |     array    |
|fm_in_buff_2_V_ce0       | out |    1|  ap_memory |    fm_in_buff_2_V   |     array    |
|fm_in_buff_2_V_q0        |  in |   16|  ap_memory |    fm_in_buff_2_V   |     array    |
|bias_buff_0_V_read       |  in |   16|   ap_none  |  bias_buff_0_V_read |    scalar    |
|bias_buff_1_V_read       |  in |   16|   ap_none  |  bias_buff_1_V_read |    scalar    |
|bias_buff_2_V_read       |  in |   16|   ap_none  |  bias_buff_2_V_read |    scalar    |
|bias_buff_3_V_read       |  in |   16|   ap_none  |  bias_buff_3_V_read |    scalar    |
|bias_buff_4_V_read       |  in |   16|   ap_none  |  bias_buff_4_V_read |    scalar    |
|bias_buff_5_V_read       |  in |   16|   ap_none  |  bias_buff_5_V_read |    scalar    |
|bias_buff_6_V_read       |  in |   16|   ap_none  |  bias_buff_6_V_read |    scalar    |
|bias_buff_7_V_read       |  in |   16|   ap_none  |  bias_buff_7_V_read |    scalar    |
|bias_buff_8_V_read       |  in |   16|   ap_none  |  bias_buff_8_V_read |    scalar    |
|bias_buff_9_V_read       |  in |   16|   ap_none  |  bias_buff_9_V_read |    scalar    |
|bias_buff_10_V_read      |  in |   16|   ap_none  | bias_buff_10_V_read |    scalar    |
|bias_buff_11_V_read      |  in |   16|   ap_none  | bias_buff_11_V_read |    scalar    |
|bias_buff_12_V_read      |  in |   16|   ap_none  | bias_buff_12_V_read |    scalar    |
|bias_buff_13_V_read      |  in |   16|   ap_none  | bias_buff_13_V_read |    scalar    |
|bias_buff_14_V_read      |  in |   16|   ap_none  | bias_buff_14_V_read |    scalar    |
|bias_buff_15_V_read      |  in |   16|   ap_none  | bias_buff_15_V_read |    scalar    |
|bias_buff_16_V_read      |  in |   16|   ap_none  | bias_buff_16_V_read |    scalar    |
|bias_buff_17_V_read      |  in |   16|   ap_none  | bias_buff_17_V_read |    scalar    |
|bias_buff_18_V_read      |  in |   16|   ap_none  | bias_buff_18_V_read |    scalar    |
|bias_buff_19_V_read      |  in |   16|   ap_none  | bias_buff_19_V_read |    scalar    |
|bias_buff_20_V_read      |  in |   16|   ap_none  | bias_buff_20_V_read |    scalar    |
|bias_buff_21_V_read      |  in |   16|   ap_none  | bias_buff_21_V_read |    scalar    |
|bias_buff_22_V_read      |  in |   16|   ap_none  | bias_buff_22_V_read |    scalar    |
|bias_buff_23_V_read      |  in |   16|   ap_none  | bias_buff_23_V_read |    scalar    |
|bias_buff_24_V_read      |  in |   16|   ap_none  | bias_buff_24_V_read |    scalar    |
|bias_buff_25_V_read      |  in |   16|   ap_none  | bias_buff_25_V_read |    scalar    |
|bias_buff_26_V_read      |  in |   16|   ap_none  | bias_buff_26_V_read |    scalar    |
|bias_buff_27_V_read      |  in |   16|   ap_none  | bias_buff_27_V_read |    scalar    |
|bias_buff_28_V_read      |  in |   16|   ap_none  | bias_buff_28_V_read |    scalar    |
|bias_buff_29_V_read      |  in |   16|   ap_none  | bias_buff_29_V_read |    scalar    |
|bias_buff_30_V_read      |  in |   16|   ap_none  | bias_buff_30_V_read |    scalar    |
|bias_buff_31_V_read      |  in |   16|   ap_none  | bias_buff_31_V_read |    scalar    |
|bias_buff_32_V_read      |  in |   16|   ap_none  | bias_buff_32_V_read |    scalar    |
|bias_buff_33_V_read      |  in |   16|   ap_none  | bias_buff_33_V_read |    scalar    |
|bias_buff_34_V_read      |  in |   16|   ap_none  | bias_buff_34_V_read |    scalar    |
|bias_buff_35_V_read      |  in |   16|   ap_none  | bias_buff_35_V_read |    scalar    |
|bias_buff_36_V_read      |  in |   16|   ap_none  | bias_buff_36_V_read |    scalar    |
|bias_buff_37_V_read      |  in |   16|   ap_none  | bias_buff_37_V_read |    scalar    |
|bias_buff_38_V_read      |  in |   16|   ap_none  | bias_buff_38_V_read |    scalar    |
|bias_buff_39_V_read      |  in |   16|   ap_none  | bias_buff_39_V_read |    scalar    |
|bias_buff_40_V_read      |  in |   16|   ap_none  | bias_buff_40_V_read |    scalar    |
|bias_buff_41_V_read      |  in |   16|   ap_none  | bias_buff_41_V_read |    scalar    |
|bias_buff_42_V_read      |  in |   16|   ap_none  | bias_buff_42_V_read |    scalar    |
|bias_buff_43_V_read      |  in |   16|   ap_none  | bias_buff_43_V_read |    scalar    |
|bias_buff_44_V_read      |  in |   16|   ap_none  | bias_buff_44_V_read |    scalar    |
|bias_buff_45_V_read      |  in |   16|   ap_none  | bias_buff_45_V_read |    scalar    |
|bias_buff_46_V_read      |  in |   16|   ap_none  | bias_buff_46_V_read |    scalar    |
|bias_buff_47_V_read      |  in |   16|   ap_none  | bias_buff_47_V_read |    scalar    |
|bias_buff_48_V_read      |  in |   16|   ap_none  | bias_buff_48_V_read |    scalar    |
|bias_buff_49_V_read      |  in |   16|   ap_none  | bias_buff_49_V_read |    scalar    |
|bias_buff_50_V_read      |  in |   16|   ap_none  | bias_buff_50_V_read |    scalar    |
|bias_buff_51_V_read      |  in |   16|   ap_none  | bias_buff_51_V_read |    scalar    |
|bias_buff_52_V_read      |  in |   16|   ap_none  | bias_buff_52_V_read |    scalar    |
|bias_buff_53_V_read      |  in |   16|   ap_none  | bias_buff_53_V_read |    scalar    |
|bias_buff_54_V_read      |  in |   16|   ap_none  | bias_buff_54_V_read |    scalar    |
|bias_buff_55_V_read      |  in |   16|   ap_none  | bias_buff_55_V_read |    scalar    |
|bias_buff_56_V_read      |  in |   16|   ap_none  | bias_buff_56_V_read |    scalar    |
|bias_buff_57_V_read      |  in |   16|   ap_none  | bias_buff_57_V_read |    scalar    |
|bias_buff_58_V_read      |  in |   16|   ap_none  | bias_buff_58_V_read |    scalar    |
|bias_buff_59_V_read      |  in |   16|   ap_none  | bias_buff_59_V_read |    scalar    |
|bias_buff_60_V_read      |  in |   16|   ap_none  | bias_buff_60_V_read |    scalar    |
|bias_buff_61_V_read      |  in |   16|   ap_none  | bias_buff_61_V_read |    scalar    |
|bias_buff_62_V_read      |  in |   16|   ap_none  | bias_buff_62_V_read |    scalar    |
|bias_buff_63_V_read      |  in |   16|   ap_none  | bias_buff_63_V_read |    scalar    |
|row                      |  in |   32|   ap_none  |         row         |    scalar    |
|col                      |  in |   32|   ap_none  |         col         |    scalar    |
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"   --->   Operation 8 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"   --->   Operation 9 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bias_buff_63_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_63_V_read)"   --->   Operation 10 'read' 'bias_buff_63_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bias_buff_62_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_62_V_read)"   --->   Operation 11 'read' 'bias_buff_62_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_buff_61_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_61_V_read)"   --->   Operation 12 'read' 'bias_buff_61_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bias_buff_60_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_60_V_read)"   --->   Operation 13 'read' 'bias_buff_60_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias_buff_59_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_59_V_read)"   --->   Operation 14 'read' 'bias_buff_59_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_buff_58_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_58_V_read)"   --->   Operation 15 'read' 'bias_buff_58_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_buff_57_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_57_V_read)"   --->   Operation 16 'read' 'bias_buff_57_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_buff_56_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_56_V_read)"   --->   Operation 17 'read' 'bias_buff_56_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_buff_55_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_55_V_read)"   --->   Operation 18 'read' 'bias_buff_55_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_buff_54_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_54_V_read)"   --->   Operation 19 'read' 'bias_buff_54_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_buff_53_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_53_V_read)"   --->   Operation 20 'read' 'bias_buff_53_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_buff_52_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_52_V_read)"   --->   Operation 21 'read' 'bias_buff_52_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bias_buff_51_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_51_V_read)"   --->   Operation 22 'read' 'bias_buff_51_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bias_buff_50_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_50_V_read)"   --->   Operation 23 'read' 'bias_buff_50_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bias_buff_49_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_49_V_read)"   --->   Operation 24 'read' 'bias_buff_49_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bias_buff_48_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_48_V_read)"   --->   Operation 25 'read' 'bias_buff_48_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bias_buff_47_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_47_V_read)"   --->   Operation 26 'read' 'bias_buff_47_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bias_buff_46_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_46_V_read)"   --->   Operation 27 'read' 'bias_buff_46_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%bias_buff_45_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_45_V_read)"   --->   Operation 28 'read' 'bias_buff_45_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%bias_buff_44_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_44_V_read)"   --->   Operation 29 'read' 'bias_buff_44_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%bias_buff_43_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_43_V_read)"   --->   Operation 30 'read' 'bias_buff_43_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bias_buff_42_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_42_V_read)"   --->   Operation 31 'read' 'bias_buff_42_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bias_buff_41_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_41_V_read)"   --->   Operation 32 'read' 'bias_buff_41_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%bias_buff_40_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_40_V_read)"   --->   Operation 33 'read' 'bias_buff_40_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%bias_buff_39_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_39_V_read)"   --->   Operation 34 'read' 'bias_buff_39_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%bias_buff_38_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_38_V_read)"   --->   Operation 35 'read' 'bias_buff_38_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bias_buff_37_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_37_V_read)"   --->   Operation 36 'read' 'bias_buff_37_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bias_buff_36_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_36_V_read)"   --->   Operation 37 'read' 'bias_buff_36_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%bias_buff_35_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_35_V_read)"   --->   Operation 38 'read' 'bias_buff_35_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%bias_buff_34_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_34_V_read)"   --->   Operation 39 'read' 'bias_buff_34_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%bias_buff_33_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_33_V_read)"   --->   Operation 40 'read' 'bias_buff_33_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%bias_buff_32_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_32_V_read)"   --->   Operation 41 'read' 'bias_buff_32_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%bias_buff_31_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_31_V_read)"   --->   Operation 42 'read' 'bias_buff_31_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bias_buff_30_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_30_V_read)"   --->   Operation 43 'read' 'bias_buff_30_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%bias_buff_29_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_29_V_read)"   --->   Operation 44 'read' 'bias_buff_29_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%bias_buff_28_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_28_V_read)"   --->   Operation 45 'read' 'bias_buff_28_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%bias_buff_27_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_27_V_read)"   --->   Operation 46 'read' 'bias_buff_27_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%bias_buff_26_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_26_V_read)"   --->   Operation 47 'read' 'bias_buff_26_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bias_buff_25_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_25_V_read)"   --->   Operation 48 'read' 'bias_buff_25_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bias_buff_24_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_24_V_read)"   --->   Operation 49 'read' 'bias_buff_24_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%bias_buff_23_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_23_V_read)"   --->   Operation 50 'read' 'bias_buff_23_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bias_buff_22_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_22_V_read)"   --->   Operation 51 'read' 'bias_buff_22_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bias_buff_21_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_21_V_read)"   --->   Operation 52 'read' 'bias_buff_21_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%bias_buff_20_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_20_V_read)"   --->   Operation 53 'read' 'bias_buff_20_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_buff_19_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_19_V_read)"   --->   Operation 54 'read' 'bias_buff_19_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%bias_buff_18_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_18_V_read)"   --->   Operation 55 'read' 'bias_buff_18_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%bias_buff_17_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_17_V_read)"   --->   Operation 56 'read' 'bias_buff_17_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bias_buff_16_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_16_V_read)"   --->   Operation 57 'read' 'bias_buff_16_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%bias_buff_15_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_15_V_read)"   --->   Operation 58 'read' 'bias_buff_15_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%bias_buff_14_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_14_V_read)"   --->   Operation 59 'read' 'bias_buff_14_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%bias_buff_13_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_13_V_read)"   --->   Operation 60 'read' 'bias_buff_13_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%bias_buff_12_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_12_V_read)"   --->   Operation 61 'read' 'bias_buff_12_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%bias_buff_11_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_11_V_read)"   --->   Operation 62 'read' 'bias_buff_11_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%bias_buff_10_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_10_V_read)"   --->   Operation 63 'read' 'bias_buff_10_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_buff_9_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_9_V_read)"   --->   Operation 64 'read' 'bias_buff_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_buff_8_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_8_V_read)"   --->   Operation 65 'read' 'bias_buff_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_buff_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_7_V_read)"   --->   Operation 66 'read' 'bias_buff_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_buff_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_6_V_read)"   --->   Operation 67 'read' 'bias_buff_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_buff_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_5_V_read)"   --->   Operation 68 'read' 'bias_buff_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bias_buff_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_4_V_read)"   --->   Operation 69 'read' 'bias_buff_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bias_buff_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_3_V_read)"   --->   Operation 70 'read' 'bias_buff_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buff_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_2_V_read)"   --->   Operation 71 'read' 'bias_buff_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bias_buff_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_1_V_read)"   --->   Operation 72 'read' 'bias_buff_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_buff_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %bias_buff_0_V_read)"   --->   Operation 73 'read' 'bias_buff_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %out_V_offset)"   --->   Operation 74 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weight_V_offset)"   --->   Operation 75 'read' 'weight_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %weight_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 9408, [2 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100352, [4 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (2.77ns)   --->   "%wt_buff_V = alloca [2352 x i16], align 2" [test_conv/src/test.cpp:114]   --->   Operation 78 'alloca' 'wt_buff_V' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 79 [1/1] (2.77ns)   --->   "%fm_out_buff_V = alloca [12544 x i16], align 2" [test_conv/src/test.cpp:117]   --->   Operation 79 'alloca' 'fm_out_buff_V' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %row_read to i16" [test_conv/src/test.cpp:124]   --->   Operation 80 'trunc' 'trunc_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln124_1 = trunc i32 %col_read to i16" [test_conv/src/test.cpp:124]   --->   Operation 81 'trunc' 'trunc_ln124_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:120]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ch_0 = phi i7 [ %ch, %0 ], [ 0, %arrayctor.loop10.preheader ]"   --->   Operation 83 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %ch_0, i32 6)" [test_conv/src/test.cpp:120]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 85 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %0" [test_conv/src/test.cpp:120]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (5.55ns)   --->   "call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)" [test_conv/src/test.cpp:122]   --->   Operation 87 'call' <Predicate = (!tmp)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:126]   --->   Operation 88 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @load_weight(i16* %weight_V, i31 %weight_V_offset_read, [2352 x i16]* nocapture %wt_buff_V, i7 zeroext %ch_0)" [test_conv/src/test.cpp:122]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.28>
ST_4 : Operation 90 [2/2] (1.28ns)   --->   "call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)" [test_conv/src/test.cpp:123]   --->   Operation 90 'call' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @compute4([3721 x i16]* %fm_in_buff_0_V, [3721 x i16]* %fm_in_buff_1_V, [3721 x i16]* %fm_in_buff_2_V, [2352 x i16]* %wt_buff_V, i16 %bias_buff_0_V_read_1, i16 %bias_buff_1_V_read_1, i16 %bias_buff_2_V_read_1, i16 %bias_buff_3_V_read_1, i16 %bias_buff_4_V_read_1, i16 %bias_buff_5_V_read_1, i16 %bias_buff_6_V_read_1, i16 %bias_buff_7_V_read_1, i16 %bias_buff_8_V_read_1, i16 %bias_buff_9_V_read_1, i16 %bias_buff_10_V_read_1, i16 %bias_buff_11_V_read_1, i16 %bias_buff_12_V_read_1, i16 %bias_buff_13_V_read_1, i16 %bias_buff_14_V_read_1, i16 %bias_buff_15_V_read_1, i16 %bias_buff_16_V_read_1, i16 %bias_buff_17_V_read_1, i16 %bias_buff_18_V_read_1, i16 %bias_buff_19_V_read_1, i16 %bias_buff_20_V_read_1, i16 %bias_buff_21_V_read_1, i16 %bias_buff_22_V_read_1, i16 %bias_buff_23_V_read_1, i16 %bias_buff_24_V_read_1, i16 %bias_buff_25_V_read_1, i16 %bias_buff_26_V_read_1, i16 %bias_buff_27_V_read_1, i16 %bias_buff_28_V_read_1, i16 %bias_buff_29_V_read_1, i16 %bias_buff_30_V_read_1, i16 %bias_buff_31_V_read_1, i16 %bias_buff_32_V_read_1, i16 %bias_buff_33_V_read_1, i16 %bias_buff_34_V_read_1, i16 %bias_buff_35_V_read_1, i16 %bias_buff_36_V_read_1, i16 %bias_buff_37_V_read_1, i16 %bias_buff_38_V_read_1, i16 %bias_buff_39_V_read_1, i16 %bias_buff_40_V_read_1, i16 %bias_buff_41_V_read_1, i16 %bias_buff_42_V_read_1, i16 %bias_buff_43_V_read_1, i16 %bias_buff_44_V_read_1, i16 %bias_buff_45_V_read_1, i16 %bias_buff_46_V_read_1, i16 %bias_buff_47_V_read_1, i16 %bias_buff_48_V_read_1, i16 %bias_buff_49_V_read_1, i16 %bias_buff_50_V_read_1, i16 %bias_buff_51_V_read_1, i16 %bias_buff_52_V_read_1, i16 %bias_buff_53_V_read_1, i16 %bias_buff_54_V_read_1, i16 %bias_buff_55_V_read_1, i16 %bias_buff_56_V_read_1, i16 %bias_buff_57_V_read_1, i16 %bias_buff_58_V_read_1, i16 %bias_buff_59_V_read_1, i16 %bias_buff_60_V_read_1, i16 %bias_buff_61_V_read_1, i16 %bias_buff_62_V_read_1, i16 %bias_buff_63_V_read_1, i7 %ch_0, [12544 x i16]* %fm_out_buff_V)" [test_conv/src/test.cpp:123]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.31>
ST_6 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)" [test_conv/src/test.cpp:124]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 93 [1/1] (1.31ns)   --->   "%ch = add i7 %ch_0, 16" [test_conv/src/test.cpp:120]   --->   Operation 93 'add' 'ch' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @store_output(i64* %out_V, i29 %out_V_offset_read, [12544 x i16]* nocapture %fm_out_buff_V, i7 zeroext %ch_0, i16 zeroext %trunc_ln124, i16 zeroext %trunc_ln124_1)" [test_conv/src/test.cpp:124]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:120]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_in_buff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fm_in_buff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fm_in_buff_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_buff_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_16_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_17_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_18_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_19_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_20_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_21_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_22_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_23_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_24_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_25_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_26_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_27_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_28_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_29_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_30_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_31_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_32_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_33_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_34_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_35_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_36_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_37_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_38_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_39_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_40_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_41_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_42_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_43_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_44_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_45_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_46_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_47_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_48_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_49_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_50_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_51_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_52_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_53_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_54_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_55_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_56_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_57_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_58_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_59_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_60_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_61_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_62_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_buff_63_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_read              (read             ) [ 00000000]
row_read              (read             ) [ 00000000]
bias_buff_63_V_read_1 (read             ) [ 00111111]
bias_buff_62_V_read_1 (read             ) [ 00111111]
bias_buff_61_V_read_1 (read             ) [ 00111111]
bias_buff_60_V_read_1 (read             ) [ 00111111]
bias_buff_59_V_read_1 (read             ) [ 00111111]
bias_buff_58_V_read_1 (read             ) [ 00111111]
bias_buff_57_V_read_1 (read             ) [ 00111111]
bias_buff_56_V_read_1 (read             ) [ 00111111]
bias_buff_55_V_read_1 (read             ) [ 00111111]
bias_buff_54_V_read_1 (read             ) [ 00111111]
bias_buff_53_V_read_1 (read             ) [ 00111111]
bias_buff_52_V_read_1 (read             ) [ 00111111]
bias_buff_51_V_read_1 (read             ) [ 00111111]
bias_buff_50_V_read_1 (read             ) [ 00111111]
bias_buff_49_V_read_1 (read             ) [ 00111111]
bias_buff_48_V_read_1 (read             ) [ 00111111]
bias_buff_47_V_read_1 (read             ) [ 00111111]
bias_buff_46_V_read_1 (read             ) [ 00111111]
bias_buff_45_V_read_1 (read             ) [ 00111111]
bias_buff_44_V_read_1 (read             ) [ 00111111]
bias_buff_43_V_read_1 (read             ) [ 00111111]
bias_buff_42_V_read_1 (read             ) [ 00111111]
bias_buff_41_V_read_1 (read             ) [ 00111111]
bias_buff_40_V_read_1 (read             ) [ 00111111]
bias_buff_39_V_read_1 (read             ) [ 00111111]
bias_buff_38_V_read_1 (read             ) [ 00111111]
bias_buff_37_V_read_1 (read             ) [ 00111111]
bias_buff_36_V_read_1 (read             ) [ 00111111]
bias_buff_35_V_read_1 (read             ) [ 00111111]
bias_buff_34_V_read_1 (read             ) [ 00111111]
bias_buff_33_V_read_1 (read             ) [ 00111111]
bias_buff_32_V_read_1 (read             ) [ 00111111]
bias_buff_31_V_read_1 (read             ) [ 00111111]
bias_buff_30_V_read_1 (read             ) [ 00111111]
bias_buff_29_V_read_1 (read             ) [ 00111111]
bias_buff_28_V_read_1 (read             ) [ 00111111]
bias_buff_27_V_read_1 (read             ) [ 00111111]
bias_buff_26_V_read_1 (read             ) [ 00111111]
bias_buff_25_V_read_1 (read             ) [ 00111111]
bias_buff_24_V_read_1 (read             ) [ 00111111]
bias_buff_23_V_read_1 (read             ) [ 00111111]
bias_buff_22_V_read_1 (read             ) [ 00111111]
bias_buff_21_V_read_1 (read             ) [ 00111111]
bias_buff_20_V_read_1 (read             ) [ 00111111]
bias_buff_19_V_read_1 (read             ) [ 00111111]
bias_buff_18_V_read_1 (read             ) [ 00111111]
bias_buff_17_V_read_1 (read             ) [ 00111111]
bias_buff_16_V_read_1 (read             ) [ 00111111]
bias_buff_15_V_read_1 (read             ) [ 00111111]
bias_buff_14_V_read_1 (read             ) [ 00111111]
bias_buff_13_V_read_1 (read             ) [ 00111111]
bias_buff_12_V_read_1 (read             ) [ 00111111]
bias_buff_11_V_read_1 (read             ) [ 00111111]
bias_buff_10_V_read_1 (read             ) [ 00111111]
bias_buff_9_V_read_1  (read             ) [ 00111111]
bias_buff_8_V_read_1  (read             ) [ 00111111]
bias_buff_7_V_read_1  (read             ) [ 00111111]
bias_buff_6_V_read_1  (read             ) [ 00111111]
bias_buff_5_V_read_1  (read             ) [ 00111111]
bias_buff_4_V_read_1  (read             ) [ 00111111]
bias_buff_3_V_read_1  (read             ) [ 00111111]
bias_buff_2_V_read_1  (read             ) [ 00111111]
bias_buff_1_V_read_1  (read             ) [ 00111111]
bias_buff_0_V_read_1  (read             ) [ 00111111]
out_V_offset_read     (read             ) [ 00111111]
weight_V_offset_read  (read             ) [ 00111111]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
wt_buff_V             (alloca           ) [ 00111111]
fm_out_buff_V         (alloca           ) [ 00111111]
trunc_ln124           (trunc            ) [ 00111111]
trunc_ln124_1         (trunc            ) [ 00111111]
br_ln120              (br               ) [ 01111111]
ch_0                  (phi              ) [ 00111111]
tmp                   (bitselect        ) [ 00111111]
empty                 (speclooptripcount) [ 00000000]
br_ln120              (br               ) [ 00000000]
ret_ln126             (ret              ) [ 00000000]
call_ln122            (call             ) [ 00000000]
call_ln123            (call             ) [ 00000000]
ch                    (add              ) [ 01100001]
call_ln124            (call             ) [ 00000000]
br_ln120              (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fm_in_buff_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fm_in_buff_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fm_in_buff_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_buff_0_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bias_buff_1_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_buff_2_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_buff_3_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_buff_4_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_buff_5_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_buff_6_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_buff_7_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="bias_buff_8_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="bias_buff_9_V_read">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="bias_buff_10_V_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="bias_buff_11_V_read">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="bias_buff_12_V_read">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="bias_buff_13_V_read">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="bias_buff_14_V_read">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="bias_buff_15_V_read">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="bias_buff_16_V_read">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_16_V_read"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="bias_buff_17_V_read">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_17_V_read"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias_buff_18_V_read">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_18_V_read"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bias_buff_19_V_read">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_19_V_read"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bias_buff_20_V_read">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_20_V_read"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bias_buff_21_V_read">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_21_V_read"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="bias_buff_22_V_read">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_22_V_read"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="bias_buff_23_V_read">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_23_V_read"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="bias_buff_24_V_read">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_24_V_read"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="bias_buff_25_V_read">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_25_V_read"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="bias_buff_26_V_read">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_26_V_read"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="bias_buff_27_V_read">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_27_V_read"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="bias_buff_28_V_read">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_28_V_read"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="bias_buff_29_V_read">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_29_V_read"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="bias_buff_30_V_read">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_30_V_read"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="bias_buff_31_V_read">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_31_V_read"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="bias_buff_32_V_read">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_32_V_read"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="bias_buff_33_V_read">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_33_V_read"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="bias_buff_34_V_read">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_34_V_read"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="bias_buff_35_V_read">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_35_V_read"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="bias_buff_36_V_read">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_36_V_read"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="bias_buff_37_V_read">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_37_V_read"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="bias_buff_38_V_read">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_38_V_read"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="bias_buff_39_V_read">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_39_V_read"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="bias_buff_40_V_read">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_40_V_read"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="bias_buff_41_V_read">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_41_V_read"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="bias_buff_42_V_read">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_42_V_read"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="bias_buff_43_V_read">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_43_V_read"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="bias_buff_44_V_read">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_44_V_read"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="bias_buff_45_V_read">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_45_V_read"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="bias_buff_46_V_read">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_46_V_read"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="bias_buff_47_V_read">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_47_V_read"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="bias_buff_48_V_read">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_48_V_read"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="bias_buff_49_V_read">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_49_V_read"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="bias_buff_50_V_read">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_50_V_read"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="bias_buff_51_V_read">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_51_V_read"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="bias_buff_52_V_read">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_52_V_read"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="bias_buff_53_V_read">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_53_V_read"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="bias_buff_54_V_read">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_54_V_read"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="bias_buff_55_V_read">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_55_V_read"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="bias_buff_56_V_read">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_56_V_read"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="bias_buff_57_V_read">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_57_V_read"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="bias_buff_58_V_read">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_58_V_read"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="bias_buff_59_V_read">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_59_V_read"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="bias_buff_60_V_read">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_60_V_read"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="bias_buff_61_V_read">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_61_V_read"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="bias_buff_62_V_read">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_62_V_read"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="bias_buff_63_V_read">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buff_63_V_read"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="row">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="col">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_weight"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute4"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="wt_buff_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wt_buff_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="fm_out_buff_V_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fm_out_buff_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="col_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="row_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="bias_buff_63_V_read_1_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_63_V_read_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bias_buff_62_V_read_1_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_62_V_read_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="bias_buff_61_V_read_1_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_61_V_read_1/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="bias_buff_60_V_read_1_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_60_V_read_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="bias_buff_59_V_read_1_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="0" index="1" bw="16" slack="0"/>
<pin id="243" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_59_V_read_1/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bias_buff_58_V_read_1_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="0"/>
<pin id="249" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_58_V_read_1/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="bias_buff_57_V_read_1_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_57_V_read_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bias_buff_56_V_read_1_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_56_V_read_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="bias_buff_55_V_read_1_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_55_V_read_1/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bias_buff_54_V_read_1_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_54_V_read_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bias_buff_53_V_read_1_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="0" index="1" bw="16" slack="0"/>
<pin id="279" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_53_V_read_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bias_buff_52_V_read_1_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_52_V_read_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bias_buff_51_V_read_1_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="0" index="1" bw="16" slack="0"/>
<pin id="291" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_51_V_read_1/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bias_buff_50_V_read_1_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_50_V_read_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bias_buff_49_V_read_1_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_49_V_read_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bias_buff_48_V_read_1_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_48_V_read_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bias_buff_47_V_read_1_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_47_V_read_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="bias_buff_46_V_read_1_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_46_V_read_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bias_buff_45_V_read_1_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_45_V_read_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bias_buff_44_V_read_1_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_44_V_read_1/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="bias_buff_43_V_read_1_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_43_V_read_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="bias_buff_42_V_read_1_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_42_V_read_1/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bias_buff_41_V_read_1_read_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_41_V_read_1/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="bias_buff_40_V_read_1_read_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_40_V_read_1/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bias_buff_39_V_read_1_read_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_39_V_read_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="bias_buff_38_V_read_1_read_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_38_V_read_1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="bias_buff_37_V_read_1_read_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_37_V_read_1/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="bias_buff_36_V_read_1_read_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="0"/>
<pin id="381" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_36_V_read_1/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="bias_buff_35_V_read_1_read_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="16" slack="0"/>
<pin id="387" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_35_V_read_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bias_buff_34_V_read_1_read_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_34_V_read_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="bias_buff_33_V_read_1_read_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_33_V_read_1/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="bias_buff_32_V_read_1_read_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_32_V_read_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bias_buff_31_V_read_1_read_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_31_V_read_1/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="bias_buff_30_V_read_1_read_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_30_V_read_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="bias_buff_29_V_read_1_read_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_29_V_read_1/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="bias_buff_28_V_read_1_read_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_28_V_read_1/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="bias_buff_27_V_read_1_read_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_27_V_read_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="bias_buff_26_V_read_1_read_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_26_V_read_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bias_buff_25_V_read_1_read_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_25_V_read_1/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="bias_buff_24_V_read_1_read_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_24_V_read_1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="bias_buff_23_V_read_1_read_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_23_V_read_1/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="bias_buff_22_V_read_1_read_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_22_V_read_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="bias_buff_21_V_read_1_read_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_21_V_read_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="bias_buff_20_V_read_1_read_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_20_V_read_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="bias_buff_19_V_read_1_read_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_19_V_read_1/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="bias_buff_18_V_read_1_read_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_18_V_read_1/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="bias_buff_17_V_read_1_read_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_17_V_read_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="bias_buff_16_V_read_1_read_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="16" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_16_V_read_1/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="bias_buff_15_V_read_1_read_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_15_V_read_1/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="bias_buff_14_V_read_1_read_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_14_V_read_1/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="bias_buff_13_V_read_1_read_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_13_V_read_1/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bias_buff_12_V_read_1_read_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_12_V_read_1/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="bias_buff_11_V_read_1_read_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_11_V_read_1/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="bias_buff_10_V_read_1_read_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_10_V_read_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bias_buff_9_V_read_1_read_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_9_V_read_1/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="bias_buff_8_V_read_1_read_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_8_V_read_1/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="bias_buff_7_V_read_1_read_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_7_V_read_1/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="bias_buff_6_V_read_1_read_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_6_V_read_1/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="bias_buff_5_V_read_1_read_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_5_V_read_1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="bias_buff_4_V_read_1_read_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="0"/>
<pin id="573" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="bias_buff_3_V_read_1_read_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="bias_buff_2_V_read_1_read_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bias_buff_1_V_read_1_read_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bias_buff_0_V_read_1_read_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="16" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_buff_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="out_V_offset_read_read_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="29" slack="0"/>
<pin id="602" dir="0" index="1" bw="29" slack="0"/>
<pin id="603" dir="1" index="2" bw="29" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="weight_V_offset_read_read_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="0"/>
<pin id="608" dir="0" index="1" bw="31" slack="0"/>
<pin id="609" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_offset_read/1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="ch_0_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="1"/>
<pin id="614" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="616" class="1004" name="ch_0_phi_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="1"/>
<pin id="618" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="619" dir="0" index="2" bw="1" slack="1"/>
<pin id="620" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="621" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="grp_compute4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="0" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="0"/>
<pin id="627" dir="0" index="2" bw="16" slack="0"/>
<pin id="628" dir="0" index="3" bw="16" slack="0"/>
<pin id="629" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="630" dir="0" index="5" bw="16" slack="3"/>
<pin id="631" dir="0" index="6" bw="16" slack="3"/>
<pin id="632" dir="0" index="7" bw="16" slack="3"/>
<pin id="633" dir="0" index="8" bw="16" slack="3"/>
<pin id="634" dir="0" index="9" bw="16" slack="3"/>
<pin id="635" dir="0" index="10" bw="16" slack="3"/>
<pin id="636" dir="0" index="11" bw="16" slack="3"/>
<pin id="637" dir="0" index="12" bw="16" slack="3"/>
<pin id="638" dir="0" index="13" bw="16" slack="3"/>
<pin id="639" dir="0" index="14" bw="16" slack="3"/>
<pin id="640" dir="0" index="15" bw="16" slack="3"/>
<pin id="641" dir="0" index="16" bw="16" slack="3"/>
<pin id="642" dir="0" index="17" bw="16" slack="3"/>
<pin id="643" dir="0" index="18" bw="16" slack="3"/>
<pin id="644" dir="0" index="19" bw="16" slack="3"/>
<pin id="645" dir="0" index="20" bw="16" slack="3"/>
<pin id="646" dir="0" index="21" bw="16" slack="3"/>
<pin id="647" dir="0" index="22" bw="16" slack="3"/>
<pin id="648" dir="0" index="23" bw="16" slack="3"/>
<pin id="649" dir="0" index="24" bw="16" slack="3"/>
<pin id="650" dir="0" index="25" bw="16" slack="3"/>
<pin id="651" dir="0" index="26" bw="16" slack="3"/>
<pin id="652" dir="0" index="27" bw="16" slack="3"/>
<pin id="653" dir="0" index="28" bw="16" slack="3"/>
<pin id="654" dir="0" index="29" bw="16" slack="3"/>
<pin id="655" dir="0" index="30" bw="16" slack="3"/>
<pin id="656" dir="0" index="31" bw="16" slack="3"/>
<pin id="657" dir="0" index="32" bw="16" slack="3"/>
<pin id="658" dir="0" index="33" bw="16" slack="3"/>
<pin id="659" dir="0" index="34" bw="16" slack="3"/>
<pin id="660" dir="0" index="35" bw="16" slack="3"/>
<pin id="661" dir="0" index="36" bw="16" slack="3"/>
<pin id="662" dir="0" index="37" bw="16" slack="3"/>
<pin id="663" dir="0" index="38" bw="16" slack="3"/>
<pin id="664" dir="0" index="39" bw="16" slack="3"/>
<pin id="665" dir="0" index="40" bw="16" slack="3"/>
<pin id="666" dir="0" index="41" bw="16" slack="3"/>
<pin id="667" dir="0" index="42" bw="16" slack="3"/>
<pin id="668" dir="0" index="43" bw="16" slack="3"/>
<pin id="669" dir="0" index="44" bw="16" slack="3"/>
<pin id="670" dir="0" index="45" bw="16" slack="3"/>
<pin id="671" dir="0" index="46" bw="16" slack="3"/>
<pin id="672" dir="0" index="47" bw="16" slack="3"/>
<pin id="673" dir="0" index="48" bw="16" slack="3"/>
<pin id="674" dir="0" index="49" bw="16" slack="3"/>
<pin id="675" dir="0" index="50" bw="16" slack="3"/>
<pin id="676" dir="0" index="51" bw="16" slack="3"/>
<pin id="677" dir="0" index="52" bw="16" slack="3"/>
<pin id="678" dir="0" index="53" bw="16" slack="3"/>
<pin id="679" dir="0" index="54" bw="16" slack="3"/>
<pin id="680" dir="0" index="55" bw="16" slack="3"/>
<pin id="681" dir="0" index="56" bw="16" slack="3"/>
<pin id="682" dir="0" index="57" bw="16" slack="3"/>
<pin id="683" dir="0" index="58" bw="16" slack="3"/>
<pin id="684" dir="0" index="59" bw="16" slack="3"/>
<pin id="685" dir="0" index="60" bw="16" slack="3"/>
<pin id="686" dir="0" index="61" bw="16" slack="3"/>
<pin id="687" dir="0" index="62" bw="16" slack="3"/>
<pin id="688" dir="0" index="63" bw="16" slack="3"/>
<pin id="689" dir="0" index="64" bw="16" slack="3"/>
<pin id="690" dir="0" index="65" bw="16" slack="3"/>
<pin id="691" dir="0" index="66" bw="16" slack="3"/>
<pin id="692" dir="0" index="67" bw="16" slack="3"/>
<pin id="693" dir="0" index="68" bw="16" slack="3"/>
<pin id="694" dir="0" index="69" bw="7" slack="2"/>
<pin id="695" dir="0" index="70" bw="16" slack="2147483647"/>
<pin id="696" dir="1" index="71" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln123/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_store_output_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="0" slack="0"/>
<pin id="704" dir="0" index="1" bw="64" slack="0"/>
<pin id="705" dir="0" index="2" bw="29" slack="5"/>
<pin id="706" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="707" dir="0" index="4" bw="7" slack="4"/>
<pin id="708" dir="0" index="5" bw="16" slack="5"/>
<pin id="709" dir="0" index="6" bw="16" slack="5"/>
<pin id="710" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln124/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="grp_load_weight_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="0" slack="0"/>
<pin id="716" dir="0" index="1" bw="16" slack="0"/>
<pin id="717" dir="0" index="2" bw="31" slack="1"/>
<pin id="718" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="719" dir="0" index="4" bw="7" slack="0"/>
<pin id="720" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln122/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln124_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="trunc_ln124_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124_1/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="tmp_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="7" slack="0"/>
<pin id="735" dir="0" index="2" bw="4" slack="0"/>
<pin id="736" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="ch_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="7" slack="4"/>
<pin id="742" dir="0" index="1" bw="6" slack="0"/>
<pin id="743" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/6 "/>
</bind>
</comp>

<comp id="746" class="1005" name="bias_buff_63_V_read_1_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="3"/>
<pin id="748" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_63_V_read_1 "/>
</bind>
</comp>

<comp id="751" class="1005" name="bias_buff_62_V_read_1_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="16" slack="3"/>
<pin id="753" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_62_V_read_1 "/>
</bind>
</comp>

<comp id="756" class="1005" name="bias_buff_61_V_read_1_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="3"/>
<pin id="758" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_61_V_read_1 "/>
</bind>
</comp>

<comp id="761" class="1005" name="bias_buff_60_V_read_1_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="3"/>
<pin id="763" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_60_V_read_1 "/>
</bind>
</comp>

<comp id="766" class="1005" name="bias_buff_59_V_read_1_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="16" slack="3"/>
<pin id="768" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_59_V_read_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="bias_buff_58_V_read_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="3"/>
<pin id="773" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_58_V_read_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="bias_buff_57_V_read_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="3"/>
<pin id="778" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_57_V_read_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="bias_buff_56_V_read_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="3"/>
<pin id="783" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_56_V_read_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="bias_buff_55_V_read_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="3"/>
<pin id="788" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_55_V_read_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="bias_buff_54_V_read_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="3"/>
<pin id="793" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_54_V_read_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="bias_buff_53_V_read_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="16" slack="3"/>
<pin id="798" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_53_V_read_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="bias_buff_52_V_read_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="3"/>
<pin id="803" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_52_V_read_1 "/>
</bind>
</comp>

<comp id="806" class="1005" name="bias_buff_51_V_read_1_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="16" slack="3"/>
<pin id="808" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_51_V_read_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="bias_buff_50_V_read_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="16" slack="3"/>
<pin id="813" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_50_V_read_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="bias_buff_49_V_read_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="3"/>
<pin id="818" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_49_V_read_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="bias_buff_48_V_read_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="3"/>
<pin id="823" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_48_V_read_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="bias_buff_47_V_read_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="3"/>
<pin id="828" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_47_V_read_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="bias_buff_46_V_read_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="3"/>
<pin id="833" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_46_V_read_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="bias_buff_45_V_read_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="3"/>
<pin id="838" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_45_V_read_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="bias_buff_44_V_read_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="16" slack="3"/>
<pin id="843" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_44_V_read_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="bias_buff_43_V_read_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="3"/>
<pin id="848" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_43_V_read_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="bias_buff_42_V_read_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="16" slack="3"/>
<pin id="853" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_42_V_read_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="bias_buff_41_V_read_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="3"/>
<pin id="858" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_41_V_read_1 "/>
</bind>
</comp>

<comp id="861" class="1005" name="bias_buff_40_V_read_1_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="3"/>
<pin id="863" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_40_V_read_1 "/>
</bind>
</comp>

<comp id="866" class="1005" name="bias_buff_39_V_read_1_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="3"/>
<pin id="868" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_39_V_read_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="bias_buff_38_V_read_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="3"/>
<pin id="873" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_38_V_read_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="bias_buff_37_V_read_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="3"/>
<pin id="878" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_37_V_read_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="bias_buff_36_V_read_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="3"/>
<pin id="883" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_36_V_read_1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="bias_buff_35_V_read_1_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="3"/>
<pin id="888" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_35_V_read_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="bias_buff_34_V_read_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="16" slack="3"/>
<pin id="893" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_34_V_read_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="bias_buff_33_V_read_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="3"/>
<pin id="898" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_33_V_read_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="bias_buff_32_V_read_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="3"/>
<pin id="903" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_32_V_read_1 "/>
</bind>
</comp>

<comp id="906" class="1005" name="bias_buff_31_V_read_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="16" slack="3"/>
<pin id="908" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_31_V_read_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="bias_buff_30_V_read_1_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="3"/>
<pin id="913" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_30_V_read_1 "/>
</bind>
</comp>

<comp id="916" class="1005" name="bias_buff_29_V_read_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="16" slack="3"/>
<pin id="918" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_29_V_read_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="bias_buff_28_V_read_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="16" slack="3"/>
<pin id="923" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_28_V_read_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="bias_buff_27_V_read_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="3"/>
<pin id="928" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_27_V_read_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="bias_buff_26_V_read_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="3"/>
<pin id="933" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_26_V_read_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="bias_buff_25_V_read_1_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="16" slack="3"/>
<pin id="938" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_25_V_read_1 "/>
</bind>
</comp>

<comp id="941" class="1005" name="bias_buff_24_V_read_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="3"/>
<pin id="943" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_24_V_read_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="bias_buff_23_V_read_1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="16" slack="3"/>
<pin id="948" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_23_V_read_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="bias_buff_22_V_read_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="3"/>
<pin id="953" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_22_V_read_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="bias_buff_21_V_read_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="16" slack="3"/>
<pin id="958" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_21_V_read_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="bias_buff_20_V_read_1_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="3"/>
<pin id="963" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_20_V_read_1 "/>
</bind>
</comp>

<comp id="966" class="1005" name="bias_buff_19_V_read_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="3"/>
<pin id="968" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_19_V_read_1 "/>
</bind>
</comp>

<comp id="971" class="1005" name="bias_buff_18_V_read_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="16" slack="3"/>
<pin id="973" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_18_V_read_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="bias_buff_17_V_read_1_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="3"/>
<pin id="978" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_17_V_read_1 "/>
</bind>
</comp>

<comp id="981" class="1005" name="bias_buff_16_V_read_1_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="16" slack="3"/>
<pin id="983" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_16_V_read_1 "/>
</bind>
</comp>

<comp id="986" class="1005" name="bias_buff_15_V_read_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="3"/>
<pin id="988" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_15_V_read_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="bias_buff_14_V_read_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="16" slack="3"/>
<pin id="993" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_14_V_read_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="bias_buff_13_V_read_1_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="3"/>
<pin id="998" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_13_V_read_1 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="bias_buff_12_V_read_1_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="3"/>
<pin id="1003" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_12_V_read_1 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="bias_buff_11_V_read_1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="3"/>
<pin id="1008" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_11_V_read_1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="bias_buff_10_V_read_1_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="3"/>
<pin id="1013" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_10_V_read_1 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="bias_buff_9_V_read_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="3"/>
<pin id="1018" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_9_V_read_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="bias_buff_8_V_read_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="3"/>
<pin id="1023" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_8_V_read_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="bias_buff_7_V_read_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="3"/>
<pin id="1028" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_7_V_read_1 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="bias_buff_6_V_read_1_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="3"/>
<pin id="1033" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_6_V_read_1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="bias_buff_5_V_read_1_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="3"/>
<pin id="1038" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_5_V_read_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="bias_buff_4_V_read_1_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="3"/>
<pin id="1043" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_4_V_read_1 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="bias_buff_3_V_read_1_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="3"/>
<pin id="1048" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_3_V_read_1 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="bias_buff_2_V_read_1_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="3"/>
<pin id="1053" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_2_V_read_1 "/>
</bind>
</comp>

<comp id="1056" class="1005" name="bias_buff_1_V_read_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="3"/>
<pin id="1058" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_1_V_read_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="bias_buff_0_V_read_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="3"/>
<pin id="1063" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="bias_buff_0_V_read_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="out_V_offset_read_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="29" slack="5"/>
<pin id="1068" dir="1" index="1" bw="29" slack="5"/>
</pin_list>
<bind>
<opset="out_V_offset_read "/>
</bind>
</comp>

<comp id="1071" class="1005" name="weight_V_offset_read_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="31" slack="1"/>
<pin id="1073" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_offset_read "/>
</bind>
</comp>

<comp id="1076" class="1005" name="trunc_ln124_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="5"/>
<pin id="1078" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln124 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="trunc_ln124_1_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="5"/>
<pin id="1083" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln124_1 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="ch_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="1"/>
<pin id="1091" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="176" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="176" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="146" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="144" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="146" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="142" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="148" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="140" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="148" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="138" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="148" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="136" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="148" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="134" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="148" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="132" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="148" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="130" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="148" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="128" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="148" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="126" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="148" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="124" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="148" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="122" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="148" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="120" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="148" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="118" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="148" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="116" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="148" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="114" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="148" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="112" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="148" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="110" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="148" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="108" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="148" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="106" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="148" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="104" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="148" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="102" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="148" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="100" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="148" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="98" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="148" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="96" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="148" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="94" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="148" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="92" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="148" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="90" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="148" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="88" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="148" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="148" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="84" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="148" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="82" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="148" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="148" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="148" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="76" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="148" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="148" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="72" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="148" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="148" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="148" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="66" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="148" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="64" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="148" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="62" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="148" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="60" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="148" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="148" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="56" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="148" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="148" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="52" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="148" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="50" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="148" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="48" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="148" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="46" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="148" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="148" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="148" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="40" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="148" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="38" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="148" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="148" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="34" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="148" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="32" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="148" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="148" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="28" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="148" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="26" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="148" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="24" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="148" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="22" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="148" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="20" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="148" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="18" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="148" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="16" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="148" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="14" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="150" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="6" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="152" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="2" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="178" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="622"><net_src comp="612" pin="1"/><net_sink comp="616" pin=2"/></net>

<net id="623"><net_src comp="616" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="697"><net_src comp="190" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="698"><net_src comp="8" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="699"><net_src comp="10" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="700"><net_src comp="12" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="701"><net_src comp="612" pin="1"/><net_sink comp="624" pin=69"/></net>

<net id="711"><net_src comp="192" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="4" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="713"><net_src comp="612" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="721"><net_src comp="188" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="0" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="723"><net_src comp="616" pin="4"/><net_sink comp="714" pin=4"/></net>

<net id="727"><net_src comp="210" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="731"><net_src comp="204" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="180" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="616" pin="4"/><net_sink comp="732" pin=1"/></net>

<net id="739"><net_src comp="182" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="612" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="194" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="216" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="624" pin=68"/></net>

<net id="754"><net_src comp="222" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="624" pin=67"/></net>

<net id="759"><net_src comp="228" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="624" pin=66"/></net>

<net id="764"><net_src comp="234" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="624" pin=65"/></net>

<net id="769"><net_src comp="240" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="624" pin=64"/></net>

<net id="774"><net_src comp="246" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="624" pin=63"/></net>

<net id="779"><net_src comp="252" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="624" pin=62"/></net>

<net id="784"><net_src comp="258" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="624" pin=61"/></net>

<net id="789"><net_src comp="264" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="624" pin=60"/></net>

<net id="794"><net_src comp="270" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="624" pin=59"/></net>

<net id="799"><net_src comp="276" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="624" pin=58"/></net>

<net id="804"><net_src comp="282" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="624" pin=57"/></net>

<net id="809"><net_src comp="288" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="624" pin=56"/></net>

<net id="814"><net_src comp="294" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="624" pin=55"/></net>

<net id="819"><net_src comp="300" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="624" pin=54"/></net>

<net id="824"><net_src comp="306" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="624" pin=53"/></net>

<net id="829"><net_src comp="312" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="624" pin=52"/></net>

<net id="834"><net_src comp="318" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="624" pin=51"/></net>

<net id="839"><net_src comp="324" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="624" pin=50"/></net>

<net id="844"><net_src comp="330" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="624" pin=49"/></net>

<net id="849"><net_src comp="336" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="624" pin=48"/></net>

<net id="854"><net_src comp="342" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="624" pin=47"/></net>

<net id="859"><net_src comp="348" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="624" pin=46"/></net>

<net id="864"><net_src comp="354" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="624" pin=45"/></net>

<net id="869"><net_src comp="360" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="624" pin=44"/></net>

<net id="874"><net_src comp="366" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="624" pin=43"/></net>

<net id="879"><net_src comp="372" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="624" pin=42"/></net>

<net id="884"><net_src comp="378" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="624" pin=41"/></net>

<net id="889"><net_src comp="384" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="624" pin=40"/></net>

<net id="894"><net_src comp="390" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="624" pin=39"/></net>

<net id="899"><net_src comp="396" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="624" pin=38"/></net>

<net id="904"><net_src comp="402" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="624" pin=37"/></net>

<net id="909"><net_src comp="408" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="624" pin=36"/></net>

<net id="914"><net_src comp="414" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="624" pin=35"/></net>

<net id="919"><net_src comp="420" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="624" pin=34"/></net>

<net id="924"><net_src comp="426" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="624" pin=33"/></net>

<net id="929"><net_src comp="432" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="624" pin=32"/></net>

<net id="934"><net_src comp="438" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="624" pin=31"/></net>

<net id="939"><net_src comp="444" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="624" pin=30"/></net>

<net id="944"><net_src comp="450" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="624" pin=29"/></net>

<net id="949"><net_src comp="456" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="624" pin=28"/></net>

<net id="954"><net_src comp="462" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="624" pin=27"/></net>

<net id="959"><net_src comp="468" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="624" pin=26"/></net>

<net id="964"><net_src comp="474" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="624" pin=25"/></net>

<net id="969"><net_src comp="480" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="624" pin=24"/></net>

<net id="974"><net_src comp="486" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="624" pin=23"/></net>

<net id="979"><net_src comp="492" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="624" pin=22"/></net>

<net id="984"><net_src comp="498" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="624" pin=21"/></net>

<net id="989"><net_src comp="504" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="624" pin=20"/></net>

<net id="994"><net_src comp="510" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="624" pin=19"/></net>

<net id="999"><net_src comp="516" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="624" pin=18"/></net>

<net id="1004"><net_src comp="522" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="624" pin=17"/></net>

<net id="1009"><net_src comp="528" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="624" pin=16"/></net>

<net id="1014"><net_src comp="534" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="624" pin=15"/></net>

<net id="1019"><net_src comp="540" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="624" pin=14"/></net>

<net id="1024"><net_src comp="546" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="624" pin=13"/></net>

<net id="1029"><net_src comp="552" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="624" pin=12"/></net>

<net id="1034"><net_src comp="558" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="624" pin=11"/></net>

<net id="1039"><net_src comp="564" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="624" pin=10"/></net>

<net id="1044"><net_src comp="570" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="624" pin=9"/></net>

<net id="1049"><net_src comp="576" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="624" pin=8"/></net>

<net id="1054"><net_src comp="582" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="624" pin=7"/></net>

<net id="1059"><net_src comp="588" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="624" pin=6"/></net>

<net id="1064"><net_src comp="594" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="624" pin=5"/></net>

<net id="1069"><net_src comp="600" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="1074"><net_src comp="606" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="714" pin=2"/></net>

<net id="1079"><net_src comp="724" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="702" pin=5"/></net>

<net id="1084"><net_src comp="728" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="702" pin=6"/></net>

<net id="1092"><net_src comp="740" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="616" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: out_V | {6 7 }
 - Input state : 
	Port: compute_output : weight_V | {2 3 }
	Port: compute_output : weight_V_offset | {1 }
	Port: compute_output : out_V | {}
	Port: compute_output : out_V_offset | {1 }
	Port: compute_output : fm_in_buff_0_V | {4 5 }
	Port: compute_output : fm_in_buff_1_V | {4 5 }
	Port: compute_output : fm_in_buff_2_V | {4 5 }
	Port: compute_output : bias_buff_0_V_read | {1 }
	Port: compute_output : bias_buff_1_V_read | {1 }
	Port: compute_output : bias_buff_2_V_read | {1 }
	Port: compute_output : bias_buff_3_V_read | {1 }
	Port: compute_output : bias_buff_4_V_read | {1 }
	Port: compute_output : bias_buff_5_V_read | {1 }
	Port: compute_output : bias_buff_6_V_read | {1 }
	Port: compute_output : bias_buff_7_V_read | {1 }
	Port: compute_output : bias_buff_8_V_read | {1 }
	Port: compute_output : bias_buff_9_V_read | {1 }
	Port: compute_output : bias_buff_10_V_read | {1 }
	Port: compute_output : bias_buff_11_V_read | {1 }
	Port: compute_output : bias_buff_12_V_read | {1 }
	Port: compute_output : bias_buff_13_V_read | {1 }
	Port: compute_output : bias_buff_14_V_read | {1 }
	Port: compute_output : bias_buff_15_V_read | {1 }
	Port: compute_output : bias_buff_16_V_read | {1 }
	Port: compute_output : bias_buff_17_V_read | {1 }
	Port: compute_output : bias_buff_18_V_read | {1 }
	Port: compute_output : bias_buff_19_V_read | {1 }
	Port: compute_output : bias_buff_20_V_read | {1 }
	Port: compute_output : bias_buff_21_V_read | {1 }
	Port: compute_output : bias_buff_22_V_read | {1 }
	Port: compute_output : bias_buff_23_V_read | {1 }
	Port: compute_output : bias_buff_24_V_read | {1 }
	Port: compute_output : bias_buff_25_V_read | {1 }
	Port: compute_output : bias_buff_26_V_read | {1 }
	Port: compute_output : bias_buff_27_V_read | {1 }
	Port: compute_output : bias_buff_28_V_read | {1 }
	Port: compute_output : bias_buff_29_V_read | {1 }
	Port: compute_output : bias_buff_30_V_read | {1 }
	Port: compute_output : bias_buff_31_V_read | {1 }
	Port: compute_output : bias_buff_32_V_read | {1 }
	Port: compute_output : bias_buff_33_V_read | {1 }
	Port: compute_output : bias_buff_34_V_read | {1 }
	Port: compute_output : bias_buff_35_V_read | {1 }
	Port: compute_output : bias_buff_36_V_read | {1 }
	Port: compute_output : bias_buff_37_V_read | {1 }
	Port: compute_output : bias_buff_38_V_read | {1 }
	Port: compute_output : bias_buff_39_V_read | {1 }
	Port: compute_output : bias_buff_40_V_read | {1 }
	Port: compute_output : bias_buff_41_V_read | {1 }
	Port: compute_output : bias_buff_42_V_read | {1 }
	Port: compute_output : bias_buff_43_V_read | {1 }
	Port: compute_output : bias_buff_44_V_read | {1 }
	Port: compute_output : bias_buff_45_V_read | {1 }
	Port: compute_output : bias_buff_46_V_read | {1 }
	Port: compute_output : bias_buff_47_V_read | {1 }
	Port: compute_output : bias_buff_48_V_read | {1 }
	Port: compute_output : bias_buff_49_V_read | {1 }
	Port: compute_output : bias_buff_50_V_read | {1 }
	Port: compute_output : bias_buff_51_V_read | {1 }
	Port: compute_output : bias_buff_52_V_read | {1 }
	Port: compute_output : bias_buff_53_V_read | {1 }
	Port: compute_output : bias_buff_54_V_read | {1 }
	Port: compute_output : bias_buff_55_V_read | {1 }
	Port: compute_output : bias_buff_56_V_read | {1 }
	Port: compute_output : bias_buff_57_V_read | {1 }
	Port: compute_output : bias_buff_58_V_read | {1 }
	Port: compute_output : bias_buff_59_V_read | {1 }
	Port: compute_output : bias_buff_60_V_read | {1 }
	Port: compute_output : bias_buff_61_V_read | {1 }
	Port: compute_output : bias_buff_62_V_read | {1 }
	Port: compute_output : bias_buff_63_V_read | {1 }
	Port: compute_output : row | {1 }
	Port: compute_output : col | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln120 : 2
		call_ln122 : 1
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        grp_compute4_fu_624        |    49   | 12.7615 |   5418  |  12809  |
|   call   |      grp_store_output_fu_702      |    1    |   2.33  |   491   |   736   |
|          |       grp_load_weight_fu_714      |    1    |  0.466  |    57   |    20   |
|----------|-----------------------------------|---------|---------|---------|---------|
|    add   |             ch_fu_740             |    0    |    0    |    0    |    7    |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |        col_read_read_fu_204       |    0    |    0    |    0    |    0    |
|          |        row_read_read_fu_210       |    0    |    0    |    0    |    0    |
|          | bias_buff_63_V_read_1_read_fu_216 |    0    |    0    |    0    |    0    |
|          | bias_buff_62_V_read_1_read_fu_222 |    0    |    0    |    0    |    0    |
|          | bias_buff_61_V_read_1_read_fu_228 |    0    |    0    |    0    |    0    |
|          | bias_buff_60_V_read_1_read_fu_234 |    0    |    0    |    0    |    0    |
|          | bias_buff_59_V_read_1_read_fu_240 |    0    |    0    |    0    |    0    |
|          | bias_buff_58_V_read_1_read_fu_246 |    0    |    0    |    0    |    0    |
|          | bias_buff_57_V_read_1_read_fu_252 |    0    |    0    |    0    |    0    |
|          | bias_buff_56_V_read_1_read_fu_258 |    0    |    0    |    0    |    0    |
|          | bias_buff_55_V_read_1_read_fu_264 |    0    |    0    |    0    |    0    |
|          | bias_buff_54_V_read_1_read_fu_270 |    0    |    0    |    0    |    0    |
|          | bias_buff_53_V_read_1_read_fu_276 |    0    |    0    |    0    |    0    |
|          | bias_buff_52_V_read_1_read_fu_282 |    0    |    0    |    0    |    0    |
|          | bias_buff_51_V_read_1_read_fu_288 |    0    |    0    |    0    |    0    |
|          | bias_buff_50_V_read_1_read_fu_294 |    0    |    0    |    0    |    0    |
|          | bias_buff_49_V_read_1_read_fu_300 |    0    |    0    |    0    |    0    |
|          | bias_buff_48_V_read_1_read_fu_306 |    0    |    0    |    0    |    0    |
|          | bias_buff_47_V_read_1_read_fu_312 |    0    |    0    |    0    |    0    |
|          | bias_buff_46_V_read_1_read_fu_318 |    0    |    0    |    0    |    0    |
|          | bias_buff_45_V_read_1_read_fu_324 |    0    |    0    |    0    |    0    |
|          | bias_buff_44_V_read_1_read_fu_330 |    0    |    0    |    0    |    0    |
|          | bias_buff_43_V_read_1_read_fu_336 |    0    |    0    |    0    |    0    |
|          | bias_buff_42_V_read_1_read_fu_342 |    0    |    0    |    0    |    0    |
|          | bias_buff_41_V_read_1_read_fu_348 |    0    |    0    |    0    |    0    |
|          | bias_buff_40_V_read_1_read_fu_354 |    0    |    0    |    0    |    0    |
|          | bias_buff_39_V_read_1_read_fu_360 |    0    |    0    |    0    |    0    |
|          | bias_buff_38_V_read_1_read_fu_366 |    0    |    0    |    0    |    0    |
|          | bias_buff_37_V_read_1_read_fu_372 |    0    |    0    |    0    |    0    |
|          | bias_buff_36_V_read_1_read_fu_378 |    0    |    0    |    0    |    0    |
|          | bias_buff_35_V_read_1_read_fu_384 |    0    |    0    |    0    |    0    |
|          | bias_buff_34_V_read_1_read_fu_390 |    0    |    0    |    0    |    0    |
|          | bias_buff_33_V_read_1_read_fu_396 |    0    |    0    |    0    |    0    |
|   read   | bias_buff_32_V_read_1_read_fu_402 |    0    |    0    |    0    |    0    |
|          | bias_buff_31_V_read_1_read_fu_408 |    0    |    0    |    0    |    0    |
|          | bias_buff_30_V_read_1_read_fu_414 |    0    |    0    |    0    |    0    |
|          | bias_buff_29_V_read_1_read_fu_420 |    0    |    0    |    0    |    0    |
|          | bias_buff_28_V_read_1_read_fu_426 |    0    |    0    |    0    |    0    |
|          | bias_buff_27_V_read_1_read_fu_432 |    0    |    0    |    0    |    0    |
|          | bias_buff_26_V_read_1_read_fu_438 |    0    |    0    |    0    |    0    |
|          | bias_buff_25_V_read_1_read_fu_444 |    0    |    0    |    0    |    0    |
|          | bias_buff_24_V_read_1_read_fu_450 |    0    |    0    |    0    |    0    |
|          | bias_buff_23_V_read_1_read_fu_456 |    0    |    0    |    0    |    0    |
|          | bias_buff_22_V_read_1_read_fu_462 |    0    |    0    |    0    |    0    |
|          | bias_buff_21_V_read_1_read_fu_468 |    0    |    0    |    0    |    0    |
|          | bias_buff_20_V_read_1_read_fu_474 |    0    |    0    |    0    |    0    |
|          | bias_buff_19_V_read_1_read_fu_480 |    0    |    0    |    0    |    0    |
|          | bias_buff_18_V_read_1_read_fu_486 |    0    |    0    |    0    |    0    |
|          | bias_buff_17_V_read_1_read_fu_492 |    0    |    0    |    0    |    0    |
|          | bias_buff_16_V_read_1_read_fu_498 |    0    |    0    |    0    |    0    |
|          | bias_buff_15_V_read_1_read_fu_504 |    0    |    0    |    0    |    0    |
|          | bias_buff_14_V_read_1_read_fu_510 |    0    |    0    |    0    |    0    |
|          | bias_buff_13_V_read_1_read_fu_516 |    0    |    0    |    0    |    0    |
|          | bias_buff_12_V_read_1_read_fu_522 |    0    |    0    |    0    |    0    |
|          | bias_buff_11_V_read_1_read_fu_528 |    0    |    0    |    0    |    0    |
|          | bias_buff_10_V_read_1_read_fu_534 |    0    |    0    |    0    |    0    |
|          |  bias_buff_9_V_read_1_read_fu_540 |    0    |    0    |    0    |    0    |
|          |  bias_buff_8_V_read_1_read_fu_546 |    0    |    0    |    0    |    0    |
|          |  bias_buff_7_V_read_1_read_fu_552 |    0    |    0    |    0    |    0    |
|          |  bias_buff_6_V_read_1_read_fu_558 |    0    |    0    |    0    |    0    |
|          |  bias_buff_5_V_read_1_read_fu_564 |    0    |    0    |    0    |    0    |
|          |  bias_buff_4_V_read_1_read_fu_570 |    0    |    0    |    0    |    0    |
|          |  bias_buff_3_V_read_1_read_fu_576 |    0    |    0    |    0    |    0    |
|          |  bias_buff_2_V_read_1_read_fu_582 |    0    |    0    |    0    |    0    |
|          |  bias_buff_1_V_read_1_read_fu_588 |    0    |    0    |    0    |    0    |
|          |  bias_buff_0_V_read_1_read_fu_594 |    0    |    0    |    0    |    0    |
|          |   out_V_offset_read_read_fu_600   |    0    |    0    |    0    |    0    |
|          |  weight_V_offset_read_read_fu_606 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln124_fu_724        |    0    |    0    |    0    |    0    |
|          |        trunc_ln124_1_fu_728       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
| bitselect|             tmp_fu_732            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    51   | 15.5575 |   5966  |  13572  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|fm_out_buff_V|   16   |    0   |    0   |    0   |
|  wt_buff_V  |    4   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |   20   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| bias_buff_0_V_read_1_reg_1061|   16   |
|bias_buff_10_V_read_1_reg_1011|   16   |
|bias_buff_11_V_read_1_reg_1006|   16   |
|bias_buff_12_V_read_1_reg_1001|   16   |
| bias_buff_13_V_read_1_reg_996|   16   |
| bias_buff_14_V_read_1_reg_991|   16   |
| bias_buff_15_V_read_1_reg_986|   16   |
| bias_buff_16_V_read_1_reg_981|   16   |
| bias_buff_17_V_read_1_reg_976|   16   |
| bias_buff_18_V_read_1_reg_971|   16   |
| bias_buff_19_V_read_1_reg_966|   16   |
| bias_buff_1_V_read_1_reg_1056|   16   |
| bias_buff_20_V_read_1_reg_961|   16   |
| bias_buff_21_V_read_1_reg_956|   16   |
| bias_buff_22_V_read_1_reg_951|   16   |
| bias_buff_23_V_read_1_reg_946|   16   |
| bias_buff_24_V_read_1_reg_941|   16   |
| bias_buff_25_V_read_1_reg_936|   16   |
| bias_buff_26_V_read_1_reg_931|   16   |
| bias_buff_27_V_read_1_reg_926|   16   |
| bias_buff_28_V_read_1_reg_921|   16   |
| bias_buff_29_V_read_1_reg_916|   16   |
| bias_buff_2_V_read_1_reg_1051|   16   |
| bias_buff_30_V_read_1_reg_911|   16   |
| bias_buff_31_V_read_1_reg_906|   16   |
| bias_buff_32_V_read_1_reg_901|   16   |
| bias_buff_33_V_read_1_reg_896|   16   |
| bias_buff_34_V_read_1_reg_891|   16   |
| bias_buff_35_V_read_1_reg_886|   16   |
| bias_buff_36_V_read_1_reg_881|   16   |
| bias_buff_37_V_read_1_reg_876|   16   |
| bias_buff_38_V_read_1_reg_871|   16   |
| bias_buff_39_V_read_1_reg_866|   16   |
| bias_buff_3_V_read_1_reg_1046|   16   |
| bias_buff_40_V_read_1_reg_861|   16   |
| bias_buff_41_V_read_1_reg_856|   16   |
| bias_buff_42_V_read_1_reg_851|   16   |
| bias_buff_43_V_read_1_reg_846|   16   |
| bias_buff_44_V_read_1_reg_841|   16   |
| bias_buff_45_V_read_1_reg_836|   16   |
| bias_buff_46_V_read_1_reg_831|   16   |
| bias_buff_47_V_read_1_reg_826|   16   |
| bias_buff_48_V_read_1_reg_821|   16   |
| bias_buff_49_V_read_1_reg_816|   16   |
| bias_buff_4_V_read_1_reg_1041|   16   |
| bias_buff_50_V_read_1_reg_811|   16   |
| bias_buff_51_V_read_1_reg_806|   16   |
| bias_buff_52_V_read_1_reg_801|   16   |
| bias_buff_53_V_read_1_reg_796|   16   |
| bias_buff_54_V_read_1_reg_791|   16   |
| bias_buff_55_V_read_1_reg_786|   16   |
| bias_buff_56_V_read_1_reg_781|   16   |
| bias_buff_57_V_read_1_reg_776|   16   |
| bias_buff_58_V_read_1_reg_771|   16   |
| bias_buff_59_V_read_1_reg_766|   16   |
| bias_buff_5_V_read_1_reg_1036|   16   |
| bias_buff_60_V_read_1_reg_761|   16   |
| bias_buff_61_V_read_1_reg_756|   16   |
| bias_buff_62_V_read_1_reg_751|   16   |
| bias_buff_63_V_read_1_reg_746|   16   |
| bias_buff_6_V_read_1_reg_1031|   16   |
| bias_buff_7_V_read_1_reg_1026|   16   |
| bias_buff_8_V_read_1_reg_1021|   16   |
| bias_buff_9_V_read_1_reg_1016|   16   |
|         ch_0_reg_612         |    7   |
|          ch_reg_1089         |    7   |
|  out_V_offset_read_reg_1066  |   29   |
|    trunc_ln124_1_reg_1081    |   16   |
|     trunc_ln124_reg_1076     |   16   |
| weight_V_offset_read_reg_1071|   31   |
+------------------------------+--------+
|             Total            |  1130  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| ch_0_reg_612 |  p0  |   2  |   7  |   14   ||    3    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   14   ||  0.466  ||    3    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   51   |   15   |  5966  |  13572 |    -   |
|   Memory  |   20   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    3   |    -   |
|  Register |    -   |    -   |    -   |  1130  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   20   |   51   |   16   |  7096  |  13575 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
