

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>XME7100 Reference Manual &mdash; Microphase_FPGA_DOC V1.0 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=ff4c0a58" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=d43430bd"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="XME0803(3EG) Reference Manual" href="../XME0803/XME0803_3EG-Reference_Manual.html" />
    <link rel="prev" title="XME7035 Reference Manual" href="../XME7035/XME7035-Reference_Manual.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search"  style="background: none" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Microphase_FPGA_DOC
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">SoM:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../SoM.html">Artix7 Series</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../SoM.html#zynq7000-series">ZYNQ7000 Series</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../XME0715/XME0715-Reference_Manual.html"><strong>XME0715 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0720/XME0720-Reference_Manual.html"><strong>XME0720 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0724/XME0724-Reference_Manual.html"><strong>XME0724 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME0726/XME0726-Reference_Manual.html"><strong>XME0726 Reference Manual</strong></a></li>
<li class="toctree-l2"><a class="reference internal" href="../XME7035/XME7035-Reference_Manual.html"><strong>XME7035 Reference Manual</strong></a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#"><strong>XME7100 Reference Manual</strong></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#development-environment">Development Environment:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#wechat-public-number">WeChat Public Number:</a></li>
<li class="toctree-l3"><a class="reference internal" href="#overview">●1. Overview</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#board-layout">○Board Layout</a></li>
<li class="toctree-l4"><a class="reference internal" href="#key-features">○Key Features</a></li>
<li class="toctree-l4"><a class="reference internal" href="#mechanical-spec">○Mechanical Spec</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#function-resources">●2. Function Resources</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#fpga">○FPGA</a></li>
<li class="toctree-l4"><a class="reference internal" href="#ddr3">○DDR3</a></li>
<li class="toctree-l4"><a class="reference internal" href="#giga-eth">○Giga ETH</a></li>
<li class="toctree-l4"><a class="reference internal" href="#emmc">○eMMC</a></li>
<li class="toctree-l4"><a class="reference internal" href="#jtag">○JTAG</a></li>
<li class="toctree-l4"><a class="reference internal" href="#boot-config">○Boot Config</a></li>
<li class="toctree-l4"><a class="reference internal" href="#quad-spi-flash">○Quad-SPI Flash</a></li>
<li class="toctree-l4"><a class="reference internal" href="#clock">○Clock</a></li>
<li class="toctree-l4"><a class="reference internal" href="#power">○Power</a></li>
<li class="toctree-l4"><a class="reference internal" href="#led">○LED</a></li>
<li class="toctree-l4"><a class="reference internal" href="#expansion-ports">○Expansion Ports</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#related-documents">●3. Related Documents</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#xme7100">○XME7100</a></li>
<li class="toctree-l4"><a class="reference internal" href="#pe500">○PE500</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#zynq-ultrascale-series">Zynq UltraScale+ Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../SoM.html#kintex-ultrascale-series">Kintex UltraScale+ Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">CARRIER_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE100/PE100-Reference_Manual.html">PE100 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE300/PE300-Reference_Manual.html">PE300 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/PE500/PE500-Reference_Manual.html">PE500 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/DEV_XME0726/DEV_XME0726-Reference_Manual.html">DEV_XME0726 Reference Manual</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../CARRIER_BOARD/XPE_ZU100/XPE_ZU100-Reference_Manual.html">XPE_ZU100 Reference Manual</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">DEV_BOARD:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html">Artix7 Series</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../DEV_BOARD/DEV_BOARD.html#zynq7000-series">ZYNQ7000 Series</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">About Us:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html">Company Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../About_Us/About%20Us.html#contact-us">Contact Us</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: none" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Microphase_FPGA_DOC</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../SoM.html">Artix7 Series</a></li>
      <li class="breadcrumb-item active"><strong>XME7100 Reference Manual</strong></li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/SoM/XME7100/XME7100-Reference_Manual.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xme7100-reference-manual">
<h1><strong>XME7100 Reference Manual</strong><a class="headerlink" href="#xme7100-reference-manual" title="Link to this heading"></a></h1>
<p><a class="reference external" href="https://microphase-doc.readthedocs.io/zh-cn/latest/SoM/XME7100/XME7100-Reference_Manual.html">[中文]</a></p>
<section id="development-environment">
<h2>Development Environment:<a class="headerlink" href="#development-environment" title="Link to this heading"></a></h2>
<p>Vivado 2021.1 is from Xilinx website</p>
<p><a class="reference external" href="https://www.xilinx.com">https://www.xilinx.com</a></p>
</section>
<section id="wechat-public-number">
<h2>WeChat Public Number:<a class="headerlink" href="#wechat-public-number" title="Link to this heading"></a></h2>
<p><img alt="../../_images/vx4.png" src="../../_images/vx4.png" /></p>
</section>
<section id="overview">
<h2>●1. Overview<a class="headerlink" href="#overview" title="Link to this heading"></a></h2>
<p>XME7100 is a industrial-grade system module based on Xilinx Zynq-SoC from Microphase Technology. With customizable variants available upon request, customised requirements may be subject to minimum order quantities,  please contact our sales team for more information: <a class="reference external" href="sales&#64;microphase.cn">sales&#64;microphase.cn</a>.<br />It integrates 4 DDR3 SDRAM chips, with two forming a 32-bit data bus and 8Gbit capacity. The read/write data clock frequency between the PS(Processing System) and the DDR3 is up to 533MHz, and the read/write data clock frequency between the PL(Programmable Logic) and the DDR3 is up to 800MHz, which can satisfy the system’s demand for high-bandwidth data processing. At the same time, a REALTEK RTL8211F Gigabit Ethernet PHY chip is integrated on the core board, which can be easily used by users to realised Ethernet related applications.<br />The core board features 230 single-ended IOs (configurable as 115 differential pairs), adjustable IO voltages, 8 GTX high-speed RX/TX pairs, and equal-length differential alignments with 50-ohm single-ended and 100-ohm differential impedance.</p>
<section id="board-layout">
<h3>○Board Layout<a class="headerlink" href="#board-layout" title="Link to this heading"></a></h3>
<p><img alt="../../_images/layout.jpg" src="../../_images/layout.jpg" /></p>
</section>
<section id="key-features">
<h3>○Key Features<a class="headerlink" href="#key-features" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p>Xilinx Zynq™ XC7Z100-2FFG900I Soc</p></li>
<li><p>DDR3: PS 8Gbit DDR3 RAM, 32Bit;<br />      PL 8Gbit DDR3 RAM, 32Bit</p></li>
<li><p>Flash: Flash: 512Mbit QSPI Flash, 8GB eMMC Flash.</p></li>
<li><p>LED: 1 Power LED, 1 FPGA Done LED</p></li>
<li><p>GTX: 16</p></li>
<li><p>MIO: 21 MIOs, 3 IO at 3.3V, 18 IOs at 1.8V</p></li>
<li><p>PL GPIO: 230, Adjustable Voltage, 46 for HP BANK, 184 for HR BANK,<br />         Can be configured as 115 differential pairs</p></li>
<li><p>Connectors: 4 x 120pin High Speed B2B Connectors</p></li>
</ul>
</section>
<section id="mechanical-spec">
<h3>○Mechanical Spec<a class="headerlink" href="#mechanical-spec" title="Link to this heading"></a></h3>
<p><img alt="../../_images/7100_MECH.png" src="../../_images/7100_MECH.png" /></p>
</section>
</section>
<section id="function-resources">
<h2>●2. Function Resources<a class="headerlink" href="#function-resources" title="Link to this heading"></a></h2>
<section id="fpga">
<h3>○FPGA<a class="headerlink" href="#fpga" title="Link to this heading"></a></h3>
<ul>
<li><p>Up to 1GHz MHz dual-core Cortex-A9 processor</p></li>
<li><p>DDR3L memory controller with 8 DMA channels and 4</p></li>
<li><p>High Performance AXI3 Slave ports</p></li>
<li><p>High-bandwidth peripheral controllers: 1G Ethernet, USB 2.0, SDIO</p></li>
<li><p>Low-bandwidth peripheral controllers: SPI, UART, CAN, I2C</p></li>
<li><p>Programmable from JTAG, Quad-SPI flash, and microSD card</p></li>
<li><p>Programmable logic equivalent to Kintex-7 FPGA</p>
<p>LUTs: 277,400</p>
<p>DSP Slices: 2,020</p>
<p>Logic Cells: 444K</p>
<p>Flip-Flops: 554,800</p>
<p>Total Block RAM: 26.5Mb</p>
</li>
<li><p>Analog Mixed Signal (AMS) / XADC: 2x 12 bit, MSPS ADCs with up to 17 Differential Inputs</p></li>
<li><p>Security: AES &amp; SHA 256b Decryption &amp; Authentication for Secure Programmable Logic Configs</p></li>
</ul>
</section>
<section id="ddr3">
<h3>○DDR3<a class="headerlink" href="#ddr3" title="Link to this heading"></a></h3>
<p>The PS of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>PIN Number</th>
<th>Signal Name</th>
<th>PIN Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>PS_DDR3_A0</td>
<td>L25</td>
<td>PS_DDR3_D9</td>
<td>A27</td>
</tr>
<tr>
<td>PS_DDR3_A1</td>
<td>K26</td>
<td>PS_DDR3_D10</td>
<td>A30</td>
</tr>
<tr>
<td>PS_DDR3_A2</td>
<td>L27</td>
<td>PS_DDR3_D11</td>
<td>A28</td>
</tr>
<tr>
<td>PS_DDR3_A3</td>
<td>G25</td>
<td>PS_DDR3_D12</td>
<td>C28</td>
</tr>
<tr>
<td>PS_DDR3_A4</td>
<td>J26</td>
<td>PS_DDR3_D13</td>
<td>D30</td>
</tr>
<tr>
<td>PS_DDR3_A5</td>
<td>G24</td>
<td>PS_DDR3_D14</td>
<td>D28</td>
</tr>
<tr>
<td>PS_DDR3_A6</td>
<td>H26</td>
<td>PS_DDR3_D15</td>
<td>D29</td>
</tr>
<tr>
<td>PS_DDR3_A7</td>
<td>K22</td>
<td>PS_DDR3_D16</td>
<td>H27</td>
</tr>
<tr>
<td>PS_DDR3_A8</td>
<td>F27</td>
<td>PS_DDR3_D17</td>
<td>G27</td>
</tr>
<tr>
<td>PS_DDR3_A9</td>
<td>J23</td>
<td>PS_DDR3_D18</td>
<td>H28</td>
</tr>
<tr>
<td>PS_DDR3_A10</td>
<td>G26</td>
<td>PS_DDR3_D19</td>
<td>E28</td>
</tr>
<tr>
<td>PS_DDR3_A11</td>
<td>H24</td>
<td>PS_DDR3_D20</td>
<td>E30</td>
</tr>
<tr>
<td>PS_DDR3_A12</td>
<td>K23</td>
<td>PS_DDR3_D21</td>
<td>F28</td>
</tr>
<tr>
<td>PS_DDR3_A13</td>
<td>H23</td>
<td>PS_DDR3_D22</td>
<td>G30</td>
</tr>
<tr>
<td>PS_DDR3_A14</td>
<td>J24</td>
<td>PS_DDR3_D23</td>
<td>F30</td>
</tr>
<tr>
<td>PS_DDR3_BA0</td>
<td>M27</td>
<td>PS_DDR3_D24</td>
<td>J29</td>
</tr>
<tr>
<td>PS_DDR3_BA1</td>
<td>M26</td>
<td>PS_DDR3_D25</td>
<td>K27</td>
</tr>
<tr>
<td>PS_DDR3_BA2</td>
<td>M25</td>
<td>PS_DDR3_D26</td>
<td>J30</td>
</tr>
<tr>
<td>PS_DDR3_NCAS</td>
<td>M24</td>
<td>PS_DDR3_D27</td>
<td>J28</td>
</tr>
<tr>
<td>PS_DDR3_CKE</td>
<td>M22</td>
<td>PS_DDR3_D28</td>
<td>K30</td>
</tr>
<tr>
<td>PS_DDR3_CLK_N</td>
<td>J25</td>
<td>PS_DDR3_D29</td>
<td>M29</td>
</tr>
<tr>
<td>PS_DDR3_CLK_P</td>
<td>K25</td>
<td>PS_DDR3_D30</td>
<td>L30</td>
</tr>
<tr>
<td>PS_DDR3_NCS</td>
<td>N22</td>
<td>PS_DDR3_D31</td>
<td>M30</td>
</tr>
<tr>
<td>PS_DDR3_DM0</td>
<td>C27</td>
<td>PS_DDR3_DQS_N0</td>
<td>B26</td>
</tr>
<tr>
<td>PS_DDR3_DM1</td>
<td>B30</td>
<td>PS_DDR3_DQS_N1</td>
<td>B29</td>
</tr>
<tr>
<td>PS_DDR3_DM2</td>
<td>H29</td>
<td>PS_DDR3_DQS_N2</td>
<td>F29</td>
</tr>
<tr>
<td>PS_DDR3_DM3</td>
<td>K28</td>
<td>PS_DDR3_DQS_N3</td>
<td>L29</td>
</tr>
<tr>
<td>PS_DDR3_D0</td>
<td>A25</td>
<td>PS_DDR3_DQS_P0</td>
<td>C26</td>
</tr>
<tr>
<td>PS_DDR3_D1</td>
<td>E25</td>
<td>PS_DDR3_DQS_P1</td>
<td>C29</td>
</tr>
<tr>
<td>PS_DDR3_D2</td>
<td>B27</td>
<td>PS_DDR3_DQS_P2</td>
<td>G29</td>
</tr>
<tr>
<td>PS_DDR3_D3</td>
<td>D25</td>
<td>PS_DDR3_DQS_P3</td>
<td>L28</td>
</tr>
<tr>
<td>PS_DDR3_D4</td>
<td>B25</td>
<td>PS_DDR3_NRST</td>
<td>F25</td>
</tr>
<tr>
<td>PS_DDR3_D5</td>
<td>E26</td>
<td>PS_DDR3_ODT</td>
<td>L23</td>
</tr>
<tr>
<td>PS_DDR3_D6</td>
<td>D26</td>
<td>PS_DDR3_NRAS</td>
<td>N24</td>
</tr>
<tr>
<td>PS_DDR3_D7</td>
<td>E27</td>
<td>PS_DDR3_NWE</td>
<td>N23</td>
</tr>
<tr>
<td>PS_DDR3_D8</td>
<td>A29</td>
<td></td>
<td></td>
</tr>
</tbody>
</table><p>The PL of the module uses two 16-bit DDR3 memory chips, with a capacity of 512MB for a single chip and 1GB for two chips.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>PIN Number</th>
<th>Signal Name</th>
<th>PIN Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>PL_DDR3_A0</td>
<td>L10</td>
<td>PL_DDR3_D9</td>
<td>F2</td>
</tr>
<tr>
<td>PL_DDR3_A1</td>
<td>E8</td>
<td>PL_DDR3_D10</td>
<td>H4</td>
</tr>
<tr>
<td>PL_DDR3_A2</td>
<td>J10</td>
<td>PL_DDR3_D11</td>
<td>G6</td>
</tr>
<tr>
<td>PL_DDR3_A3</td>
<td>K10</td>
<td>PL_DDR3_D12</td>
<td>H3</td>
</tr>
<tr>
<td>PL_DDR3_A4</td>
<td>F8</td>
<td>PL_DDR3_D13</td>
<td>G2</td>
</tr>
<tr>
<td>PL_DDR3_A5</td>
<td>J11</td>
<td>PL_DDR3_D14</td>
<td>H6</td>
</tr>
<tr>
<td>PL_DDR3_A6</td>
<td>E10</td>
<td>PL_DDR3_D15</td>
<td>G1</td>
</tr>
<tr>
<td>PL_DDR3_A7</td>
<td>L12</td>
<td>PL_DDR3_D16</td>
<td>E2</td>
</tr>
<tr>
<td>PL_DDR3_A8</td>
<td>E11</td>
<td>PL_DDR3_D17</td>
<td>F4</td>
</tr>
<tr>
<td>PL_DDR3_A9</td>
<td>K11</td>
<td>PL_DDR3_D18</td>
<td>D4</td>
</tr>
<tr>
<td>PL_DDR3_A10</td>
<td>E7</td>
<td>PL_DDR3_D19</td>
<td>F5</td>
</tr>
<tr>
<td>PL_DDR3_A11</td>
<td>G11</td>
<td>PL_DDR3_D20</td>
<td>E3</td>
</tr>
<tr>
<td>PL_DDR3_A12</td>
<td>J8</td>
<td>PL_DDR3_D21</td>
<td>F3</td>
</tr>
<tr>
<td>PL_DDR3_A13</td>
<td>H12</td>
<td>PL_DDR3_D22</td>
<td>D3</td>
</tr>
<tr>
<td>PL_DDR3_A14</td>
<td>D11</td>
<td>PL_DDR3_D23</td>
<td>E5</td>
</tr>
<tr>
<td>PL_DDR3_BA0</td>
<td>J9</td>
<td>PL_DDR3_D24</td>
<td>C1</td>
</tr>
<tr>
<td>PL_DDR3_BA1</td>
<td>H8</td>
<td>PL_DDR3_D25</td>
<td>B1</td>
</tr>
<tr>
<td>PL_DDR3_BA2</td>
<td>L9</td>
<td>PL_DDR3_D26</td>
<td>B4</td>
</tr>
<tr>
<td>PL_DDR3_NCAS</td>
<td>G7</td>
<td>PL_DDR3_D27</td>
<td>A3</td>
</tr>
<tr>
<td>PL_DDR3_CKE</td>
<td>F7</td>
<td>PL_DDR3_D28</td>
<td>C2</td>
</tr>
<tr>
<td>PL_DDR3_CLK_N</td>
<td>D8</td>
<td>PL_DDR3_D29</td>
<td>B5</td>
</tr>
<tr>
<td>PL_DDR3_CLK_P</td>
<td>D9</td>
<td>PL_DDR3_D30</td>
<td>C4</td>
</tr>
<tr>
<td>PL_DDR3_NCS</td>
<td>K8</td>
<td>PL_DDR3_D31</td>
<td>B2</td>
</tr>
<tr>
<td>PL_DDR3_DM0</td>
<td>K5</td>
<td>PL_DDR3_DQS_N0</td>
<td>K2</td>
</tr>
<tr>
<td>PL_DDR3_DM1</td>
<td>G5</td>
<td>PL_DDR3_DQS_N1</td>
<td>H1</td>
</tr>
<tr>
<td>PL_DDR3_DM2</td>
<td>E1</td>
<td>PL_DDR3_DQS_N2</td>
<td>D5</td>
</tr>
<tr>
<td>PL_DDR3_DM3</td>
<td>A2</td>
<td>PL_DDR3_DQS_N3</td>
<td>A4</td>
</tr>
<tr>
<td>PL_DDR3_D0</td>
<td>J3</td>
<td>PL_DDR3_DQS_P0</td>
<td>K3</td>
</tr>
<tr>
<td>PL_DDR3_D1</td>
<td>K6</td>
<td>PL_DDR3_DQS_P1</td>
<td>J1</td>
</tr>
<tr>
<td>PL_DDR3_D2</td>
<td>J5</td>
<td>PL_DDR3_DQS_P2</td>
<td>E6</td>
</tr>
<tr>
<td>PL_DDR3_D3</td>
<td>L1</td>
<td>PL_DDR3_DQS_P3</td>
<td>A5</td>
</tr>
<tr>
<td>PL_DDR3_D4</td>
<td>K1</td>
<td>PL_DDR3_NRST</td>
<td>H11</td>
</tr>
<tr>
<td>PL_DDR3_D5</td>
<td>L3</td>
<td>PL_DDR3_ODT</td>
<td>H7</td>
</tr>
<tr>
<td>PL_DDR3_D6</td>
<td>J4</td>
<td>PL_DDR3_NRAS</td>
<td>D6</td>
</tr>
<tr>
<td>PL_DDR3_D7</td>
<td>L2</td>
<td>PL_DDR3_NWE</td>
<td>L8</td>
</tr>
<tr>
<td>PL_DDR3_D8</td>
<td>H2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table></section>
<section id="giga-eth">
<h3>○Giga ETH<a class="headerlink" href="#giga-eth" title="Link to this heading"></a></h3>
<p>The 88E1512 chip supports 10/100/1000M network transfer rates and communicates with the MAC layer of the Zynq7000 PS system via the RGMII interface. It features MDI/MDX crossover, auto-negotiation for multiple speeds, and master/slave configuration. Additionally, it supports the MDIO bus for PHY register management and provides advanced energy efficiency with IEEE 802.3az Energy-Efficient Ethernet (EEE). The 88E1512 is optimized for low power consumption and offers robust performance for high-speed network applications.</p>
</section>
<section id="emmc">
<h3>○eMMC<a class="headerlink" href="#emmc" title="Link to this heading"></a></h3>
<p>The module features an 8GB eMMC interface (PS_SDIO1) that can be utilised for system files or other data file storage. It can also be employed as a secondary boot device in conjunction with the QSPI flash for system boot. The interface is PS BANK501 MIO[46-51].</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal Name</th>
<th>Pin Number / Pin Name</th>
</tr>
</thead>
<tbody>
<tr>
<td>MMC_DATA0</td>
<td>F20 / PS_MIO46_501</td>
</tr>
<tr>
<td>MMC_CMD</td>
<td>A18 / PS_MIO47_501</td>
</tr>
<tr>
<td>MMC_CLK</td>
<td>C19 / PS_MIO48_501</td>
</tr>
<tr>
<td>MMC_DATA1</td>
<td>D18 / PS_MIO49_501</td>
</tr>
<tr>
<td>MMC_DATA2</td>
<td>A19 / PS_MIO50_501</td>
</tr>
<tr>
<td>MMC_DATA3</td>
<td>F19 / PS_MIO51_501</td>
</tr>
</tbody>
</table></section>
<section id="jtag">
<h3>○JTAG<a class="headerlink" href="#jtag" title="Link to this heading"></a></h3>
<p>The JTAG signal link of the XME7100 is connected to the expansion connector.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Signal</th>
<th>JM1 Pin Number</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA_TCK</td>
<td>Pin23</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td>FPGA_TDI</td>
<td>Pin25</td>
<td>Input (3.3V)</td>
</tr>
<tr>
<td>FPGA_TDO</td>
<td>Pin27</td>
<td>Output (3.3V)</td>
</tr>
<tr>
<td>FPGA_TMS</td>
<td>Pin29</td>
<td>Output (3.3V)</td>
</tr>
</tbody>
</table></section>
<section id="boot-config">
<h3>○Boot Config<a class="headerlink" href="#boot-config" title="Link to this heading"></a></h3>
<p>ZYNQ startup mode by configuring the MODE1(JM1 PIN19), MODE0(JM1 PIN17), the core module ZYNQ configuration schematic is shown below.</p>
<p><img alt="../../_images/boot1.png" src="../../_images/boot1.png" /></p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Mode</th>
<th>MODE1(JM1 PIN19)</th>
<th>MODE0(JM1 PIN17)</th>
</tr>
</thead>
<tbody>
<tr>
<td>JTAG</td>
<td>Connection to GND</td>
<td>Connection to GND</td>
</tr>
<tr>
<td>QSPI</td>
<td>NC</td>
<td>Connection to GND</td>
</tr>
<tr>
<td>SD</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table></section>
<section id="quad-spi-flash">
<h3>○Quad-SPI Flash<a class="headerlink" href="#quad-spi-flash" title="Link to this heading"></a></h3>
<p>Two-board 256M Quad-SPI Flash memory W25Q256FVEI is used to store initial FPGA configuration and user’s application as well as data.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Position</th>
<th>Model</th>
<th>Capacity</th>
<th>Factory</th>
</tr>
</thead>
<tbody>
<tr>
<td>U4</td>
<td>W25Q256FVEI</td>
<td>256 Byte</td>
<td>Winbond</td>
</tr>
<tr>
<td>U5</td>
<td>W25Q256FVEI</td>
<td>256 Byte</td>
<td>Winbond</td>
</tr>
</tbody>
</table></section>
<section id="clock">
<h3>○Clock<a class="headerlink" href="#clock" title="Link to this heading"></a></h3>
<p>The XME7100 core board provides a 33.3Mhz active clock for the PS system, a 200Mhz active clock for the PL system and  a 50MHz active clock as local clock.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Position</th>
<th>Signal Name</th>
<th>Frequency</th>
<th>Pin Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>U2</td>
<td>PS_CLK_33d3</td>
<td>33.333Mhz</td>
<td>B24</td>
</tr>
<tr>
<td>U6</td>
<td>SYS_CLK_P</td>
<td>200Mhz</td>
<td>C8</td>
</tr>
<tr>
<td>U6</td>
<td>SYS_CLK_N</td>
<td>200Mhz</td>
<td>C7</td>
</tr>
<tr>
<td>U7</td>
<td>CLK_50M</td>
<td>50Mhz</td>
<td>AD18</td>
</tr>
</tbody>
</table></section>
<section id="power">
<h3>○Power<a class="headerlink" href="#power" title="Link to this heading"></a></h3>
<p><strong>Please note that the power input of XME7100 is +5V. We recommend using a 5V/2A power supply.</strong></p>
<p>The module requires a 5V input, and it automatically follows a cascading power-up sequence:1.0V -&gt; 1.8V -&gt; 1.5V -&gt; 3.3V. The 3.3V output will be powered up last, and at the same time, it will provide the PG signal of system power status.</p>
</section>
<section id="led">
<h3>○LED<a class="headerlink" href="#led" title="Link to this heading"></a></h3>
<p>The XME7100 board provides two LEDs, the power indicator and the FPGA configuration status light.</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>LED</th>
<th>ZYNQ Pin</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>D4</td>
<td>--</td>
<td>Power LED</td>
</tr>
<tr>
<td>D1</td>
<td>AA9</td>
<td>FPGA configuration status LED, lit after successful FPGA configuration</td>
</tr>
</tbody>
</table></section>
<section id="expansion-ports">
<h3>○Expansion Ports<a class="headerlink" href="#expansion-ports" title="Link to this heading"></a></h3>
<p>The XME7100 uses four sets of connectors, JM1, JM2, JM3 and JM4, for the FPGA IO signals and Ethernet interface.<br />4 x AXK5A2137YG, 120Pin, 0.5mm Pitch</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>Core Board Connector Models</th>
<th>Based Board Connector Models</th>
<th>Manufacturers</th>
<th>Mated height</th>
</tr>
</thead>
<tbody>
<tr>
<td>AXK5A2137YG</td>
<td>AXK6A2337YG</td>
<td>Panasonic</td>
<td>3mm</td>
</tr>
</tbody>
</table><p>FPGA Bank, Number of IOs vs. B2B Connector Table</p>
<table border="1" class="docutils">
<thead>
<tr>
<th>FPGA Bank</th>
<th>B2B Connector</th>
<th>IO Number</th>
<th>Voltage</th>
<th>Explain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bank500</td>
<td>JM1</td>
<td>3</td>
<td>3.3V</td>
<td></td>
</tr>
<tr>
<td>BANK501</td>
<td>JM1</td>
<td>18</td>
<td>1.8V</td>
<td></td>
</tr>
<tr>
<td>Bank35</td>
<td>JM1</td>
<td>46</td>
<td>Adjustable</td>
<td>46 single-ended, can be mated to 23 differential pairs</td>
</tr>
<tr>
<td>Bank12</td>
<td>JM2</td>
<td>46</td>
<td>Adjustable</td>
<td>46 single-ended, can be mated to 23 differential pairs</td>
</tr>
<tr>
<td>Bank13</td>
<td>JM2</td>
<td>46</td>
<td>Adjustable</td>
<td>46 single-ended, can be mated to 23 differential pairs</td>
</tr>
<tr>
<td>Bank10</td>
<td>JM3</td>
<td>46</td>
<td>Adjustable</td>
<td>46 single-ended, can be mated to 23 differential pairs</td>
</tr>
<tr>
<td>Bank11</td>
<td>JM3</td>
<td>46</td>
<td>Adjustable</td>
<td>46 single-ended, can be mated to 23 differential pairs</td>
</tr>
<tr>
<td>BANK109</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
<tr>
<td>BANK110</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
<tr>
<td>BANK111</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
<tr>
<td>BANK112</td>
<td>JM4</td>
<td>20</td>
<td>-</td>
<td>2 pairs of CLK, 4 pairs of TX and RX</td>
</tr>
</tbody>
</table><p>Description:</p>
<ol class="simple">
<li><p>Bank35 IO level depends on JM1 Pin117&amp;119 voltage input, input range 1.2V-1.8V.</p></li>
<li><p>Bank12 IO level depends on JM2 Pin117&amp;119 voltage input, input range 1.2V-3.3V.</p></li>
<li><p>Bank13 IO level depends on JM2 Pin57&amp;59 voltage input, input range 1.2V-3.3V.</p></li>
<li><p>Bank10 IO level depends on JM3 Pin117&amp;119 voltage input, input range 1.2V-3.3V.</p></li>
<li><p>Bank11 IO level depends on JM3 Pin57&amp;59 voltage input, input range 1.2V-3.3V.</p></li>
<li><p>MIO8,MIO14 and MIO15 (JM1 Pin20,55,57), JTAG,RESET (JM1 Pin18, Pin23-Pin29) level is 3.3V.</p></li>
<li><p>MIO28~MIO45 (JM1 Pin24,26,28···-Pin108) level is 1.8V.</p></li>
<li><p>Please refer to the ‘<a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/XME7100_Pinout_Table_R11.xlsx">XME7100_Pinout Table</a>’ for detailed pin definitions of the XME7100.</p></li>
</ol>
</section>
</section>
<section id="related-documents">
<h2>●3. Related Documents<a class="headerlink" href="#related-documents" title="Link to this heading"></a></h2>
<section id="xme7100">
<h3>○XME7100<a class="headerlink" href="#xme7100" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/XME7100_R11.pdf">XME7100_R11 Schematic</a> (PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME7100/XME7100_R11_Dimensions.pdf">XME7100_R11 Dimensions</a> (PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/XME7100/XME7100_R11_Dimensions_source_file.dxf">XME7100_R11 Dimensions source file</a> (DXF)</p></li>
</ul>
</section>
<section id="pe500">
<h3>○PE500<a class="headerlink" href="#pe500" title="Link to this heading"></a></h3>
<ul class="simple">
<li><p><a class="reference external" href="https://microphase-doc.readthedocs.io/en/latest/CARRIER_BOARD/PE500/PE500-Reference_Manual.html">PE500 Reference_Manual</a>(HTML)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/schematic/PE500_R10.pdf">PE500_R10 Schematic</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/mechanical/PE500/PE500_R10_Dimensions.pdf">PE500_R10 Dimensions</a>(PDF)</p></li>
<li><p><a class="reference external" href="https://github.com/MicroPhase/fpga-docs/blob/master/others/PE500_R10_Board_source_file.brd">PE500_R10 Board source file</a>(Brd)</p></li>
</ul>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../XME7035/XME7035-Reference_Manual.html" class="btn btn-neutral float-left" title="XME7035 Reference Manual" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../XME0803/XME0803_3EG-Reference_Manual.html" class="btn btn-neutral float-right" title="XME0803(3EG) Reference Manual" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2025, Microphase.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>