[SimNames]
SIMULATION_NAME             = sim__marker_handler_tx_top

[SimPaths]
ROOT_PATH                   = /home/projects/M200/RevA0/Work/$USER/DIGITAL/trunk/externals/asic_rtl/library/marker_handler_tx_top
INCLUDE_PATH                = ${ROOT_PATH}
## TEST_PATH                   = ${ROOT_PATH}/CL40010/work/code/rtl/trunk/digital/fec/sldpc_fine_interleaver_p384b/tb
TEST_PATH                   = ${ROOT_PATH}/instantiation/DEFAULT/tb
OUTPUT_PATH                 = /home/projects/rlopez/sim/results
SIMULATION_PATH             = ${OUTPUT_PATH}
SYSTEM_SIMULATOR_PATH       = ${TEST_PATH}/gtest
VECTORS_OUTPUT_PATH         = ${SYSTEM_SIMULATOR_PATH}/results/
VECTORS_GEN_FILES_PATH      = ${SYSTEM_SIMULATOR_PATH}
SIMULATOR_NAME              = dCLiSST

[SimFiles]
USE_VECTORS_LIST_FILE       = No
SIMULATION_CASE             = Gtest__marker_handler_tx_top.TEST_04
VECTORS_LIST_FILE           = t_wrp__marker_handler_tx_top.list
USE_GTEST_VECTORS           = Yes
GTEST_CASES                 = Gtest__marker_handler_tx_top.TEST_04
USE_SIMTOOL_VECTORS         = No
RTL_FILELIST                = ${ROOT_PATH}/filelist/rtl/filelist.f
TB_FILELIST                 = ${ROOT_PATH}/filelist/tb/tb.f

[SimOptions]
ENABLE_TB_GEN               = Yes
ENABLE_VECTOR_GEN           = Yes
ENABLE_COMPILE_RTL          = Yes
ENABLE_ELABORATE_RTL        = Yes
ENABLE_SIMULATE_RTL         = Yes
ENABLE_ASSERTIONS           = No
ENABLE_COVERAGE             = No
ENABLE_LINT_RTL             = No
ENABLE_VCD_GEN              = No
ENABLE_QSUB                 = No
ENABLE_SYSTEM_REPORT        = No
ENABLE_REPORT               = No

[TbGenOptions]
TB_GEN_SPREADSHEET          = ${TEST_PATH}/sheets/marker_handler_tx_top.xls
TB_GEN_SHEETS               = marker_handler_tx_top CLOCKS
TB_GEN_TOP_MODULE_FILE      = ${ROOT_PATH}/rtl/marker_handler_tx_top.v
TB_GEN_TB_NAME              = -o=tb
### TB_GEN_CREATE_FILES         = -g=vect,asst
TB_GEN_CREATE_FILES         = -g=vect
### TB_GEN_INCLUDE_FILES        = -i=stim,vect,asst
TB_GEN_INCLUDE_FILES        = -i=stim,vect

[VectorGenOptions]
VECTORS_ADD_TREE_STRING     = No
VECTORS_DEFAULT_DIRECTORY   = results
SIMULATION_CHANNEL          =
VECTORS_EXTRA_PARAMETERS    =
VECTORS_VERBOSE_OUTPUT      = Yes
BER_REFERENCE_FILE          =
ALLOWED_BER_DEVIATION       =
VECTORS_CUSTOM_COMMAND      =
VECTORS_POST_PROC           =

[CompileRtlOptions]
COMPILE_DEFINES             =
TECH_LIBRARY_FILES          =
ENABLE_SYSTEMVERILOG        = Yes
COMPILE_EXTRA_PARAMETERS    = -nowarn MRSTAR

[ElaborateRtlOptions]
ENABLE_NETLIST              = No
NETLIST_CORNER              =      #{zd,typ,min,max}
ENABLE_DELAY_ZERO           = Yes
ENABLE_INITIALIZE           = No
INITIALIZE_VALUE            = 0
ELABORATE_DEFINES           =
ELABORATE_TIMESCALE         = 100ps/1ps
ENABLE_TIMING_CHECKS        = No
SDF_DIR                     =
SDF_FILE                    =
SDF_INSTANCE                =
SDF_DELAY_TYPE              = Max # Max, Min, Typ
SDF_IO_DELAYS_FILE          =
SDF_FILE_PER_CORNER         = 
SDF_IO_RPT_PER_CORNER       =
SDF_IO_DELAYS_SCALE_FACTOR  = 1.0
SDF_SCALE_FACTOR            = 1.0
SDF_IS_IO_FILE_SLACK        = Yes
EXTERNAL_IO_DELAY_FILE      =   #Leave it without the corner ,i.e.: if file is dsp_front_end.delays.typ just enter dsp_front_end.delays . Make sure corner is set.
ELABORATE_EXTRA_PARAMETERS  =
PRIMARY_MODULE              =

[SimulateRtlOptions]
ENABLE_RTL_SIMULATION_GUI   = Yes
ENABLE_RTL_SIMULATION_EVENT = No
SIMULATE_RTL_DEFINES        =
USE_EXTERNAL_INPUT_FILE     = No
EXTERNAL_INPUT_FILE         =
ENABLE_RESTORE_SIMULATION   = No
RESTORE_SIMULATION_FILE     =
SIMULATE_EXTRA_PARAMETERS   =
TCL_EXTRA_COMMANDS          =
ERASE_VECTORS_AFTER_SIM     = No
ERASE_WORKLIB_AFTER_SIM     = No

[AssertionsOptions]
UNCHECKED_ASSRT_FAILS       = No

[LintOptions]
LINT_MODULE                 =
LINT_TOOL                   = Hal # {Hal | Spyglass}
LINT_BROWSE_RESULTS         = No
HAL_DEFINITION_FILE         =
SPG_RUN_TYPE                = rtl_lint # {rtl_lint | audit_lint | cdc_verif | cdc_setup }
SPG_IS_TOP_MODULE           = No
SPG_INCREMENTAL_RUN         = No
SPG_GATES_IN_DESIGN         = No
SPG_IGNORE_DU               = # TSN28DPRFHPM16X144M2F,TSN28DPRFHPM16X128M2F
SPG_OLD_VDB_FILE            = # ./rtl_lint/Oct29_08:19:18/butterfly8_fft/butterfly8_fft/Group_Run/LintRules/spyglass.vdb
SPG_CONSTRAINTS_FILE        = # ../config_files/constraints.sgdc
SPG_WAIVES_FILE             = # ../config_files/waives.sgdc
SPG_EXTRA_VARIABLES         = # set MTHRESH 524288

[VcdGenOptions]
VCD_GEN_START_TIME          = 1.0
VCD_GEN_END_TIME            = 1.5
VCD_GEN_TIME_UNIT           = us
VCD_GEN_INSTANCE            = tb.t_wrp__marker_handler_tx_top
VCD_GEN_OUTPUT_FILE         = t_wrp__marker_handler_tx_top.300Mhz.prueba1.1p0us.1p5us.rtl.vcd
VCD_GEN_COMPRESS_OUTPUT     = Yes

[CoverageOptions]
COVERAGE_MODULE             = sldpc_fine_interleaver
COVERAGE_WORK_PATH          = coverage
COVERAGE_TYPE               = all # {all|block|expr|toggle|fsm|<betf>}
COVERAGE_TYPE_REPORT        = bet # <betsafd>
COVERAGE_GUI                = No
COVERAGE_ENABLE_MARKS       = No
COVERAGE_MARKS_FILE         = ${TEST_PATH}/t_wrp__marker_handler_tx_top_inter.icf
COVERAGE_TOGGLE_MARKS_FILE  = 

[QsubOptions]
QSUB_EXTRA_PARAMETERS       = # Cannot use "-hold_jid <jobid>" or "-l ies=1"
QSUB_PARAMS_COMMON          =
QSUB_PARAMS_TB_GEN          =
QSUB_PARAMS_VECTOR_GEN      =
QSUB_PARAMS_COMPILE_RTL     =
QSUB_PARAMS_ELABORATE_RTL   =
QSUB_PARAMS_SIMULATE_RTL    = -l iesq=1
QSUB_PARAMS_CASE_RTL        = -l iesq=1
QSUB_PARAMS_ASSERTIONS      =
QSUB_PARAMS_COVERAGE        =
QSUB_PARAMS_LINT_RTL        =
QSUB_PARAMS_VCD_GEN         = -l iesq=1

[ReportOptions]
REPORT_TYPE                 =
SEND_MAIL                   =
MAIL_TO                     =
MAIL_CC                     =

[SimScriptOptions]
SIMULATION_CASE_TYPE        = EAGLE_DSP # DSP,  LDPC_DECODER,  LDPC_ENCODER
FAST_SIMULATION             = No # Affects Compilation and elaboration processes
INCISIV_VER_ENV_VAR         = 12.10.006_Hotfix
INCISIV_HOME_ENV_VAR        = /tools/cadence/incisiv/${INCISIV_VER_ENV_VAR}/Linux
USE_64_BITS                 = Yes
MAX_JOBS                    = 0 # Disabled
COMPILE_ELABORATE_MODE      = Normal # Normal, Primary, Incremental, Full (Primary+Incremental)
ONE_PROCESS_CASE            = No
REUSE_PROCESSES_CASE        =
NO_VECTORS_SIMUALTION       = No