//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPB_MISC_H_INC_
#define ___ARAPB_MISC_H_INC_

// Reserved address 0 [0x0] 

// Reserved address 4 [0x4] 

// Register APB_MISC_PP_STRAPPING_OPT_A_0  
#define APB_MISC_PP_STRAPPING_OPT_A_0                   _MK_ADDR_CONST(0x8)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SECURE                    0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_WORD_COUNT                        0x1
#define APB_MISC_PP_STRAPPING_OPT_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_READ_MASK                         _MK_MASK_CONST(0x3fc001f1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_WRITE_MASK                        _MK_MASK_CONST(0x3fc001f1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SHIFT                 _MK_SHIFT_CONST(26)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_RANGE                 29:26
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_WOFFSET                       0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_MPCORE_G                      _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_MPCORE_LP                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_RANGE                  25:25
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_WOFFSET                        0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DISABLED                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_ENABLED                        _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SHIFT                   _MK_SHIFT_CONST(24)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_RANGE                   24:24
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_IROM                    _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_NOR                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SHIFT                    _MK_SHIFT_CONST(22)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_RANGE                    23:22
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_WOFFSET                  0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SERIAL                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_CPU                      _MK_ENUM_CONST(1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_COP                      _MK_ENUM_CONST(2)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SERIAL_ALT                       _MK_ENUM_CONST(3)

#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RANGE                   8:8
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_INIT_ENUM                       RSVD1
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RSVD1                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RSVD2                   _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SHIFT                    _MK_SHIFT_CONST(4)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_FIELD                    _MK_FIELD_CONST(0xf, APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_RANGE                    7:4
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_WOFFSET                  0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RANGE                   0:0
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_INIT_ENUM                       RSVD1
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RSVD1                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RSVD2                   _MK_ENUM_CONST(1)


// Reserved address 12 [0xc] 

// Reserved address 16 [0x10] 

// Reserved address 20 [0x14] 

// Reserved address 24 [0x18] 

// Reserved address 28 [0x1c] 

// Reserved address 32 [0x20] 

// Register APB_MISC_PP_CONFIG_CTL_0  
#define APB_MISC_PP_CONFIG_CTL_0                        _MK_ADDR_CONST(0x24)
#define APB_MISC_PP_CONFIG_CTL_0_SECURE                         0x0
#define APB_MISC_PP_CONFIG_CTL_0_WORD_COUNT                     0x1
#define APB_MISC_PP_CONFIG_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define APB_MISC_PP_CONFIG_CTL_0_RESET_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_READ_MASK                      _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT                      _MK_SHIFT_CONST(7)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_RANGE                      7:7
#define APB_MISC_PP_CONFIG_CTL_0_TBE_WOFFSET                    0x0
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_INIT_ENUM                  DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT                     _MK_SHIFT_CONST(6)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_RANGE                     6:6
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_WOFFSET                   0x0
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_INIT_ENUM                 ENABLE
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_RANGE                  1:1
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_WOFFSET                        0x0
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_INIT_ENUM                      DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_RANGE                       0:0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_WOFFSET                     0x0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_INIT_ENUM                   DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 40 [0x28] 

// Reserved address 48 [0x30] 

// Reserved address 52 [0x34] 

// Reserved address 56 [0x38] 

// Reserved address 64 [0x40] 

// Reserved address 68 [0x44] 

// Reserved address 96 [0x60] 

// Reserved address 100 [0x64] 

// Reserved address 104 [0x68] 

// Reserved address 108 [0x6c] 

// Reserved address 112 [0x70] 

// Reserved address 116 [0x74] 

// Reserved address 120 [0x78] 

// Register APB_MISC_PP_MISC_SAVE_THE_DAY_0  
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0                 _MK_ADDR_CONST(0x7c)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SECURE                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WORD_COUNT                      0x1
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_RANGE                    31:24
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_RANGE                    23:16
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT                    _MK_SHIFT_CONST(8)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_RANGE                    15:8
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_RANGE                    7:0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 128 [0x80] 

// Reserved address 132 [0x84] 

// Reserved address 136 [0x88] 

// Reserved address 140 [0x8c] 

// Reserved address 144 [0x90] 

// Reserved address 148 [0x94] 

// Reserved address 152 [0x98] 

// Reserved address 156 [0x9c] 

// Reserved address 160 [0xa0] 

// Reserved address 164 [0xa4] 

// Register APB_MISC_PP_PULLUPDOWN_REG_C_0  
#define APB_MISC_PP_PULLUPDOWN_REG_C_0                  _MK_ADDR_CONST(0xa8)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SECURE                   0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WORD_COUNT                       0x1
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_READ_MASK                        _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WRITE_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RANGE                 31:30
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RANGE                 29:28
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT                 _MK_SHIFT_CONST(26)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RANGE                 27:26
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RSVD                  _MK_ENUM_CONST(3)


// Register APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0  
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0                       _MK_ADDR_CONST(0x428)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SECURE                        0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WORD_COUNT                    0x1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_RANGE                      0:0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_IE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT                       _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SHIFT)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_RANGE                       1:1
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0_INVERSION_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 1072 [0x430] 

// Reserved address 1076 [0x434] 

// Register APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0  
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0                   _MK_ADDR_CONST(0x438)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SECURE                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_RANGE                      1:0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SHIFT                      _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_RANGE                      3:2
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APB_MISC_SC1X_PADS_TVDAC_CONTROL_0  
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0                      _MK_ADDR_CONST(0x43c)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SECURE                       0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_WORD_COUNT                   0x1
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x83b)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_RANGE                       0:0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_RANGE                  1:1
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SHIFT                  _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_RANGE                  2:2
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_RANGE                     3:3
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_RANGE                     4:4
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SHIFT                     _MK_SHIFT_CONST(5)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_RANGE                     5:5
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SHIFT                    _MK_SHIFT_CONST(6)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_RANGE                    7:6
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SHIFT                        _MK_SHIFT_CONST(8)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_RANGE                        8:8
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_WOFFSET                      0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SHIFT                 _MK_SHIFT_CONST(9)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_FIELD                 _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_RANGE                 11:9
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_WOFFSET                       0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_DEFAULT                       _MK_MASK_CONST(0x4)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_FIELD                  _MK_FIELD_CONST(0xf, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_RANGE                  15:12
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_FIELD                      _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_RANGE                      18:16
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SHIFT                       _MK_SHIFT_CONST(19)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_FIELD                       _MK_FIELD_CONST(0x1f, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_RANGE                       23:19
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SHIFT                   _MK_SHIFT_CONST(25)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_RANGE                   25:25
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SHIFT                   _MK_SHIFT_CONST(26)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_RANGE                   26:26
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_RANGE                   27:27
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_RANGE                    28:28
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_UNLOADED                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_LOADED                   _MK_ENUM_CONST(1)


// Register APB_MISC_SC1X_PADS_TVDAC_STATUS_0  
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0                       _MK_ADDR_CONST(0x440)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SECURE                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_WORD_COUNT                    0x1
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_RANGE                    0:0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SHIFT                    _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_RANGE                    1:1
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_RANGE                    2:2
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0  
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0                    _MK_ADDR_CONST(0x444)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SECURE                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_WORD_COUNT                         0x1
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_READ_MASK                  _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_FIELD                  _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_RANGE                  2:0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_DEFAULT                        _MK_MASK_CONST(0x2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_RANGE                   5:4
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_TVDAC_OFF                       _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_TVO                     _MK_ENUM_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DISPLAY                 _MK_ENUM_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DISPLAYB                        _MK_ENUM_CONST(3)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_RANGE                     8:8
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SHIFT                        _MK_SHIFT_CONST(10)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_FIELD                        _MK_FIELD_CONST(0x3ff, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_RANGE                        19:10
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_WOFFSET                      0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_RANGE                    27:20
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 2048 [0x800] 

// Register APB_MISC_GP_HIDREV_0  
#define APB_MISC_GP_HIDREV_0                    _MK_ADDR_CONST(0x804)
#define APB_MISC_GP_HIDREV_0_SECURE                     0x0
#define APB_MISC_GP_HIDREV_0_WORD_COUNT                         0x1
#define APB_MISC_GP_HIDREV_0_RESET_VAL                  _MK_MASK_CONST(0x23017)
#define APB_MISC_GP_HIDREV_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT)
#define APB_MISC_GP_HIDREV_0_HIDFAM_RANGE                       3:0
#define APB_MISC_GP_HIDREV_0_HIDFAM_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_GPU                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_HIDREV_0_HIDFAM_BR_CHIPS                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CRUSH                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_HIDREV_0_HIDFAM_MCP                 _MK_ENUM_CONST(4)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CK                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_HIDREV_0_HIDFAM_VAIO                        _MK_ENUM_CONST(6)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD_SOC                        _MK_ENUM_CONST(7)

#define APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_GP_HIDREV_0_MAJORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MAJORREV_RANGE                     7:4
#define APB_MISC_GP_HIDREV_0_MAJORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_EMULATION                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_A01                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_HIDREV_0_CHIPID_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_HIDREV_0_CHIPID_FIELD                       _MK_FIELD_CONST(0xff, APB_MISC_GP_HIDREV_0_CHIPID_SHIFT)
#define APB_MISC_GP_HIDREV_0_CHIPID_RANGE                       15:8
#define APB_MISC_GP_HIDREV_0_CHIPID_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT                     _MK_MASK_CONST(0x30)
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_HIDREV_0_MINORREV_SHIFT                     _MK_SHIFT_CONST(16)
#define APB_MISC_GP_HIDREV_0_MINORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MINORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MINORREV_RANGE                     19:16
#define APB_MISC_GP_HIDREV_0_MINORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT                   _MK_MASK_CONST(0x2)
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2056 [0x808] 

// Reserved address 2060 [0x80c] 

// Register APB_MISC_GP_ASDBGREG_0  
#define APB_MISC_GP_ASDBGREG_0                  _MK_ADDR_CONST(0x810)
#define APB_MISC_GP_ASDBGREG_0_SECURE                   0x0
#define APB_MISC_GP_ASDBGREG_0_WORD_COUNT                       0x1
#define APB_MISC_GP_ASDBGREG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_RESET_MASK                       _MK_MASK_CONST(0x3ff0ffdf)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_READ_MASK                        _MK_MASK_CONST(0x3ff0ffdf)
#define APB_MISC_GP_ASDBGREG_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff0ffdf)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_RANGE                    0:0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_WOFFSET                  0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_IDDQ_EN_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_RANGE                  1:1
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_WOFFSET                        0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_RANGE                        2:2
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_RANGE                       3:3
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_DEBUG_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_RANGE                  4:4
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_WOFFSET                        0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PM_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT                        _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_RANGE                        7:6
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SHIFT                        _MK_SHIFT_CONST(8)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_RANGE                        8:8
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SHIFT                        _MK_SHIFT_CONST(9)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_RANGE                        9:9
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SHIFT                        _MK_SHIFT_CONST(10)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_RANGE                        10:10
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SHIFT                        _MK_SHIFT_CONST(11)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_RANGE                        11:11
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SHIFT                        _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_RANGE                        12:12
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SHIFT                        _MK_SHIFT_CONST(13)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_RANGE                        13:13
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SHIFT                        _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_RANGE                        14:14
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SHIFT                      _MK_SHIFT_CONST(15)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_RANGE                      15:15
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_RANGE                   21:20
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT                        _MK_SHIFT_CONST(22)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_RANGE                        23:22
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_RANGE                       25:24
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_RANGE                       27:26
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT                        _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_RANGE                        29:28
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 2068 [0x814] 

// Register APB_MISC_GP_OBSCTRL_0  
#define APB_MISC_GP_OBSCTRL_0                   _MK_ADDR_CONST(0x818)
#define APB_MISC_GP_OBSCTRL_0_SECURE                    0x0
#define APB_MISC_GP_OBSCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_OBSCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_FIELD                 _MK_FIELD_CONST(0xffff, APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_RANGE                 15:0
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_RANGE                 19:16
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_PMC                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_UAVP                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_AVP                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CSICIL                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DISPLAY                       _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DISPLAYB                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DSI                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DSIB                  _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_HDMI                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_TVO                   _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_DIS                      _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CAR                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_EMC                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MC                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_UAPB                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_FUSE                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_KFUSE                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_HDA                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_APB                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_AUDIO                 _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_UAHB                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CSITE                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SE                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_TZRAM                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_NAND                  _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_AHB                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CLIP                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_IDX                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SETUP                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_VPE                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_ATRAST                        _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_TEX                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_TDA                      _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_ALU                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DWR                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_FDC                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_PSEQ                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_QRAST                 _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_TDB                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MPEA                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MPEB                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MPEC                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_ME                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_UVDE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_VD                       _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_ISP                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_VI                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CSI                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_VE                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_PCIE2                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_AFI                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_PCX                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_PI                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_MPCORER                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_USB                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_USB2                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_USB3                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_GR2D                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_HOST1X                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_EPP                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_GSHIM                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_HEG                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_CLIP2                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_IDX2                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SETUP2                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_VPE2                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_ATRAST2                       _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_TEX2                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_TDA2                     _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_ALU2                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_DWR2                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_FDC2                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_PSEQ2                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_QRAST2                        _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_TDB2                     _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_SATA                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_SAX                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MSELECT                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_A9LP                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_MOD_SEL_MCPC_MPCORELPR                        _MK_ENUM_CONST(2)

#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_SHIFT                        _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_FIELD                        _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_RANGE                        24:20
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_WOFFSET                      0x0
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_AO                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_AVP                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_DIS                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_GR                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_MPE                  _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_PCX                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_APB                  _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_TDA                  _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_TDB                  _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_TDA2                 _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_TDB2                 _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_VE                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_VDE                  _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_USX                  _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_AHB                  _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_HEG                  _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_SAX                  _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_A9LP                 _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL_0_OBS_PART_SEL_PI                   _MK_ENUM_CONST(18)

#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_SHIFT                     _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_FIELD                     _MK_FIELD_CONST(0x3f, APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_RANGE                     30:25
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_WOFFSET                   0x0
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_SIG_INT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL_0_OBS_EN_SHIFT                      _MK_SHIFT_CONST(31)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSCTRL_0_OBS_EN_SHIFT)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_RANGE                      31:31
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_WOFFSET                    0x0
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL_0_OBS_EN_ENABLE                     _MK_ENUM_CONST(1)


// Register APB_MISC_GP_OBSDATA_0  
#define APB_MISC_GP_OBSDATA_0                   _MK_ADDR_CONST(0x81c)
#define APB_MISC_GP_OBSDATA_0_SECURE                    0x0
#define APB_MISC_GP_OBSDATA_0_WORD_COUNT                        0x1
#define APB_MISC_GP_OBSDATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSDATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_OBSDATA_0_OBS_DATA_SHIFT)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_RANGE                    31:0
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_WOFFSET                  0x0
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_MIPI_PAD_CTRL_0  
#define APB_MISC_GP_MIPI_PAD_CTRL_0                     _MK_ADDR_CONST(0x820)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SECURE                      0x0
#define APB_MISC_GP_MIPI_PAD_CTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_MIPI_PAD_CTRL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_RESET_MASK                  _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_READ_MASK                   _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x2)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SHIFT)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_RANGE                     1:1
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_WOFFSET                   0x0
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_INIT_ENUM                 CSI
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_CSI                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_MIPI_PAD_CTRL_0_DSIB_MODE_DSI                       _MK_ENUM_CONST(1)


// Reserved address 2084 [0x824] 

// Reserved address 2088 [0x828] 

// Reserved address 2092 [0x82c] 

// Reserved address 2096 [0x830] 

// Reserved address 2100 [0x834] 

// Reserved address 2104 [0x838] 

// Reserved address 2108 [0x83c] 

// Reserved address 2112 [0x840] 

// Reserved address 2116 [0x844] 

// Reserved address 2120 [0x848] 

// Reserved address 2124 [0x84c] 

// Reserved address 2128 [0x850] 

// Reserved address 2132 [0x854] 

// Register APB_MISC_GP_ASDBGREG2_0  
#define APB_MISC_GP_ASDBGREG2_0                 _MK_ADDR_CONST(0x858)
#define APB_MISC_GP_ASDBGREG2_0_SECURE                  0x0
#define APB_MISC_GP_ASDBGREG2_0_WORD_COUNT                      0x1
#define APB_MISC_GP_ASDBGREG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_RESET_MASK                      _MK_MASK_CONST(0x7ff80)
#define APB_MISC_GP_ASDBGREG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_READ_MASK                       _MK_MASK_CONST(0x7ff80)
#define APB_MISC_GP_ASDBGREG2_0_WRITE_MASK                      _MK_MASK_CONST(0x7ff80)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SHIFT                       _MK_SHIFT_CONST(7)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_RANGE                       7:7
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_RANGE                       8:8
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SHIFT                      _MK_SHIFT_CONST(9)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_RANGE                      9:9
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SHIFT                      _MK_SHIFT_CONST(10)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_RANGE                      10:10
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SHIFT                      _MK_SHIFT_CONST(11)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_RANGE                      11:11
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_RANGE                      12:12
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SHIFT                      _MK_SHIFT_CONST(13)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_RANGE                      13:13
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_RANGE                      14:14
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SHIFT                      _MK_SHIFT_CONST(15)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_RANGE                      15:15
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_RANGE                      16:16
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SHIFT                      _MK_SHIFT_CONST(17)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_RANGE                      17:17
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_SHIFT                        _MK_SHIFT_CONST(18)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_RANGE                        18:18
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SYNC_ENABLE                       _MK_ENUM_CONST(1)


// Register APB_MISC_GP_ASDBGREG3_0  
#define APB_MISC_GP_ASDBGREG3_0                 _MK_ADDR_CONST(0x85c)
#define APB_MISC_GP_ASDBGREG3_0_SECURE                  0x0
#define APB_MISC_GP_ASDBGREG3_0_WORD_COUNT                      0x1
#define APB_MISC_GP_ASDBGREG3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_RESET_MASK                      _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_ASDBGREG3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_READ_MASK                       _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_ASDBGREG3_0_WRITE_MASK                      _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_SHIFT)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_RANGE                   1:0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_SHIFT)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_RANGE                    3:2
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_WOFFSET                  0x0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L1TAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_SHIFT)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_RANGE                   5:4
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_SHIFT                    _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_SHIFT)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_RANGE                    7:6
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_WOFFSET                  0x0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_L2TAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_SHIFT)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_RANGE                     9:8
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_WOFFSET                   0x0
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG3_0_CFG2TMC_RAM_SVOP_IRAM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_EMU_REVID_0  
#define APB_MISC_GP_EMU_REVID_0                 _MK_ADDR_CONST(0x860)
#define APB_MISC_GP_EMU_REVID_0_SECURE                  0x0
#define APB_MISC_GP_EMU_REVID_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMU_REVID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_EMU_REVID_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_FIELD                   _MK_FIELD_CONST(0xffff, APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_RANGE                   15:0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_WOFFSET                 0x0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT                     _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMU_REVID_0_PATCH_FIELD                     _MK_FIELD_CONST(0xffff, APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_PATCH_RANGE                     31:16
#define APB_MISC_GP_EMU_REVID_0_PATCH_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0                        _MK_ADDR_CONST(0x864)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SECURE                         0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WORD_COUNT                     0x1
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG1PADCTRL_0  
#define APB_MISC_GP_AOCFG1PADCTRL_0                     _MK_ADDR_CONST(0x868)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG2PADCTRL_0  
#define APB_MISC_GP_AOCFG2PADCTRL_0                     _MK_ADDR_CONST(0x86c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG1PADCTRL_0  
#define APB_MISC_GP_ATCFG1PADCTRL_0                     _MK_ADDR_CONST(0x870)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48030)
#define APB_MISC_GP_ATCFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_RANGE                   5:4
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG1PADCTRL_0_CFG2TMC_ATCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG2PADCTRL_0  
#define APB_MISC_GP_ATCFG2PADCTRL_0                     _MK_ADDR_CONST(0x874)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG2PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48030)
#define APB_MISC_GP_ATCFG2PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG2PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc03c)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_RANGE                   5:4
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG2PADCTRL_0_CFG2TMC_ATCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG3PADCTRL_0  
#define APB_MISC_GP_ATCFG3PADCTRL_0                     _MK_ADDR_CONST(0x878)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG3PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_ATCFG3PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG3PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_RANGE                   5:4
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG3PADCTRL_0_CFG2TMC_ATCFG3_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG4PADCTRL_0  
#define APB_MISC_GP_ATCFG4PADCTRL_0                     _MK_ADDR_CONST(0x87c)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG4PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_ATCFG4PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG4PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_RANGE                   5:4
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG4PADCTRL_0_CFG2TMC_ATCFG4_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ATCFG5PADCTRL_0  
#define APB_MISC_GP_ATCFG5PADCTRL_0                     _MK_ADDR_CONST(0x880)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_ATCFG5PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_ATCFG5PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_RANGE                   5:4
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ATCFG5PADCTRL_0_CFG2TMC_ATCFG5_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CDEV1CFGPADCTRL_0  
#define APB_MISC_GP_CDEV1CFGPADCTRL_0                   _MK_ADDR_CONST(0x884)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CDEV2CFGPADCTRL_0  
#define APB_MISC_GP_CDEV2CFGPADCTRL_0                   _MK_ADDR_CONST(0x888)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV2CFGPADCTRL_0_CFG2TMC_CDEV2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CSUSCFGPADCTRL_0  
#define APB_MISC_GP_CSUSCFGPADCTRL_0                    _MK_ADDR_CONST(0x88c)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_CSUSCFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_CSUSCFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0x33b12000)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xfff9f000)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xfff9f000)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xfff9f000)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(19)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_RANGE                    23:19
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_RANGE                       27:24
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_RANGE                       31:28
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CSUSCFGPADCTRL_0_CFG2TMC_CSUSCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP1CFGPADCTRL_0  
#define APB_MISC_GP_DAP1CFGPADCTRL_0                    _MK_ADDR_CONST(0x890)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP2CFGPADCTRL_0  
#define APB_MISC_GP_DAP2CFGPADCTRL_0                    _MK_ADDR_CONST(0x894)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP3CFGPADCTRL_0  
#define APB_MISC_GP_DAP3CFGPADCTRL_0                    _MK_ADDR_CONST(0x898)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP3CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP3CFGPADCTRL_0_CFG2TMC_DAP3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP4CFGPADCTRL_0  
#define APB_MISC_GP_DAP4CFGPADCTRL_0                    _MK_ADDR_CONST(0x89c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP4CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP4CFGPADCTRL_0_CFG2TMC_DAP4CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DBGCFGPADCTRL_0  
#define APB_MISC_GP_DBGCFGPADCTRL_0                     _MK_ADDR_CONST(0x8a0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_LCDCFG1PADCTRL_0  
#define APB_MISC_GP_LCDCFG1PADCTRL_0                    _MK_ADDR_CONST(0x8a4)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_LCDCFG1PADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_RANGE                 5:4
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG1PADCTRL_0_CFG2TMC_LCDCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_LCDCFG2PADCTRL_0  
#define APB_MISC_GP_LCDCFG2PADCTRL_0                    _MK_ADDR_CONST(0x8a8)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_LCDCFG2PADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_RANGE                 5:4
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_LCDCFG2PADCTRL_0_CFG2TMC_LCDCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDIO2CFGPADCTRL_0  
#define APB_MISC_GP_SDIO2CFGPADCTRL_0                   _MK_ADDR_CONST(0x8ac)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612000)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO2CFGPADCTRL_0_CFG2TMC_SDIO2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDIO3CFGPADCTRL_0  
#define APB_MISC_GP_SDIO3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8b0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612000)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SPICFGPADCTRL_0  
#define APB_MISC_GP_SPICFGPADCTRL_0                     _MK_ADDR_CONST(0x8b4)
#define APB_MISC_GP_SPICFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_SPICFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_SPICFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPICFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPICFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPICFGPADCTRL_0_CFG2TMC_SPICFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UAACFGPADCTRL_0  
#define APB_MISC_GP_UAACFGPADCTRL_0                     _MK_ADDR_CONST(0x8b8)
#define APB_MISC_GP_UAACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UAACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_UAACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UAACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UAACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UAACFGPADCTRL_0_CFG2TMC_UAACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UABCFGPADCTRL_0  
#define APB_MISC_GP_UABCFGPADCTRL_0                     _MK_ADDR_CONST(0x8bc)
#define APB_MISC_GP_UABCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UABCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_UABCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UABCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UABCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UABCFGPADCTRL_0_CFG2TMC_UABCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART2CFGPADCTRL_0  
#define APB_MISC_GP_UART2CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART3CFGPADCTRL_0  
#define APB_MISC_GP_UART3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c4)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_VICFG1PADCTRL_0  
#define APB_MISC_GP_VICFG1PADCTRL_0                     _MK_ADDR_CONST(0x8c8)
#define APB_MISC_GP_VICFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_VICFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_VICFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48000)
#define APB_MISC_GP_VICFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_VICFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_VICFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VICFG1PADCTRL_0_CFG2TMC_VICFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_VIVTTGENPADCTRL_0  
#define APB_MISC_GP_VIVTTGENPADCTRL_0                   _MK_ADDR_CONST(0x8cc)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_VIVTTGENPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x1120)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0x7077723)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0x7077723)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x7077723)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_RANGE                 0:0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_WOFFSET                       0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_RANGE                  1:1
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_WOFFSET                        0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_SHORT_PWRGND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_SHIFT                        _MK_SHIFT_CONST(5)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_RANGE                        5:5
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_WOFFSET                      0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_E_PWRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_SHIFT                  _MK_SHIFT_CONST(8)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_FIELD                  _MK_FIELD_CONST(0x7, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_RANGE                  10:8
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_WOFFSET                        0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VCLAMP_LEVEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_SHIFT                   _MK_SHIFT_CONST(12)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_FIELD                   _MK_FIELD_CONST(0x7, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_RANGE                   14:12
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_WOFFSET                 0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_VAUXP_LEVEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_SHIFT                 _MK_SHIFT_CONST(16)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_FIELD                 _MK_FIELD_CONST(0x7, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_RANGE                 18:16
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_WOFFSET                       0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVDN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_FIELD                 _MK_FIELD_CONST(0x7, APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_SHIFT)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_RANGE                 26:24
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_WOFFSET                       0x0
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_VIVTTGENPADCTRL_0_CFG2TMC_VICFG1_VTTGEN_DRVUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2256 [0x8d0] 

// Reserved address 2260 [0x8d4] 

// Reserved address 2264 [0x8d8] 

// Reserved address 2268 [0x8dc] 

// Reserved address 2272 [0x8e0] 

// Reserved address 2276 [0x8e4] 

// Register APB_MISC_GP_PADCTL_DFT_0  
#define APB_MISC_GP_PADCTL_DFT_0                        _MK_ADDR_CONST(0x8e8)
#define APB_MISC_GP_PADCTL_DFT_0_SECURE                         0x0
#define APB_MISC_GP_PADCTL_DFT_0_WORD_COUNT                     0x1
#define APB_MISC_GP_PADCTL_DFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_RANGE                      0:0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_WOFFSET                    0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_RANGE                     1:1
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_WOFFSET                   0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDIO1CFGPADCTRL_0  
#define APB_MISC_GP_SDIO1CFGPADCTRL_0                   _MK_ADDR_CONST(0x8ec)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf1612000)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2288 [0x8f0] 

// Reserved address 2292 [0x8f4] 

// Register APB_MISC_GP_CRTCFGPADCTRL_0  
#define APB_MISC_GP_CRTCFGPADCTRL_0                     _MK_ADDR_CONST(0x8f8)
#define APB_MISC_GP_CRTCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_CRTCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_CRTCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CRTCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CRTCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CRTCFGPADCTRL_0_CFG2TMC_CRTCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DDCCFGPADCTRL_0  
#define APB_MISC_GP_DDCCFGPADCTRL_0                     _MK_ADDR_CONST(0x8fc)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMACFGPADCTRL_0  
#define APB_MISC_GP_GMACFGPADCTRL_0                     _MK_ADDR_CONST(0x900)
#define APB_MISC_GP_GMACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48000)
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMBCFGPADCTRL_0  
#define APB_MISC_GP_GMBCFGPADCTRL_0                     _MK_ADDR_CONST(0x904)
#define APB_MISC_GP_GMBCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMBCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMBCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48000)
#define APB_MISC_GP_GMBCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMBCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMBCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMBCFGPADCTRL_0_CFG2TMC_GMBCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMCCFGPADCTRL_0  
#define APB_MISC_GP_GMCCFGPADCTRL_0                     _MK_ADDR_CONST(0x908)
#define APB_MISC_GP_GMCCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMCCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMCCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48000)
#define APB_MISC_GP_GMCCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMCCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMCCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMCCFGPADCTRL_0_CFG2TMC_GMCCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMDCFGPADCTRL_0  
#define APB_MISC_GP_GMDCFGPADCTRL_0                     _MK_ADDR_CONST(0x90c)
#define APB_MISC_GP_GMDCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMDCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMDCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x33b48000)
#define APB_MISC_GP_GMDCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMDCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMDCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffc000)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(24)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_RANGE                 27:24
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_RANGE                 31:28
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMDCFGPADCTRL_0_CFG2TMC_GMDCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMECFGPADCTRL_0  
#define APB_MISC_GP_GMECFGPADCTRL_0                     _MK_ADDR_CONST(0x910)
#define APB_MISC_GP_GMECFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMFCFGPADCTRL_0  
#define APB_MISC_GP_GMFCFGPADCTRL_0                     _MK_ADDR_CONST(0x914)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMFCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_GMFCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMFCFGPADCTRL_0_CFG2TMC_GMFCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMGCFGPADCTRL_0  
#define APB_MISC_GP_GMGCFGPADCTRL_0                     _MK_ADDR_CONST(0x918)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMGCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_GMGCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMGCFGPADCTRL_0_CFG2TMC_GMGCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMHCFGPADCTRL_0  
#define APB_MISC_GP_GMHCFGPADCTRL_0                     _MK_ADDR_CONST(0x91c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMHCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0b48030)
#define APB_MISC_GP_GMHCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMHCFGPADCTRL_0_CFG2TMC_GMHCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OWRCFGPADCTRL_0  
#define APB_MISC_GP_OWRCFGPADCTRL_0                     _MK_ADDR_CONST(0x920)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UADCFGPADCTRL_0  
#define APB_MISC_GP_UADCFGPADCTRL_0                     _MK_ADDR_CONST(0x924)
#define APB_MISC_GP_UADCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_UADCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_UADCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UADCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UADCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UADCFGPADCTRL_0_CFG2TMC_UDACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GPVCFGPADCTRL_0  
#define APB_MISC_GP_GPVCFGPADCTRL_0                     _MK_ADDR_CONST(0x928)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GPVCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_GPVCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GPVCFGPADCTRL_0_CFG2TMC_GPVCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DEV3CFGPADCTRL_0  
#define APB_MISC_GP_DEV3CFGPADCTRL_0                    _MK_ADDR_CONST(0x92c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DEV3CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x12)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DEV3CFGPADCTRL_0_CFG2TMC_DEV3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0  
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0                      _MK_ADDR_CONST(0x930)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_SECURE                       0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_WORD_COUNT                   0x1
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x5500)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0x7077705)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_READ_MASK                    _MK_MASK_CONST(0x7077707)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x7077707)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_RANGE                    0:0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_WOFFSET                  0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_RANGE                     1:1
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_WOFFSET                   0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_SHORT_PWRGND_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_SHIFT                   _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_RANGE                   2:2
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_WOFFSET                 0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_E_DDR3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_FIELD                     _MK_FIELD_CONST(0x7, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_RANGE                     10:8
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_WOFFSET                   0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_DEFAULT                   _MK_MASK_CONST(0x5)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VCLAMP_LEVEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_FIELD                      _MK_FIELD_CONST(0x7, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_RANGE                      14:12
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_WOFFSET                    0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_DEFAULT                    _MK_MASK_CONST(0x5)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_VAUXP_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_FIELD                    _MK_FIELD_CONST(0x7, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_RANGE                    18:16
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_FIELD                    _MK_FIELD_CONST(0x7, APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_SHIFT)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_RANGE                    26:24
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0_CFG2TMC_SDMMC4_VTTGEN_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0  
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0                      _MK_ADDR_CONST(0x934)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_SECURE                       0x0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_WORD_COUNT                   0x1
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x101)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_RESET_MASK                   _MK_MASK_CONST(0x303)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_READ_MASK                    _MK_MASK_CONST(0x303)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x303)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_SHIFT                        _MK_SHIFT_CONST(0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_SHIFT)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_RANGE                        0:0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_WOFFSET                      0x0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_SHIFT                      _MK_SHIFT_CONST(1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_SHIFT)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_RANGE                      1:1
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_WOFFSET                    0x0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_DVI_E_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_SHIFT                        _MK_SHIFT_CONST(8)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_SHIFT)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_RANGE                        8:8
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_WOFFSET                      0x0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_DEFAULT                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_GPIO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_SHIFT                      _MK_SHIFT_CONST(9)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_SHIFT)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_RANGE                      9:9
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_WOFFSET                    0x0
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0_NONDDR_LPDDR_GMI_E_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CECCFGPADCTRL_0  
#define APB_MISC_GP_CECCFGPADCTRL_0                     _MK_ADDR_CONST(0x938)
#define APB_MISC_GP_CECCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0                    _MK_ADDR_CONST(0x940)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SECURE                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WORD_COUNT                         0x1
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x944)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x948)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x94c)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0  
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x950)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2388 [0x954] 

// Reserved address 2392 [0x958] 

// Reserved address 2396 [0x95c] 

// Register APB_MISC_GP_L2EMU_ADDR_0  
#define APB_MISC_GP_L2EMU_ADDR_0                        _MK_ADDR_CONST(0x960)
#define APB_MISC_GP_L2EMU_ADDR_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_ADDR_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_FIELD                       _MK_FIELD_CONST(0x7fff, APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_RANGE                       14:0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_BE_0  
#define APB_MISC_GP_L2EMU_BE_0                  _MK_ADDR_CONST(0x964)
#define APB_MISC_GP_L2EMU_BE_0_SECURE                   0x0
#define APB_MISC_GP_L2EMU_BE_0_WORD_COUNT                       0x1
#define APB_MISC_GP_L2EMU_BE_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_RANGE                   31:0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_WOFFSET                 0x0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_INIT_ENUM                       -1


// Register APB_MISC_GP_L2EMU_DATA0_0  
#define APB_MISC_GP_L2EMU_DATA0_0                       _MK_ADDR_CONST(0x968)
#define APB_MISC_GP_L2EMU_DATA0_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA0_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA1_0  
#define APB_MISC_GP_L2EMU_DATA1_0                       _MK_ADDR_CONST(0x96c)
#define APB_MISC_GP_L2EMU_DATA1_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA1_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA2_0  
#define APB_MISC_GP_L2EMU_DATA2_0                       _MK_ADDR_CONST(0x970)
#define APB_MISC_GP_L2EMU_DATA2_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA2_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA3_0  
#define APB_MISC_GP_L2EMU_DATA3_0                       _MK_ADDR_CONST(0x974)
#define APB_MISC_GP_L2EMU_DATA3_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA3_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA4_0  
#define APB_MISC_GP_L2EMU_DATA4_0                       _MK_ADDR_CONST(0x978)
#define APB_MISC_GP_L2EMU_DATA4_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA4_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA5_0  
#define APB_MISC_GP_L2EMU_DATA5_0                       _MK_ADDR_CONST(0x97c)
#define APB_MISC_GP_L2EMU_DATA5_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA5_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA6_0  
#define APB_MISC_GP_L2EMU_DATA6_0                       _MK_ADDR_CONST(0x980)
#define APB_MISC_GP_L2EMU_DATA6_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA6_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA7_0  
#define APB_MISC_GP_L2EMU_DATA7_0                       _MK_ADDR_CONST(0x984)
#define APB_MISC_GP_L2EMU_DATA7_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA7_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_READ_0  
#define APB_MISC_GP_L2EMU_READ_0                        _MK_ADDR_CONST(0x988)
#define APB_MISC_GP_L2EMU_READ_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_READ_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_READ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_RANGE                       0:0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_WRITE_0  
#define APB_MISC_GP_L2EMU_WRITE_0                       _MK_ADDR_CONST(0x98c)
#define APB_MISC_GP_L2EMU_WRITE_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_WRITE_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_RANGE                     0:0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ECO_SCRATCH0_0  
#define APB_MISC_GP_ECO_SCRATCH0_0                      _MK_ADDR_CONST(0x990)
#define APB_MISC_GP_ECO_SCRATCH0_0_SECURE                       0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_WORD_COUNT                   0x1
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_RANGE                       31:0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_WOFFSET                     0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_INIT_ENUM                   -65536


// Register SATA_AUX_PAD_PLL_CNTL_1_0  
#define SATA_AUX_PAD_PLL_CNTL_1_0                       _MK_ADDR_CONST(0x1100)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CNTL_1_0_RESET_VAL                     _MK_MASK_CONST(0x50096000)
#define SATA_AUX_PAD_PLL_CNTL_1_0_RESET_MASK                    _MK_MASK_CONST(0x7fffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define SATA_AUX_PAD_PLL_CNTL_1_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffbf)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_RANGE                       0:0
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_LOW                 _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_SPARE_BIT_HIGH                        _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_RANGE                      1:1
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_ASSERT                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_RSTN_DEASSERT                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_RANGE                   2:2
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_PD_DISABLE                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_R_PD_ENABLE                       _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_RANGE                   3:3
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_PD_DISABLE                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_L_PD_ENABLE                       _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_SHIFT                   _MK_SHIFT_CONST(4)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_RANGE                   4:4
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_INDEPENDENT                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_M_SHARED                  _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_SHIFT                        _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_RANGE                        5:5
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_DISABLE                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_CKBUFPD_OVRD_ENABLE                       _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_SHIFT                 _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_FIELD                 _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_RANGE                 6:6
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_WOFFSET                       0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_NOT_LOCKED                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_LOCKDET_LOCKED                        _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_SHIFT                     _MK_SHIFT_CONST(7)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_FIELD                     _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_RANGE                     9:7
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DIV10                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DIV9                      _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DIV8                      _MK_ENUM_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DIV7                      _MK_ENUM_CONST(3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_SEL_DIV3                      _MK_ENUM_CONST(7)

#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_SHIFT                      _MK_SHIFT_CONST(10)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_RANGE                      10:10
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_SHIFT                      _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_FIELD                      _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_RANGE                      12:11
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_INT_CML                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_INT_CMOS                   _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_SEL_EXT                        _MK_ENUM_CONST(2)

#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_SHIFT                      _MK_SHIFT_CONST(13)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_FIELD                      _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_RANGE                      14:13
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DEFAULT                    _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DIV10                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DIV20                      _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DIV25                      _MK_ENUM_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLK_DIV_DIV30                      _MK_ENUM_CONST(3)

#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_SHIFT                    _MK_SHIFT_CONST(15)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_RANGE                    15:15
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_PLL_DIV10                        _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_SEL_PLL_DIV5                 _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_SHIFT                     _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_RANGE                     16:16
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_DISABLE                   _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TXCLKREF_EN_ENABLE                    _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_SHIFT                    _MK_SHIFT_CONST(17)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_RANGE                    17:17
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_DISABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_REFCLKBUF_EN_ENABLE                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_SHIFT                   _MK_SHIFT_CONST(18)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_RANGE                   18:18
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_DISABLE                 _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XDIGCLK4P5_EN_ENABLE                  _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_SHIFT                     _MK_SHIFT_CONST(19)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_FIELD                     _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_RANGE                     21:19
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_DEFAULT                   _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_PLL_DIV5                  _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_PLL_DIV10                 _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_PD_REFCLK                 _MK_ENUM_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_PD_LBCLK                  _MK_ENUM_CONST(3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_XDIGCLK                   _MK_ENUM_CONST(4)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_XDIGCLK4P5                        _MK_ENUM_CONST(5)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_TXCLKREF                  _MK_ENUM_CONST(6)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_SEL_TCLKOUT_IN                        _MK_ENUM_CONST(7)

#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_SHIFT                      _MK_SHIFT_CONST(22)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_RANGE                      22:22
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_TCLKOUT_EN_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_SHIFT                    _MK_SHIFT_CONST(23)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_RANGE                    23:23
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_DISABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_XREF_TERM100_ENABLE                   _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_SHIFT                        _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_RANGE                        24:24
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_DISABLE                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_EMULATION_ON_ENABLE                       _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_SHIFT                   _MK_SHIFT_CONST(25)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_RANGE                   25:25
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_DISABLE                 _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_PLL_BYPASS_EN_ENABLE                  _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_SHIFT                       _MK_SHIFT_CONST(26)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_FIELD                       _MK_FIELD_CONST(0x3, SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_RANGE                       27:26
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_NORMAL                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_PLUS5P                      _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_PLUS10P                     _MK_ENUM_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_BGAP_CNTL_MINUS5P                     _MK_ENUM_CONST(3)

#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_SHIFT                 _MK_SHIFT_CONST(28)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_FIELD                 _MK_FIELD_CONST(0x7, SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_RANGE                 30:28
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_WOFFSET                       0x0
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_DEFAULT                       _MK_MASK_CONST(0x5)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C15UA                 _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C17P5UA                       _MK_ENUM_CONST(1)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C20UA                 _MK_ENUM_CONST(2)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C22P5UA                       _MK_ENUM_CONST(3)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C22P5UA2                      _MK_ENUM_CONST(4)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C25UA                 _MK_ENUM_CONST(5)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C27P5UA                       _MK_ENUM_CONST(6)
#define SATA_AUX_PAD_PLL_CNTL_1_0_CP_CNTL_C30UA                 _MK_ENUM_CONST(7)


// Register SATA_AUX_PAD_PLL_CNTL_2_0  
#define SATA_AUX_PAD_PLL_CNTL_2_0                       _MK_ADDR_CONST(0x1104)
#define SATA_AUX_PAD_PLL_CNTL_2_0_SECURE                        0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_WORD_COUNT                    0x1
#define SATA_AUX_PAD_PLL_CNTL_2_0_RESET_VAL                     _MK_MASK_CONST(0x138e)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RESET_MASK                    _MK_MASK_CONST(0xffff1fff)
#define SATA_AUX_PAD_PLL_CNTL_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_READ_MASK                     _MK_MASK_CONST(0xffff1fff)
#define SATA_AUX_PAD_PLL_CNTL_2_0_WRITE_MASK                    _MK_MASK_CONST(0xff083f)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_FIELD                       _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_RANGE                       4:0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_DEFAULT                     _MK_MASK_CONST(0xe)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_HIGHEST                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_R50OHM                      _MK_ENUM_CONST(14)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_CODE_LOWEST                      _MK_ENUM_CONST(31)

#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_SHIFT                     _MK_SHIFT_CONST(5)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_RANGE                     5:5
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_WOFFSET                   0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_DISABLE                   _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_BYPASS_ENABLE                    _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_SHIFT                        _MK_SHIFT_CONST(6)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_FIELD                        _MK_FIELD_CONST(0x1f, SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_RANGE                        10:6
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_WOFFSET                      0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_DEFAULT                      _MK_MASK_CONST(0xe)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_HIGHEST                      _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_VAL_LOWEST                       _MK_ENUM_CONST(31)

#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_SHIFT                      _MK_SHIFT_CONST(11)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_RANGE                      11:11
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_WOFFSET                    0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_DEASSERT                   _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_RESET_ASSERT                     _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_SHIFT                       _MK_SHIFT_CONST(12)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_RANGE                       12:12
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_WOFFSET                     0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_CAL_IN_PROGRESS                     _MK_ENUM_CONST(0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_RCAL_DONE_CAL_DONE                    _MK_ENUM_CONST(1)

#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_SHIFT                   _MK_SHIFT_CONST(16)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_FIELD                   _MK_FIELD_CONST(0xff, SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_RANGE                   23:16
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_WOFFSET                 0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_CNTL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_SHIFT                    _MK_SHIFT_CONST(24)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_FIELD                    _MK_FIELD_CONST(0xff, SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_SHIFT)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_RANGE                    31:24
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_WOFFSET                  0x0
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_PAD_PLL_CNTL_2_0_PLL_MISC_OUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register SATA_AUX_MISC_CNTL_1_0  
#define SATA_AUX_MISC_CNTL_1_0                  _MK_ADDR_CONST(0x1108)
#define SATA_AUX_MISC_CNTL_1_0_SECURE                   0x0
#define SATA_AUX_MISC_CNTL_1_0_WORD_COUNT                       0x1
#define SATA_AUX_MISC_CNTL_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_RESET_MASK                       _MK_MASK_CONST(0x7ff)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_READ_MASK                        _MK_MASK_CONST(0x7ff)
#define SATA_AUX_MISC_CNTL_1_0_WRITE_MASK                       _MK_MASK_CONST(0x19f)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT                   _MK_SHIFT_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_RANGE                   0:0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_ENABLE                  _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_DEVICE_DIS_SATA0_DISABLE                 _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT                      _MK_SHIFT_CONST(1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_FIELD                      _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_RANGE                      1:1
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_WOFFSET                    0x0
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_DISABLE                    _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_PMU2SATA_ACCLMTR_TRIG_ENABLE                     _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT                   _MK_SHIFT_CONST(2)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FIELD                   _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_RANGE                   2:2
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_SATA                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_MUX_FROM_APB_MISC                   _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT                   _MK_SHIFT_CONST(3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_RANGE                   4:3
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_NPG_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT                   _MK_SHIFT_CONST(5)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_FIELD                   _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_RANGE                   6:5
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_WOFFSET                 0x0
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_L0_RX_IDLE_T_SAX_NORMAL                  _MK_ENUM_CONST(0)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT                        _MK_SHIFT_CONST(7)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_FIELD                        _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_RANGE                        7:7
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_WOFFSET                      0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_NO                   _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_POR_YES                  _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT                    _MK_SHIFT_CONST(8)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_RANGE                    8:8
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_WOFFSET                  0x0
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_NO                       _MK_ENUM_CONST(0)
#define SATA_AUX_MISC_CNTL_1_0_NVA2SATA_OOB_ON_SCONTROL_SPD_WR_YES                      _MK_ENUM_CONST(1)

#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT                       _MK_SHIFT_CONST(9)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_FIELD                       _MK_FIELD_CONST(0x3, SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SHIFT)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_RANGE                       10:9
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_WOFFSET                     0x0
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_MISC_CNTL_1_0_SATA2IPSM_ST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_INT_0  
#define SATA_AUX_RX_STAT_INT_0                  _MK_ADDR_CONST(0x110c)
#define SATA_AUX_RX_STAT_INT_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_INT_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_INT_0_RESET_VAL                        _MK_MASK_CONST(0x2)
#define SATA_AUX_RX_STAT_INT_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define SATA_AUX_RX_STAT_INT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT                    _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_FIELD                    _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_RANGE                    0:0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_WOFFSET                  0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_NONE                     _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_RX_STAT_INT_STATUS_PENDING                  _MK_ENUM_CONST(1)

#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT                       _MK_SHIFT_CONST(1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SHIFT)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_RANGE                       1:1
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT                     _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_NO                  _MK_ENUM_CONST(0)
#define SATA_AUX_RX_STAT_INT_0_SATA_L0_RX_STAT_IDLE_YES                 _MK_ENUM_CONST(1)


// Register SATA_AUX_RX_STAT_SET_0  
#define SATA_AUX_RX_STAT_SET_0                  _MK_ADDR_CONST(0x1110)
#define SATA_AUX_RX_STAT_SET_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_SET_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SHIFT)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_RANGE                       0:0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_SET_0_SATA_RX_STAT_INT_SET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SATA_AUX_RX_STAT_CLR_0  
#define SATA_AUX_RX_STAT_CLR_0                  _MK_ADDR_CONST(0x1114)
#define SATA_AUX_RX_STAT_CLR_0_SECURE                   0x0
#define SATA_AUX_RX_STAT_CLR_0_WORD_COUNT                       0x1
#define SATA_AUX_RX_STAT_CLR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_FIELD                       _MK_FIELD_CONST(0x1, SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SHIFT)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_RANGE                       0:0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_WOFFSET                     0x0
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT                     _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_RX_STAT_CLR_0_SATA_RX_STAT_INT_CLR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register SATA_AUX_SPARE_CFG0_0  
#define SATA_AUX_SPARE_CFG0_0                   _MK_ADDR_CONST(0x1118)
#define SATA_AUX_SPARE_CFG0_0_SECURE                    0x0
#define SATA_AUX_SPARE_CFG0_0_WORD_COUNT                        0x1
#define SATA_AUX_SPARE_CFG0_0_RESET_VAL                         _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG0_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG0_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG0_0_SPARE_SHIFT                       _MK_SHIFT_CONST(0)
#define SATA_AUX_SPARE_CFG0_0_SPARE_FIELD                       _MK_FIELD_CONST(0xffffffff, SATA_AUX_SPARE_CFG0_0_SPARE_SHIFT)
#define SATA_AUX_SPARE_CFG0_0_SPARE_RANGE                       31:0
#define SATA_AUX_SPARE_CFG0_0_SPARE_WOFFSET                     0x0
#define SATA_AUX_SPARE_CFG0_0_SPARE_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define SATA_AUX_SPARE_CFG0_0_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define SATA_AUX_SPARE_CFG0_0_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define SATA_AUX_SPARE_CFG0_0_SPARE_INIT_ENUM                   -65536


// Register PINMUX_AUX_ULPI_DATA0_0  
#define PINMUX_AUX_ULPI_DATA0_0                 _MK_ADDR_CONST(0x3000)
#define PINMUX_AUX_ULPI_DATA0_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA0_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA0_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA0_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA0_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA0_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA0_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA0_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA0_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA0_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA0_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA0_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA1_0  
#define PINMUX_AUX_ULPI_DATA1_0                 _MK_ADDR_CONST(0x3004)
#define PINMUX_AUX_ULPI_DATA1_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA1_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA1_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA1_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA1_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA1_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA1_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA1_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA1_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA1_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA1_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA1_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA2_0  
#define PINMUX_AUX_ULPI_DATA2_0                 _MK_ADDR_CONST(0x3008)
#define PINMUX_AUX_ULPI_DATA2_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA2_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA2_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA2_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA2_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA2_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA2_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA2_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA2_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA2_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA2_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA2_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA3_0  
#define PINMUX_AUX_ULPI_DATA3_0                 _MK_ADDR_CONST(0x300c)
#define PINMUX_AUX_ULPI_DATA3_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA3_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA3_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA3_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA3_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA3_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA3_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA3_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA3_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA3_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA3_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA3_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA4_0  
#define PINMUX_AUX_ULPI_DATA4_0                 _MK_ADDR_CONST(0x3010)
#define PINMUX_AUX_ULPI_DATA4_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA4_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA4_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA4_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA4_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA4_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA4_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA4_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA4_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA4_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA4_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA4_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA5_0  
#define PINMUX_AUX_ULPI_DATA5_0                 _MK_ADDR_CONST(0x3014)
#define PINMUX_AUX_ULPI_DATA5_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA5_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA5_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA5_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA5_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA5_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA5_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA5_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA5_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA5_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA5_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA5_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA6_0  
#define PINMUX_AUX_ULPI_DATA6_0                 _MK_ADDR_CONST(0x3018)
#define PINMUX_AUX_ULPI_DATA6_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA6_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA6_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA6_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA6_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA6_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA6_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA6_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA6_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA6_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA6_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA6_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DATA7_0  
#define PINMUX_AUX_ULPI_DATA7_0                 _MK_ADDR_CONST(0x301c)
#define PINMUX_AUX_ULPI_DATA7_0_SECURE                  0x0
#define PINMUX_AUX_ULPI_DATA7_0_WORD_COUNT                      0x1
#define PINMUX_AUX_ULPI_DATA7_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_ULPI_DATA7_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA7_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_PM_RANGE                        1:0
#define PINMUX_AUX_ULPI_DATA7_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DATA7_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PM_HSI                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA7_0_PM_UARTA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PM_ULPI                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DATA7_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DATA7_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DATA7_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DATA7_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_CLK_0  
#define PINMUX_AUX_ULPI_CLK_0                   _MK_ADDR_CONST(0x3020)
#define PINMUX_AUX_ULPI_CLK_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_CLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_CLK_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_CLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_CLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_CLK_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_CLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_CLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_CLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PM_RSVD                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_CLK_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_CLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_CLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_CLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_CLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_CLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_CLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_CLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_CLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_CLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_DIR_0  
#define PINMUX_AUX_ULPI_DIR_0                   _MK_ADDR_CONST(0x3024)
#define PINMUX_AUX_ULPI_DIR_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_DIR_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_DIR_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_DIR_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_DIR_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DIR_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_DIR_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_DIR_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DIR_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PM_RSVD                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DIR_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DIR_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_DIR_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_DIR_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DIR_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_DIR_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_DIR_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_DIR_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_DIR_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_DIR_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_DIR_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_DIR_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_NXT_0  
#define PINMUX_AUX_ULPI_NXT_0                   _MK_ADDR_CONST(0x3028)
#define PINMUX_AUX_ULPI_NXT_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_NXT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_NXT_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_NXT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_NXT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_NXT_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_NXT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_NXT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_NXT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PM_RSVD                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_NXT_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_NXT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_NXT_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_NXT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_NXT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_NXT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_NXT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_NXT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_NXT_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_NXT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_NXT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_NXT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ULPI_STP_0  
#define PINMUX_AUX_ULPI_STP_0                   _MK_ADDR_CONST(0x302c)
#define PINMUX_AUX_ULPI_STP_0_SECURE                    0x0
#define PINMUX_AUX_ULPI_STP_0_WORD_COUNT                        0x1
#define PINMUX_AUX_ULPI_STP_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_ULPI_STP_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ULPI_STP_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_STP_0_PM_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_PM_RANGE                  1:0
#define PINMUX_AUX_ULPI_STP_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_ULPI_STP_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_STP_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PM_SPI1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PM_RSVD                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_STP_0_PM_UARTD                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PM_ULPI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_STP_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_ULPI_STP_0_PUPD_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_ULPI_STP_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_STP_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ULPI_STP_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_ULPI_STP_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ULPI_STP_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_ULPI_STP_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_ULPI_STP_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ULPI_STP_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_ULPI_STP_0_LOCK_SHIFT)
#define PINMUX_AUX_ULPI_STP_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_ULPI_STP_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_ULPI_STP_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ULPI_STP_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_ULPI_STP_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_ULPI_STP_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_FS_0  
#define PINMUX_AUX_DAP3_FS_0                    _MK_ADDR_CONST(0x3030)
#define PINMUX_AUX_DAP3_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP3_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP3_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP3_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PM_I2S2                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_FS_0_PM_DISPLAYA                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PM_DISPLAYB                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP3_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP3_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP3_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP3_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_DIN_0  
#define PINMUX_AUX_DAP3_DIN_0                   _MK_ADDR_CONST(0x3034)
#define PINMUX_AUX_DAP3_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP3_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP3_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP3_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP3_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PM_I2S2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DIN_0_PM_DISPLAYA                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PM_DISPLAYB                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP3_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP3_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP3_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP3_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP3_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_DOUT_0  
#define PINMUX_AUX_DAP3_DOUT_0                  _MK_ADDR_CONST(0x3038)
#define PINMUX_AUX_DAP3_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP3_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP3_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP3_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DOUT_0_PM_DISPLAYA                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PM_DISPLAYB                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP3_SCLK_0  
#define PINMUX_AUX_DAP3_SCLK_0                  _MK_ADDR_CONST(0x303c)
#define PINMUX_AUX_DAP3_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP3_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP3_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP3_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP3_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP3_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_I2S2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_SCLK_0_PM_DISPLAYA                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PM_DISPLAYB                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP3_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP3_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP3_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP3_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV0_0  
#define PINMUX_AUX_GPIO_PV0_0                   _MK_ADDR_CONST(0x3040)
#define PINMUX_AUX_GPIO_PV0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV0_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PINMUX_AUX_GPIO_PV0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV1_0  
#define PINMUX_AUX_GPIO_PV1_0                   _MK_ADDR_CONST(0x3044)
#define PINMUX_AUX_GPIO_PV1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV1_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PINMUX_AUX_GPIO_PV1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_CLK_0  
#define PINMUX_AUX_SDMMC1_CLK_0                 _MK_ADDR_CONST(0x3048)
#define PINMUX_AUX_SDMMC1_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_UARTA                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_CMD_0  
#define PINMUX_AUX_SDMMC1_CMD_0                 _MK_ADDR_CONST(0x304c)
#define PINMUX_AUX_SDMMC1_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_UARTA                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT3_0  
#define PINMUX_AUX_SDMMC1_DAT3_0                        _MK_ADDR_CONST(0x3050)
#define PINMUX_AUX_SDMMC1_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_UARTE                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT2_0  
#define PINMUX_AUX_SDMMC1_DAT2_0                        _MK_ADDR_CONST(0x3054)
#define PINMUX_AUX_SDMMC1_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_UARTE                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT1_0  
#define PINMUX_AUX_SDMMC1_DAT1_0                        _MK_ADDR_CONST(0x3058)
#define PINMUX_AUX_SDMMC1_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_UARTE                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT0_0  
#define PINMUX_AUX_SDMMC1_DAT0_0                        _MK_ADDR_CONST(0x305c)
#define PINMUX_AUX_SDMMC1_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_UARTE                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_UARTA                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV2_0  
#define PINMUX_AUX_GPIO_PV2_0                   _MK_ADDR_CONST(0x3060)
#define PINMUX_AUX_GPIO_PV2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV2_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PM_OWR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PV3_0  
#define PINMUX_AUX_GPIO_PV3_0                   _MK_ADDR_CONST(0x3064)
#define PINMUX_AUX_GPIO_PV3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PV3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PV3_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PV3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PV3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PV3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PV3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PV3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PM_CLK12                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PV3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PV3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PV3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PV3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PV3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PV3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PV3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PV3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PV3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PV3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK2_OUT_0  
#define PINMUX_AUX_CLK2_OUT_0                   _MK_ADDR_CONST(0x3068)
#define PINMUX_AUX_CLK2_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK2_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK2_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CLK2_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK2_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK2_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PM_EXTPERIPH2                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK2_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_CLK2_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK2_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK2_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK2_REQ_0  
#define PINMUX_AUX_CLK2_REQ_0                   _MK_ADDR_CONST(0x306c)
#define PINMUX_AUX_CLK2_REQ_0_SECURE                    0x0
#define PINMUX_AUX_CLK2_REQ_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK2_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_CLK2_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK2_REQ_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK2_REQ_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK2_REQ_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_REQ_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PM_DAP                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_REQ_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK2_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK2_REQ_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_REQ_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK2_REQ_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK2_REQ_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK2_REQ_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK2_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK2_REQ_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK2_REQ_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK2_REQ_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_PWR1_0  
#define PINMUX_AUX_LCD_PWR1_0                   _MK_ADDR_CONST(0x3070)
#define PINMUX_AUX_LCD_PWR1_0_SECURE                    0x0
#define PINMUX_AUX_LCD_PWR1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_PWR1_0_RESET_VAL                         _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_PWR1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR1_0_PM_SHIFT)
#define PINMUX_AUX_LCD_PWR1_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_PWR1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_PWR1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR1_0_PM_RSVD1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR1_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR1_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_PWR1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_LCD_PWR1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR1_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_PWR1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_PWR1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_PWR2_0  
#define PINMUX_AUX_LCD_PWR2_0                   _MK_ADDR_CONST(0x3074)
#define PINMUX_AUX_LCD_PWR2_0_SECURE                    0x0
#define PINMUX_AUX_LCD_PWR2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_PWR2_0_RESET_VAL                         _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_PWR2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR2_0_PM_SHIFT)
#define PINMUX_AUX_LCD_PWR2_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_PWR2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_PWR2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR2_0_PM_SPI5                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR2_0_PM_HDMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR2_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_PWR2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_LCD_PWR2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR2_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_PWR2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_PWR2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_SDIN_0  
#define PINMUX_AUX_LCD_SDIN_0                   _MK_ADDR_CONST(0x3078)
#define PINMUX_AUX_LCD_SDIN_0_SECURE                    0x0
#define PINMUX_AUX_LCD_SDIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_SDIN_0_RESET_VAL                         _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_SDIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SDIN_0_PM_SHIFT)
#define PINMUX_AUX_LCD_SDIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_SDIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_SDIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SDIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SDIN_0_PM_SPI5                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SDIN_0_PM_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SDIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SDIN_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_SDIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_SDIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_LCD_SDIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SDIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SDIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDIN_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_SDIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_SDIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_SDIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_SDOUT_0  
#define PINMUX_AUX_LCD_SDOUT_0                  _MK_ADDR_CONST(0x307c)
#define PINMUX_AUX_LCD_SDOUT_0_SECURE                   0x0
#define PINMUX_AUX_LCD_SDOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_LCD_SDOUT_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_SDOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SDOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SDOUT_0_PM_SHIFT)
#define PINMUX_AUX_LCD_SDOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_LCD_SDOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_LCD_SDOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SDOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SDOUT_0_PM_SPI5                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SDOUT_0_PM_HDMI                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SDOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SDOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SDOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SDOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SDOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SDOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_WR_N_0  
#define PINMUX_AUX_LCD_WR_N_0                   _MK_ADDR_CONST(0x3080)
#define PINMUX_AUX_LCD_WR_N_0_SECURE                    0x0
#define PINMUX_AUX_LCD_WR_N_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_WR_N_0_RESET_VAL                         _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_WR_N_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_WR_N_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_WR_N_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_WR_N_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_WR_N_0_PM_SHIFT)
#define PINMUX_AUX_LCD_WR_N_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_WR_N_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_WR_N_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_WR_N_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_WR_N_0_PM_SPI5                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_WR_N_0_PM_HDMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_WR_N_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_WR_N_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_WR_N_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_WR_N_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_LCD_WR_N_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_WR_N_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_WR_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_WR_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_WR_N_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_WR_N_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_WR_N_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_WR_N_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_WR_N_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_WR_N_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_CS0_N_0  
#define PINMUX_AUX_LCD_CS0_N_0                  _MK_ADDR_CONST(0x3084)
#define PINMUX_AUX_LCD_CS0_N_0_SECURE                   0x0
#define PINMUX_AUX_LCD_CS0_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_LCD_CS0_N_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_CS0_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS0_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS0_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS0_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_LCD_CS0_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_LCD_CS0_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_LCD_CS0_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_CS0_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_CS0_N_0_PM_SPI5                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_CS0_N_0_PM_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_CS0_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_CS0_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_CS0_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS0_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_DC0_0  
#define PINMUX_AUX_LCD_DC0_0                    _MK_ADDR_CONST(0x3088)
#define PINMUX_AUX_LCD_DC0_0_SECURE                     0x0
#define PINMUX_AUX_LCD_DC0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_DC0_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_DC0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DC0_0_PM_SHIFT)
#define PINMUX_AUX_LCD_DC0_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_DC0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_DC0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DC0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DC0_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DC0_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DC0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_DC0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DC0_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_DC0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_DC0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_DC0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DC0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_DC0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DC0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DC0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DC0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DC0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DC0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_DC0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC0_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_DC0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_DC0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_DC0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_DC0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_SCK_0  
#define PINMUX_AUX_LCD_SCK_0                    _MK_ADDR_CONST(0x308c)
#define PINMUX_AUX_LCD_SCK_0_SECURE                     0x0
#define PINMUX_AUX_LCD_SCK_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_SCK_0_RESET_VAL                  _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_SCK_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SCK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SCK_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_SCK_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SCK_0_PM_SHIFT)
#define PINMUX_AUX_LCD_SCK_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_SCK_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_SCK_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SCK_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SCK_0_PM_SPI5                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SCK_0_PM_HDMI                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SCK_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_SCK_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_SCK_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_SCK_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_SCK_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_SCK_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_SCK_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_LCD_SCK_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_SCK_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_SCK_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_SCK_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SCK_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_SCK_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_SCK_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_SCK_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_SCK_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_SCK_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_SCK_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_SCK_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_SCK_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_SCK_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_PWR0_0  
#define PINMUX_AUX_LCD_PWR0_0                   _MK_ADDR_CONST(0x3090)
#define PINMUX_AUX_LCD_PWR0_0_SECURE                    0x0
#define PINMUX_AUX_LCD_PWR0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_PWR0_0_RESET_VAL                         _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_PWR0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PWR0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR0_0_PM_SHIFT)
#define PINMUX_AUX_LCD_PWR0_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_PWR0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_PWR0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR0_0_PM_SPI5                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR0_0_PM_HDMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PWR0_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_PWR0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_LCD_PWR0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PWR0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PWR0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PWR0_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_PWR0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PWR0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_PWR0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PWR0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_PCLK_0  
#define PINMUX_AUX_LCD_PCLK_0                   _MK_ADDR_CONST(0x3094)
#define PINMUX_AUX_LCD_PCLK_0_SECURE                    0x0
#define PINMUX_AUX_LCD_PCLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_LCD_PCLK_0_RESET_VAL                         _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_PCLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PCLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PCLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_PCLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PCLK_0_PM_SHIFT)
#define PINMUX_AUX_LCD_PCLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_LCD_PCLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_LCD_PCLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PCLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_PM_DISPLAYA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_PM_DISPLAYB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PCLK_0_PM_RSVD1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PCLK_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PCLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_PCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_LCD_PCLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PCLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_LCD_PCLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_PCLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_INIT_ENUM                 DISABLE
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_PCLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_PCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_LCD_PCLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_LCD_PCLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_LCD_PCLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_PCLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_DE_0  
#define PINMUX_AUX_LCD_DE_0                     _MK_ADDR_CONST(0x3098)
#define PINMUX_AUX_LCD_DE_0_SECURE                      0x0
#define PINMUX_AUX_LCD_DE_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_DE_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_DE_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DE_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DE_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_DE_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DE_0_PM_SHIFT)
#define PINMUX_AUX_LCD_DE_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_DE_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_DE_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DE_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DE_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DE_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DE_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DE_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_DE_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DE_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_DE_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_DE_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_DE_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DE_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DE_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_DE_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DE_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DE_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DE_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DE_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DE_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_DE_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_DE_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_DE_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DE_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DE_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DE_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_DE_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_DE_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_DE_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DE_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DE_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_DE_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DE_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_DE_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_DE_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_DE_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DE_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DE_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_DE_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DE_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_HSYNC_0  
#define PINMUX_AUX_LCD_HSYNC_0                  _MK_ADDR_CONST(0x309c)
#define PINMUX_AUX_LCD_HSYNC_0_SECURE                   0x0
#define PINMUX_AUX_LCD_HSYNC_0_WORD_COUNT                       0x1
#define PINMUX_AUX_LCD_HSYNC_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_HSYNC_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_HSYNC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_HSYNC_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_HSYNC_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_HSYNC_0_PM_SHIFT)
#define PINMUX_AUX_LCD_HSYNC_0_PM_RANGE                 1:0
#define PINMUX_AUX_LCD_HSYNC_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_LCD_HSYNC_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_HSYNC_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_HSYNC_0_PM_RSVD1                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_HSYNC_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_HSYNC_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_HSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_HSYNC_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_HSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_HSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_HSYNC_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_HSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_HSYNC_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_VSYNC_0  
#define PINMUX_AUX_LCD_VSYNC_0                  _MK_ADDR_CONST(0x30a0)
#define PINMUX_AUX_LCD_VSYNC_0_SECURE                   0x0
#define PINMUX_AUX_LCD_VSYNC_0_WORD_COUNT                       0x1
#define PINMUX_AUX_LCD_VSYNC_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_VSYNC_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_VSYNC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_VSYNC_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_VSYNC_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_VSYNC_0_PM_SHIFT)
#define PINMUX_AUX_LCD_VSYNC_0_PM_RANGE                 1:0
#define PINMUX_AUX_LCD_VSYNC_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_LCD_VSYNC_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_VSYNC_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_VSYNC_0_PM_RSVD1                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_VSYNC_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_VSYNC_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_VSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_VSYNC_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_VSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_VSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_VSYNC_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_VSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_VSYNC_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D0_0  
#define PINMUX_AUX_LCD_D0_0                     _MK_ADDR_CONST(0x30a4)
#define PINMUX_AUX_LCD_D0_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D0_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D0_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D0_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D0_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D0_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D0_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D0_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D0_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D0_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D0_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D0_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D0_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D0_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D0_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D0_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D0_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D0_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D0_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D0_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D0_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D0_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D0_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D0_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D0_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D0_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D0_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D0_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D0_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D0_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D0_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D0_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D0_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D0_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D0_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D0_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D0_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D0_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D0_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D0_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D0_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D0_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D0_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D0_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D0_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D0_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D0_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D1_0  
#define PINMUX_AUX_LCD_D1_0                     _MK_ADDR_CONST(0x30a8)
#define PINMUX_AUX_LCD_D1_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D1_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D1_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D1_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D1_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D1_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D1_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D1_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D1_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D1_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D1_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D1_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D1_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D1_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D1_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D1_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D1_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D1_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D1_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D1_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D1_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D1_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D1_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D1_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D1_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D1_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D1_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D1_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D1_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D1_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D1_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D1_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D1_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D1_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D1_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D1_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D1_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D1_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D1_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D1_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D1_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D1_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D1_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D1_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D1_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D1_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D1_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D2_0  
#define PINMUX_AUX_LCD_D2_0                     _MK_ADDR_CONST(0x30ac)
#define PINMUX_AUX_LCD_D2_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D2_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D2_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D2_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D2_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D2_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D2_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D2_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D2_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D2_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D2_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D2_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D2_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D2_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D2_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D2_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D2_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D2_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D2_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D2_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D2_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D2_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D2_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D2_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D2_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D2_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D2_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D2_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D2_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D2_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D2_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D2_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D2_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D2_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D2_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D2_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D2_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D2_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D2_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D2_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D2_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D2_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D2_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D2_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D2_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D2_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D2_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D3_0  
#define PINMUX_AUX_LCD_D3_0                     _MK_ADDR_CONST(0x30b0)
#define PINMUX_AUX_LCD_D3_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D3_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D3_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D3_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D3_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D3_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D3_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D3_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D3_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D3_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D3_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D3_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D3_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D3_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D3_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D3_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D3_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D3_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D3_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D3_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D3_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D3_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D3_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D3_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D3_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D3_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D3_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D3_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D3_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D3_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D3_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D3_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D3_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D3_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D3_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D3_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D3_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D3_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D3_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D3_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D3_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D3_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D3_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D3_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D3_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D3_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D3_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D4_0  
#define PINMUX_AUX_LCD_D4_0                     _MK_ADDR_CONST(0x30b4)
#define PINMUX_AUX_LCD_D4_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D4_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D4_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D4_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D4_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D4_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D4_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D4_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D4_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D4_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D4_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D4_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D4_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D4_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D4_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D4_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D4_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D4_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D4_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D4_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D4_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D4_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D4_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D4_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D4_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D4_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D4_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D4_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D4_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D4_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D4_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D4_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D4_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D4_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D4_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D4_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D4_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D4_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D4_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D4_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D4_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D4_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D4_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D4_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D4_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D4_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D4_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D5_0  
#define PINMUX_AUX_LCD_D5_0                     _MK_ADDR_CONST(0x30b8)
#define PINMUX_AUX_LCD_D5_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D5_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D5_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D5_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D5_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D5_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D5_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D5_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D5_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D5_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D5_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D5_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D5_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D5_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D5_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D5_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D5_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D5_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D5_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D5_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D5_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D5_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D5_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D5_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D5_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D5_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D5_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D5_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D5_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D5_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D5_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D5_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D5_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D5_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D5_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D5_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D5_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D5_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D5_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D5_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D5_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D5_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D5_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D5_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D5_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D5_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D5_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D6_0  
#define PINMUX_AUX_LCD_D6_0                     _MK_ADDR_CONST(0x30bc)
#define PINMUX_AUX_LCD_D6_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D6_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D6_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D6_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D6_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D6_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D6_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D6_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D6_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D6_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D6_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D6_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D6_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D6_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D6_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D6_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D6_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D6_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D6_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D6_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D6_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D6_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D6_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D6_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D6_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D6_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D6_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D6_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D6_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D6_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D6_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D6_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D6_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D6_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D6_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D6_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D6_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D6_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D6_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D6_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D6_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D6_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D6_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D6_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D6_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D6_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D6_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D7_0  
#define PINMUX_AUX_LCD_D7_0                     _MK_ADDR_CONST(0x30c0)
#define PINMUX_AUX_LCD_D7_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D7_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D7_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D7_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D7_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D7_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D7_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D7_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D7_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D7_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D7_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D7_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D7_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D7_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D7_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D7_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D7_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D7_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D7_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D7_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D7_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D7_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D7_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D7_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D7_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D7_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D7_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D7_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D7_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D7_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D7_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D7_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D7_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D7_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D7_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D7_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D7_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D7_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D7_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D7_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D7_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D7_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D7_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D7_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D7_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D7_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D7_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D8_0  
#define PINMUX_AUX_LCD_D8_0                     _MK_ADDR_CONST(0x30c4)
#define PINMUX_AUX_LCD_D8_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D8_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D8_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D8_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D8_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D8_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D8_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D8_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D8_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D8_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D8_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D8_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D8_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D8_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D8_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D8_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D8_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D8_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D8_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D8_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D8_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D8_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D8_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D8_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D8_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D8_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D8_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D8_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D8_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D8_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D8_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D8_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D8_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D8_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D8_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D8_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D8_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D8_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D8_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D8_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D8_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D8_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D8_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D8_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D8_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D8_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D8_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D8_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D9_0  
#define PINMUX_AUX_LCD_D9_0                     _MK_ADDR_CONST(0x30c8)
#define PINMUX_AUX_LCD_D9_0_SECURE                      0x0
#define PINMUX_AUX_LCD_D9_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_D9_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D9_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D9_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D9_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D9_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D9_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D9_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D9_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_D9_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_D9_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D9_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D9_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D9_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D9_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D9_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D9_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D9_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D9_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_D9_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D9_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D9_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D9_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_D9_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D9_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D9_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D9_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D9_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_D9_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D9_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_D9_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D9_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D9_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_D9_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_D9_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_D9_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D9_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D9_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D9_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D9_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D9_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_D9_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_D9_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D9_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D9_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_D9_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D9_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D10_0  
#define PINMUX_AUX_LCD_D10_0                    _MK_ADDR_CONST(0x30cc)
#define PINMUX_AUX_LCD_D10_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D10_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D10_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D10_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D10_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D10_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D10_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D10_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D10_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D10_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D10_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D10_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D10_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D10_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D10_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D10_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D10_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D10_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D10_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D10_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D10_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D10_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D10_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D10_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D10_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D10_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D10_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D10_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D10_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D10_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D10_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D10_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D10_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D10_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D10_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D10_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D10_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D10_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D10_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D10_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D10_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D10_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D10_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D10_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D10_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D10_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D10_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D10_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D10_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D11_0  
#define PINMUX_AUX_LCD_D11_0                    _MK_ADDR_CONST(0x30d0)
#define PINMUX_AUX_LCD_D11_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D11_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D11_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D11_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D11_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D11_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D11_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D11_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D11_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D11_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D11_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D11_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D11_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D11_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D11_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D11_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D11_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D11_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D11_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D11_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D11_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D11_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D11_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D11_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D11_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D11_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D11_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D11_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D11_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D11_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D11_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D11_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D11_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D11_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D11_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D11_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D11_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D11_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D11_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D11_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D11_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D11_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D11_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D11_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D11_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D11_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D11_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D11_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D11_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D12_0  
#define PINMUX_AUX_LCD_D12_0                    _MK_ADDR_CONST(0x30d4)
#define PINMUX_AUX_LCD_D12_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D12_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D12_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D12_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D12_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D12_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D12_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D12_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D12_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D12_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D12_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D12_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D12_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D12_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D12_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D12_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D12_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D12_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D12_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D12_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D12_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D12_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D12_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D12_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D12_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D12_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D12_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D12_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D12_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D12_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D12_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D12_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D12_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D12_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D12_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D12_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D12_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D12_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D12_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D12_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D12_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D12_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D12_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D12_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D12_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D12_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D12_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D12_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D12_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D13_0  
#define PINMUX_AUX_LCD_D13_0                    _MK_ADDR_CONST(0x30d8)
#define PINMUX_AUX_LCD_D13_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D13_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D13_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D13_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D13_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D13_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D13_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D13_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D13_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D13_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D13_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D13_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D13_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D13_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D13_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D13_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D13_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D13_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D13_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D13_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D13_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D13_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D13_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D13_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D13_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D13_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D13_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D13_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D13_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D13_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D13_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D13_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D13_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D13_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D13_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D13_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D13_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D13_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D13_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D13_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D13_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D13_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D13_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D13_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D13_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D13_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D13_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D13_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D13_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D14_0  
#define PINMUX_AUX_LCD_D14_0                    _MK_ADDR_CONST(0x30dc)
#define PINMUX_AUX_LCD_D14_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D14_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D14_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D14_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D14_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D14_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D14_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D14_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D14_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D14_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D14_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D14_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D14_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D14_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D14_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D14_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D14_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D14_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D14_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D14_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D14_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D14_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D14_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D14_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D14_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D14_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D14_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D14_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D14_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D14_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D14_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D14_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D14_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D14_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D14_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D14_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D14_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D14_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D14_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D14_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D14_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D14_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D14_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D14_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D14_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D14_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D14_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D14_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D14_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D15_0  
#define PINMUX_AUX_LCD_D15_0                    _MK_ADDR_CONST(0x30e0)
#define PINMUX_AUX_LCD_D15_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D15_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D15_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D15_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D15_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D15_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D15_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D15_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D15_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D15_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D15_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D15_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D15_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D15_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D15_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D15_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D15_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D15_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D15_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D15_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D15_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D15_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D15_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D15_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D15_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D15_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D15_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D15_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D15_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D15_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D15_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D15_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D15_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D15_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D15_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D15_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D15_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D15_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D15_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D15_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D15_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D15_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D15_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D15_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D15_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D15_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D15_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D15_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D15_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D16_0  
#define PINMUX_AUX_LCD_D16_0                    _MK_ADDR_CONST(0x30e4)
#define PINMUX_AUX_LCD_D16_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D16_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D16_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D16_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D16_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D16_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D16_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D16_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D16_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D16_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D16_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D16_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D16_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D16_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D16_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D16_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D16_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D16_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D16_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D16_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D16_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D16_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D16_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D16_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D16_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D16_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D16_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D16_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D16_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D16_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D16_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D16_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D16_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D16_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D16_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D16_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D16_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D16_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D16_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D16_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D16_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D16_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D16_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D16_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D16_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D16_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D16_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D16_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D16_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D17_0  
#define PINMUX_AUX_LCD_D17_0                    _MK_ADDR_CONST(0x30e8)
#define PINMUX_AUX_LCD_D17_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D17_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D17_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D17_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D17_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D17_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D17_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D17_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D17_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D17_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D17_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D17_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D17_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D17_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D17_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D17_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D17_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D17_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D17_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D17_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D17_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D17_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D17_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D17_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D17_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D17_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D17_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D17_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D17_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D17_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D17_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D17_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D17_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D17_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D17_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D17_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D17_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D17_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D17_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D17_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D17_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D17_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D17_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D17_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D17_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D17_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D17_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D17_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D17_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D17_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D18_0  
#define PINMUX_AUX_LCD_D18_0                    _MK_ADDR_CONST(0x30ec)
#define PINMUX_AUX_LCD_D18_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D18_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D18_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D18_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D18_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D18_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D18_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D18_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D18_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D18_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D18_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D18_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D18_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D18_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D18_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D18_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D18_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D18_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D18_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D18_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D18_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D18_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D18_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D18_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D18_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D18_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D18_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D18_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D18_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D18_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D18_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D18_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D18_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D18_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D18_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D18_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D18_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D18_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D18_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D18_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D18_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D18_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D18_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D18_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D18_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D18_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D18_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D18_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D18_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D18_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D19_0  
#define PINMUX_AUX_LCD_D19_0                    _MK_ADDR_CONST(0x30f0)
#define PINMUX_AUX_LCD_D19_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D19_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D19_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D19_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D19_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D19_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D19_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D19_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D19_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D19_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D19_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D19_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D19_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D19_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D19_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D19_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D19_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D19_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D19_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D19_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D19_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D19_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D19_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D19_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D19_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D19_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D19_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D19_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D19_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D19_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D19_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D19_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D19_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D19_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D19_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D19_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D19_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D19_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D19_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D19_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D19_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D19_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D19_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D19_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D19_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D19_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D19_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D19_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D19_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D19_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D20_0  
#define PINMUX_AUX_LCD_D20_0                    _MK_ADDR_CONST(0x30f4)
#define PINMUX_AUX_LCD_D20_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D20_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D20_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D20_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D20_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D20_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D20_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D20_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D20_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D20_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D20_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D20_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D20_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D20_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D20_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D20_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D20_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D20_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D20_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D20_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D20_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D20_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D20_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D20_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D20_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D20_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D20_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D20_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D20_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D20_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D20_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D20_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D20_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D20_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D20_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D20_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D20_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D20_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D20_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D20_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D20_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D20_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D20_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D20_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D20_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D20_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D20_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D20_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D20_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D20_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D21_0  
#define PINMUX_AUX_LCD_D21_0                    _MK_ADDR_CONST(0x30f8)
#define PINMUX_AUX_LCD_D21_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D21_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D21_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D21_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D21_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D21_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D21_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D21_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D21_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D21_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D21_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D21_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D21_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D21_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D21_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D21_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D21_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D21_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D21_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D21_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D21_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D21_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D21_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D21_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D21_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D21_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D21_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D21_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D21_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D21_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D21_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D21_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D21_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D21_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D21_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D21_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D21_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D21_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D21_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D21_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D21_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D21_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D21_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D21_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D21_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D21_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D21_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D21_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D21_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D21_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D22_0  
#define PINMUX_AUX_LCD_D22_0                    _MK_ADDR_CONST(0x30fc)
#define PINMUX_AUX_LCD_D22_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D22_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D22_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D22_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D22_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D22_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D22_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D22_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D22_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D22_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D22_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D22_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D22_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D22_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D22_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D22_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D22_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D22_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D22_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D22_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D22_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D22_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D22_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D22_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D22_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D22_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D22_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D22_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D22_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D22_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D22_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D22_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D22_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D22_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D22_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D22_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D22_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D22_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D22_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D22_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D22_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D22_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D22_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D22_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D22_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D22_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D22_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D22_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D22_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D22_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_D23_0  
#define PINMUX_AUX_LCD_D23_0                    _MK_ADDR_CONST(0x3100)
#define PINMUX_AUX_LCD_D23_0_SECURE                     0x0
#define PINMUX_AUX_LCD_D23_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_D23_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_D23_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D23_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D23_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_D23_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_D23_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D23_0_PM_SHIFT)
#define PINMUX_AUX_LCD_D23_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_D23_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_D23_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D23_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D23_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D23_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D23_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D23_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_D23_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_D23_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_D23_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_D23_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D23_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D23_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_D23_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_D23_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D23_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_D23_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_D23_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_D23_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D23_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_D23_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_D23_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_D23_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D23_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D23_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D23_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_D23_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_D23_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_D23_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D23_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_D23_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_D23_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_D23_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_D23_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_D23_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_D23_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_D23_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_D23_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_D23_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_D23_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_CS1_N_0  
#define PINMUX_AUX_LCD_CS1_N_0                  _MK_ADDR_CONST(0x3104)
#define PINMUX_AUX_LCD_CS1_N_0_SECURE                   0x0
#define PINMUX_AUX_LCD_CS1_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_LCD_CS1_N_0_RESET_VAL                        _MK_MASK_CONST(0x18)
#define PINMUX_AUX_LCD_CS1_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS1_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS1_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_CS1_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_CS1_N_0_PM_SHIFT)
#define PINMUX_AUX_LCD_CS1_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_LCD_CS1_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_LCD_CS1_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_CS1_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_CS1_N_0_PM_SPI5                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_CS1_N_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_CS1_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_CS1_N_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_CS1_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS1_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS1_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_INIT_ENUM                        DISABLE
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_CS1_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_CS1_N_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_CS1_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_M1_0  
#define PINMUX_AUX_LCD_M1_0                     _MK_ADDR_CONST(0x3108)
#define PINMUX_AUX_LCD_M1_0_SECURE                      0x0
#define PINMUX_AUX_LCD_M1_0_WORD_COUNT                  0x1
#define PINMUX_AUX_LCD_M1_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_M1_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_M1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_M1_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_M1_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_M1_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_M1_0_PM_SHIFT)
#define PINMUX_AUX_LCD_M1_0_PM_RANGE                    1:0
#define PINMUX_AUX_LCD_M1_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_LCD_M1_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_M1_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_PM_DISPLAYA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_M1_0_PM_DISPLAYB                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_M1_0_PM_RSVD1                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_M1_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_M1_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_M1_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_M1_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_M1_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_LCD_M1_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_LCD_M1_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_M1_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_M1_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_LCD_M1_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_M1_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_M1_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_M1_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_M1_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_M1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_LCD_M1_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_LCD_M1_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_LCD_M1_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_M1_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_M1_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_M1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_LCD_M1_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_LCD_M1_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_INIT_ENUM                   DISABLE
#define PINMUX_AUX_LCD_M1_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_M1_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_M1_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_M1_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_M1_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_M1_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_LCD_M1_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_LCD_M1_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_M1_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_M1_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_LCD_M1_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_M1_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_LCD_DC1_0  
#define PINMUX_AUX_LCD_DC1_0                    _MK_ADDR_CONST(0x310c)
#define PINMUX_AUX_LCD_DC1_0_SECURE                     0x0
#define PINMUX_AUX_LCD_DC1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_LCD_DC1_0_RESET_VAL                  _MK_MASK_CONST(0x14)
#define PINMUX_AUX_LCD_DC1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_LCD_DC1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DC1_0_PM_SHIFT)
#define PINMUX_AUX_LCD_DC1_0_PM_RANGE                   1:0
#define PINMUX_AUX_LCD_DC1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_LCD_DC1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DC1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DC1_0_PM_RSVD1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DC1_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DC1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_LCD_DC1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_LCD_DC1_0_PUPD_SHIFT)
#define PINMUX_AUX_LCD_DC1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_LCD_DC1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_LCD_DC1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_LCD_DC1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_LCD_DC1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_LCD_DC1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_LCD_DC1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_LCD_DC1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DC1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_INIT_ENUM                  DISABLE
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_LCD_DC1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_LCD_DC1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_LCD_DC1_0_LOCK_SHIFT)
#define PINMUX_AUX_LCD_DC1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_LCD_DC1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_LCD_DC1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_LCD_DC1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_LCD_DC1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_LCD_DC1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_LCD_DC1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_HDMI_INT_0  
#define PINMUX_AUX_HDMI_INT_0                   _MK_ADDR_CONST(0x3110)
#define PINMUX_AUX_HDMI_INT_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_INT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_INT_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_HDMI_INT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_HDMI_INT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_HDMI_INT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_HDMI_INT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_INT_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_INT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_INT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_INT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define PINMUX_AUX_HDMI_INT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_INT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_INT_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_INT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_INT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_INT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_HDMI_INT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_INT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_INT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_INT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_INT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_INT_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_INT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_INT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_INT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_INT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_INT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_INT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDC_SCL_0  
#define PINMUX_AUX_DDC_SCL_0                    _MK_ADDR_CONST(0x3114)
#define PINMUX_AUX_DDC_SCL_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SCL_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SCL_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_DDC_SCL_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SCL_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SCL_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SCL_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SCL_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SCL_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SCL_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SCL_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SCL_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDC_SDA_0  
#define PINMUX_AUX_DDC_SDA_0                    _MK_ADDR_CONST(0x3118)
#define PINMUX_AUX_DDC_SDA_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SDA_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SDA_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_DDC_SDA_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SDA_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDC_SDA_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SDA_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SDA_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SDA_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SDA_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SDA_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SDA_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CRT_HSYNC_0  
#define PINMUX_AUX_CRT_HSYNC_0                  _MK_ADDR_CONST(0x311c)
#define PINMUX_AUX_CRT_HSYNC_0_SECURE                   0x0
#define PINMUX_AUX_CRT_HSYNC_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CRT_HSYNC_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_CRT_HSYNC_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_HSYNC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_HSYNC_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_HSYNC_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CRT_HSYNC_0_PM_SHIFT)
#define PINMUX_AUX_CRT_HSYNC_0_PM_RANGE                 1:0
#define PINMUX_AUX_CRT_HSYNC_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CRT_HSYNC_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CRT_HSYNC_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_PM_CRT                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CRT_HSYNC_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CRT_HSYNC_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CRT_HSYNC_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CRT_HSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CRT_HSYNC_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_HSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_HSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CRT_HSYNC_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_HSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_HSYNC_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CRT_VSYNC_0  
#define PINMUX_AUX_CRT_VSYNC_0                  _MK_ADDR_CONST(0x3120)
#define PINMUX_AUX_CRT_VSYNC_0_SECURE                   0x0
#define PINMUX_AUX_CRT_VSYNC_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CRT_VSYNC_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_CRT_VSYNC_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_VSYNC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_VSYNC_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CRT_VSYNC_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CRT_VSYNC_0_PM_SHIFT)
#define PINMUX_AUX_CRT_VSYNC_0_PM_RANGE                 1:0
#define PINMUX_AUX_CRT_VSYNC_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CRT_VSYNC_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CRT_VSYNC_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_PM_CRT                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CRT_VSYNC_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_CRT_VSYNC_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CRT_VSYNC_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CRT_VSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CRT_VSYNC_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_VSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_VSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CRT_VSYNC_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CRT_VSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CRT_VSYNC_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D0_0  
#define PINMUX_AUX_VI_D0_0                      _MK_ADDR_CONST(0x3124)
#define PINMUX_AUX_VI_D0_0_SECURE                       0x0
#define PINMUX_AUX_VI_D0_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D0_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D0_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D0_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D0_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D0_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D0_0_PM_SHIFT)
#define PINMUX_AUX_VI_D0_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D0_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D0_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D0_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_PM_RSVD1                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D0_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D0_0_PM_RSVD2                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D0_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D0_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D0_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D0_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D0_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D0_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D0_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D0_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D0_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D0_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D0_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D0_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D0_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D0_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D0_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D0_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D0_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D0_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D0_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D0_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D0_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D0_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D0_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D0_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D0_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D0_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D0_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D0_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D0_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D0_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D0_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D0_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D0_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D0_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D0_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D0_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D0_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D0_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D1_0  
#define PINMUX_AUX_VI_D1_0                      _MK_ADDR_CONST(0x3128)
#define PINMUX_AUX_VI_D1_0_SECURE                       0x0
#define PINMUX_AUX_VI_D1_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D1_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D1_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D1_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D1_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D1_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D1_0_PM_SHIFT)
#define PINMUX_AUX_VI_D1_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D1_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D1_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D1_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D1_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D1_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D1_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D1_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D1_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D1_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D1_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D1_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D1_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D1_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D1_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D1_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D1_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D1_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D1_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D1_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D1_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D1_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D1_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D1_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D1_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D1_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D1_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D1_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D1_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D1_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D1_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D1_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D1_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D1_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D1_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D1_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D1_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D1_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D1_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D1_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D1_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D1_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D1_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D1_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D2_0  
#define PINMUX_AUX_VI_D2_0                      _MK_ADDR_CONST(0x312c)
#define PINMUX_AUX_VI_D2_0_SECURE                       0x0
#define PINMUX_AUX_VI_D2_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D2_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D2_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D2_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D2_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D2_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D2_0_PM_SHIFT)
#define PINMUX_AUX_VI_D2_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D2_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D2_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D2_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D2_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D2_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D2_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D2_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D2_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D2_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D2_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D2_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D2_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D2_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D2_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D2_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D2_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D2_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D2_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D2_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D2_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D2_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D2_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D2_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D2_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D2_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D2_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D2_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D2_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D2_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D2_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D2_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D2_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D2_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D2_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D2_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D2_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D2_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D2_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D2_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D2_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D2_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D2_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D2_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D3_0  
#define PINMUX_AUX_VI_D3_0                      _MK_ADDR_CONST(0x3130)
#define PINMUX_AUX_VI_D3_0_SECURE                       0x0
#define PINMUX_AUX_VI_D3_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D3_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D3_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D3_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D3_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D3_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D3_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D3_0_PM_SHIFT)
#define PINMUX_AUX_VI_D3_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D3_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D3_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D3_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D3_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D3_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D3_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D3_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D3_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D3_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D3_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D3_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D3_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D3_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D3_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D3_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D3_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D3_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D3_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D3_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D3_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D3_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D3_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D3_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D3_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D3_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D3_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D3_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D3_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D3_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D3_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D3_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D3_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D3_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D3_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D3_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D3_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D3_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D3_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D3_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D3_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D3_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D3_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D3_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D4_0  
#define PINMUX_AUX_VI_D4_0                      _MK_ADDR_CONST(0x3134)
#define PINMUX_AUX_VI_D4_0_SECURE                       0x0
#define PINMUX_AUX_VI_D4_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D4_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D4_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D4_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D4_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D4_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D4_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D4_0_PM_SHIFT)
#define PINMUX_AUX_VI_D4_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D4_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D4_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D4_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D4_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D4_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D4_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D4_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D4_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D4_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D4_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D4_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D4_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D4_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D4_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D4_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D4_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D4_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D4_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D4_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D4_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D4_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D4_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D4_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D4_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D4_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D4_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D4_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D4_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D4_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D4_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D4_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D4_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D4_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D4_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D4_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D4_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D4_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D4_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D4_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D4_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D4_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D4_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D4_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D4_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D5_0  
#define PINMUX_AUX_VI_D5_0                      _MK_ADDR_CONST(0x3138)
#define PINMUX_AUX_VI_D5_0_SECURE                       0x0
#define PINMUX_AUX_VI_D5_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D5_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D5_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D5_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D5_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D5_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D5_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D5_0_PM_SHIFT)
#define PINMUX_AUX_VI_D5_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D5_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D5_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D5_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D5_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D5_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D5_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D5_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D5_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D5_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D5_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D5_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D5_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D5_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D5_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D5_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D5_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D5_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D5_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D5_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D5_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D5_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D5_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D5_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D5_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D5_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D5_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D5_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D5_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D5_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D5_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D5_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D5_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D5_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D5_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D5_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D5_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D5_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D5_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D5_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D5_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D5_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D5_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D5_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D5_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D6_0  
#define PINMUX_AUX_VI_D6_0                      _MK_ADDR_CONST(0x313c)
#define PINMUX_AUX_VI_D6_0_SECURE                       0x0
#define PINMUX_AUX_VI_D6_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D6_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D6_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D6_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D6_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D6_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D6_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D6_0_PM_SHIFT)
#define PINMUX_AUX_VI_D6_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D6_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D6_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D6_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D6_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D6_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D6_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D6_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D6_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D6_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D6_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D6_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D6_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D6_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D6_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D6_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D6_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D6_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D6_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D6_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D6_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D6_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D6_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D6_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D6_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D6_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D6_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D6_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D6_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D6_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D6_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D6_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D6_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D6_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D6_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D6_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D6_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D6_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D6_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D6_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D6_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D6_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D6_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D6_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D6_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D7_0  
#define PINMUX_AUX_VI_D7_0                      _MK_ADDR_CONST(0x3140)
#define PINMUX_AUX_VI_D7_0_SECURE                       0x0
#define PINMUX_AUX_VI_D7_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D7_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D7_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D7_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D7_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D7_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D7_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D7_0_PM_SHIFT)
#define PINMUX_AUX_VI_D7_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D7_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D7_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D7_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D7_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D7_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D7_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D7_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D7_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D7_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D7_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D7_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D7_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D7_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D7_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D7_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D7_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D7_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D7_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D7_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D7_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D7_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D7_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D7_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D7_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D7_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D7_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D7_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D7_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D7_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D7_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D7_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D7_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D7_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D7_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D7_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D7_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D7_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D7_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D7_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D7_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D7_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D7_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D7_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D7_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D8_0  
#define PINMUX_AUX_VI_D8_0                      _MK_ADDR_CONST(0x3144)
#define PINMUX_AUX_VI_D8_0_SECURE                       0x0
#define PINMUX_AUX_VI_D8_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D8_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D8_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D8_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D8_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D8_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D8_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D8_0_PM_SHIFT)
#define PINMUX_AUX_VI_D8_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D8_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D8_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D8_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D8_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D8_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D8_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D8_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D8_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D8_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D8_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D8_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D8_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D8_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D8_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D8_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D8_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D8_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D8_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D8_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D8_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D8_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D8_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D8_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D8_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D8_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D8_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D8_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D8_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D8_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D8_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D8_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D8_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D8_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D8_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D8_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D8_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D8_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D8_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D8_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D8_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D8_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D8_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D8_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D8_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D9_0  
#define PINMUX_AUX_VI_D9_0                      _MK_ADDR_CONST(0x3148)
#define PINMUX_AUX_VI_D9_0_SECURE                       0x0
#define PINMUX_AUX_VI_D9_0_WORD_COUNT                   0x1
#define PINMUX_AUX_VI_D9_0_RESET_VAL                    _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D9_0_RESET_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D9_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_READ_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D9_0_WRITE_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D9_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D9_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D9_0_PM_SHIFT)
#define PINMUX_AUX_VI_D9_0_PM_RANGE                     1:0
#define PINMUX_AUX_VI_D9_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_VI_D9_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D9_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_PM_DDR                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_PM_SDMMC2                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D9_0_PM_VI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D9_0_PM_RSVD1                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D9_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D9_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D9_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D9_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_VI_D9_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_VI_D9_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D9_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_VI_D9_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D9_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D9_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D9_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D9_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D9_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_VI_D9_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_VI_D9_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_VI_D9_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D9_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D9_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D9_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_VI_D9_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_VI_D9_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_VI_D9_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D9_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D9_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D9_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D9_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_VI_D9_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_VI_D9_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_VI_D9_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D9_0_IO_RESET_SHIFT                       _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D9_0_IO_RESET_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D9_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D9_0_IO_RESET_RANGE                       8:8
#define PINMUX_AUX_VI_D9_0_IO_RESET_WOFFSET                     0x0
#define PINMUX_AUX_VI_D9_0_IO_RESET_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_IO_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D9_0_IO_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_IO_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D9_0_IO_RESET_INIT_ENUM                   IORESET
#define PINMUX_AUX_VI_D9_0_IO_RESET_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D9_0_IO_RESET_IORESET                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D10_0  
#define PINMUX_AUX_VI_D10_0                     _MK_ADDR_CONST(0x314c)
#define PINMUX_AUX_VI_D10_0_SECURE                      0x0
#define PINMUX_AUX_VI_D10_0_WORD_COUNT                  0x1
#define PINMUX_AUX_VI_D10_0_RESET_VAL                   _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D10_0_RESET_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D10_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_READ_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D10_0_WRITE_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D10_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D10_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D10_0_PM_SHIFT)
#define PINMUX_AUX_VI_D10_0_PM_RANGE                    1:0
#define PINMUX_AUX_VI_D10_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_VI_D10_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D10_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_PM_DDR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D10_0_PM_VI                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D10_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D10_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D10_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D10_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D10_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_VI_D10_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_VI_D10_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D10_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_VI_D10_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D10_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D10_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D10_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D10_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D10_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D10_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_VI_D10_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_VI_D10_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_VI_D10_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D10_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D10_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D10_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D10_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_VI_D10_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_VI_D10_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_VI_D10_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D10_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D10_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D10_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D10_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_VI_D10_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_VI_D10_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_VI_D10_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D10_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D10_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D10_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D10_0_IO_RESET_RANGE                      8:8
#define PINMUX_AUX_VI_D10_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_VI_D10_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D10_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D10_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_VI_D10_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D10_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_D11_0  
#define PINMUX_AUX_VI_D11_0                     _MK_ADDR_CONST(0x3150)
#define PINMUX_AUX_VI_D11_0_SECURE                      0x0
#define PINMUX_AUX_VI_D11_0_WORD_COUNT                  0x1
#define PINMUX_AUX_VI_D11_0_RESET_VAL                   _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_D11_0_RESET_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D11_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_READ_MASK                   _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D11_0_WRITE_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_D11_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_D11_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D11_0_PM_SHIFT)
#define PINMUX_AUX_VI_D11_0_PM_RANGE                    1:0
#define PINMUX_AUX_VI_D11_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_VI_D11_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D11_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_PM_DDR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D11_0_PM_VI                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D11_0_PM_RSVD2                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D11_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_D11_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_D11_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_D11_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_VI_D11_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_VI_D11_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_D11_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_VI_D11_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_D11_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_D11_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_D11_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_D11_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D11_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_D11_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_VI_D11_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_VI_D11_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_VI_D11_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D11_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_D11_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D11_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_D11_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_VI_D11_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_VI_D11_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_VI_D11_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D11_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_D11_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D11_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_D11_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_VI_D11_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_VI_D11_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_VI_D11_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_D11_0_IO_RESET_SHIFT                      _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_D11_0_IO_RESET_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_D11_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_D11_0_IO_RESET_RANGE                      8:8
#define PINMUX_AUX_VI_D11_0_IO_RESET_WOFFSET                    0x0
#define PINMUX_AUX_VI_D11_0_IO_RESET_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_IO_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_D11_0_IO_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_IO_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_D11_0_IO_RESET_INIT_ENUM                  IORESET
#define PINMUX_AUX_VI_D11_0_IO_RESET_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_D11_0_IO_RESET_IORESET                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_PCLK_0  
#define PINMUX_AUX_VI_PCLK_0                    _MK_ADDR_CONST(0x3154)
#define PINMUX_AUX_VI_PCLK_0_SECURE                     0x0
#define PINMUX_AUX_VI_PCLK_0_WORD_COUNT                         0x1
#define PINMUX_AUX_VI_PCLK_0_RESET_VAL                  _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_PCLK_0_RESET_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_PCLK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_READ_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_PCLK_0_WRITE_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_PCLK_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_PCLK_0_PM_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_PM_RANGE                   1:0
#define PINMUX_AUX_VI_PCLK_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_VI_PCLK_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_PCLK_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_PM_SDMMC2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_PCLK_0_PM_VI                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_PCLK_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_PCLK_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_PCLK_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_PCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_VI_PCLK_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_VI_PCLK_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_PCLK_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_VI_PCLK_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_PCLK_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_PCLK_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_PCLK_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_PCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_PCLK_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_PCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_PCLK_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_PCLK_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_PCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_VI_PCLK_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_VI_PCLK_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_VI_PCLK_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_PCLK_0_IO_RESET_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_PCLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_RANGE                     8:8
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_WOFFSET                   0x0
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_INIT_ENUM                 IORESET
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_PCLK_0_IO_RESET_IORESET                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_MCLK_0  
#define PINMUX_AUX_VI_MCLK_0                    _MK_ADDR_CONST(0x3158)
#define PINMUX_AUX_VI_MCLK_0_SECURE                     0x0
#define PINMUX_AUX_VI_MCLK_0_WORD_COUNT                         0x1
#define PINMUX_AUX_VI_MCLK_0_RESET_VAL                  _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_MCLK_0_RESET_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_MCLK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_READ_MASK                  _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_MCLK_0_WRITE_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_MCLK_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_PM_RANGE                   1:0
#define PINMUX_AUX_VI_MCLK_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_VI_MCLK_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_MCLK_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_PM_VI                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_PM_VI_ALT1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_MCLK_0_PM_VI_ALT2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_MCLK_0_PM_VI_ALT3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_MCLK_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_MCLK_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_VI_MCLK_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_VI_MCLK_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_MCLK_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_VI_MCLK_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_MCLK_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_MCLK_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_MCLK_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_MCLK_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_MCLK_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_MCLK_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_VI_MCLK_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_VI_MCLK_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_VI_MCLK_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_MCLK_0_IO_RESET_SHIFT                     _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_MCLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_RANGE                     8:8
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_WOFFSET                   0x0
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_INIT_ENUM                 IORESET
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_MCLK_0_IO_RESET_IORESET                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_VSYNC_0  
#define PINMUX_AUX_VI_VSYNC_0                   _MK_ADDR_CONST(0x315c)
#define PINMUX_AUX_VI_VSYNC_0_SECURE                    0x0
#define PINMUX_AUX_VI_VSYNC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_VI_VSYNC_0_RESET_VAL                         _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_VSYNC_0_RESET_MASK                        _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_VSYNC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_READ_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_VSYNC_0_WRITE_MASK                        _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_VSYNC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_VSYNC_0_PM_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_PM_RANGE                  1:0
#define PINMUX_AUX_VI_VSYNC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_VI_VSYNC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_VSYNC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_PM_DDR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_VSYNC_0_PM_VI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_VSYNC_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_VSYNC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_VSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_VI_VSYNC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_VI_VSYNC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_VI_VSYNC_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_VSYNC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_VSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_VSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_VSYNC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_VSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_VI_VSYNC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_VI_VSYNC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_VI_VSYNC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_VSYNC_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_RANGE                    8:8
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_VSYNC_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_VI_HSYNC_0  
#define PINMUX_AUX_VI_HSYNC_0                   _MK_ADDR_CONST(0x3160)
#define PINMUX_AUX_VI_HSYNC_0_SECURE                    0x0
#define PINMUX_AUX_VI_HSYNC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_VI_HSYNC_0_RESET_VAL                         _MK_MASK_CONST(0x134)
#define PINMUX_AUX_VI_HSYNC_0_RESET_MASK                        _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_HSYNC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_READ_MASK                         _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_HSYNC_0_WRITE_MASK                        _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_VI_HSYNC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_HSYNC_0_PM_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_PM_RANGE                  1:0
#define PINMUX_AUX_VI_HSYNC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_VI_HSYNC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_HSYNC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_PM_DDR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_HSYNC_0_PM_VI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_HSYNC_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_HSYNC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_VI_HSYNC_0_PUPD_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_VI_HSYNC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_VI_HSYNC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_VI_HSYNC_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_VI_HSYNC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_HSYNC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_HSYNC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_HSYNC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_HSYNC_0_LOCK_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_VI_HSYNC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_VI_HSYNC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_VI_HSYNC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_SHIFT                    _MK_SHIFT_CONST(8)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_VI_HSYNC_0_IO_RESET_SHIFT)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_RANGE                    8:8
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_WOFFSET                  0x0
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_INIT_ENUM                        IORESET
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_VI_HSYNC_0_IO_RESET_IORESET                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RXD_0  
#define PINMUX_AUX_UART2_RXD_0                  _MK_ADDR_CONST(0x3164)
#define PINMUX_AUX_UART2_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_IRDA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_SPDIF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PM_UARTA                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_TXD_0  
#define PINMUX_AUX_UART2_TXD_0                  _MK_ADDR_CONST(0x3168)
#define PINMUX_AUX_UART2_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_IRDA                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_SPDIF                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PM_UARTA                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PM_SPI4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RTS_N_0  
#define PINMUX_AUX_UART2_RTS_N_0                        _MK_ADDR_CONST(0x316c)
#define PINMUX_AUX_UART2_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_UARTB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SPI4                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_CTS_N_0  
#define PINMUX_AUX_UART2_CTS_N_0                        _MK_ADDR_CONST(0x3170)
#define PINMUX_AUX_UART2_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_UARTB                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SPI4                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_TXD_0  
#define PINMUX_AUX_UART3_TXD_0                  _MK_ADDR_CONST(0x3174)
#define PINMUX_AUX_UART3_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RXD_0  
#define PINMUX_AUX_UART3_RXD_0                  _MK_ADDR_CONST(0x3178)
#define PINMUX_AUX_UART3_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_CTS_N_0  
#define PINMUX_AUX_UART3_CTS_N_0                        _MK_ADDR_CONST(0x317c)
#define PINMUX_AUX_UART3_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RTS_N_0  
#define PINMUX_AUX_UART3_RTS_N_0                        _MK_ADDR_CONST(0x3180)
#define PINMUX_AUX_UART3_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_PWM0                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU0_0  
#define PINMUX_AUX_GPIO_PU0_0                   _MK_ADDR_CONST(0x3184)
#define PINMUX_AUX_GPIO_PU0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU0_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PM_OWR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU0_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PM_RSVD1                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU1_0  
#define PINMUX_AUX_GPIO_PU1_0                   _MK_ADDR_CONST(0x3188)
#define PINMUX_AUX_GPIO_PU1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU1_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU1_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU2_0  
#define PINMUX_AUX_GPIO_PU2_0                   _MK_ADDR_CONST(0x318c)
#define PINMUX_AUX_GPIO_PU2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU2_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU2_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU3_0  
#define PINMUX_AUX_GPIO_PU3_0                   _MK_ADDR_CONST(0x3190)
#define PINMUX_AUX_GPIO_PU3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU3_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PM_PWM0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU3_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PM_RSVD1                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU4_0  
#define PINMUX_AUX_GPIO_PU4_0                   _MK_ADDR_CONST(0x3194)
#define PINMUX_AUX_GPIO_PU4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU4_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PM_PWM1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU4_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PM_RSVD1                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU5_0  
#define PINMUX_AUX_GPIO_PU5_0                   _MK_ADDR_CONST(0x3198)
#define PINMUX_AUX_GPIO_PU5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU5_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU5_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PM_PWM2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU5_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PM_RSVD1                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PU6_0  
#define PINMUX_AUX_GPIO_PU6_0                   _MK_ADDR_CONST(0x319c)
#define PINMUX_AUX_GPIO_PU6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PU6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PU6_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PU6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PU6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PU6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PU6_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PM_PWM3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PM_UARTA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU6_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PM_RSVD1                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PU6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PU6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PU6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PU6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PU6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PU6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PU6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PU6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PU6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN1_I2C_SDA_0  
#define PINMUX_AUX_GEN1_I2C_SDA_0                       _MK_ADDR_CONST(0x31a0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GEN1_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN1_I2C_SCL_0  
#define PINMUX_AUX_GEN1_I2C_SCL_0                       _MK_ADDR_CONST(0x31a4)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x60)
#define PINMUX_AUX_GEN1_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_I2C1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN1_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN1_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_FS_0  
#define PINMUX_AUX_DAP4_FS_0                    _MK_ADDR_CONST(0x31a8)
#define PINMUX_AUX_DAP4_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP4_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP4_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP4_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PM_I2S3                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP4_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP4_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP4_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP4_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_DIN_0  
#define PINMUX_AUX_DAP4_DIN_0                   _MK_ADDR_CONST(0x31ac)
#define PINMUX_AUX_DAP4_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP4_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP4_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP4_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PM_I2S3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP4_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP4_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP4_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP4_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_DOUT_0  
#define PINMUX_AUX_DAP4_DOUT_0                  _MK_ADDR_CONST(0x31b0)
#define PINMUX_AUX_DAP4_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_I2S3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP4_SCLK_0  
#define PINMUX_AUX_DAP4_SCLK_0                  _MK_ADDR_CONST(0x31b4)
#define PINMUX_AUX_DAP4_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP4_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP4_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP4_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP4_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_I2S3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP4_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP4_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP4_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP4_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK3_OUT_0  
#define PINMUX_AUX_CLK3_OUT_0                   _MK_ADDR_CONST(0x31b8)
#define PINMUX_AUX_CLK3_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK3_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK3_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK3_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK3_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK3_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PM_EXTPERIPH3                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK3_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK3_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK3_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK3_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK3_REQ_0  
#define PINMUX_AUX_CLK3_REQ_0                   _MK_ADDR_CONST(0x31bc)
#define PINMUX_AUX_CLK3_REQ_0_SECURE                    0x0
#define PINMUX_AUX_CLK3_REQ_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK3_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK3_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK3_REQ_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK3_REQ_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK3_REQ_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_REQ_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PM_DEV3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_REQ_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK3_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK3_REQ_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_REQ_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK3_REQ_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK3_REQ_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK3_REQ_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK3_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK3_REQ_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK3_REQ_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK3_REQ_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_WP_N_0  
#define PINMUX_AUX_GMI_WP_N_0                   _MK_ADDR_CONST(0x31c0)
#define PINMUX_AUX_GMI_WP_N_0_SECURE                    0x0
#define PINMUX_AUX_GMI_WP_N_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_WP_N_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GMI_WP_N_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WP_N_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WP_N_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WP_N_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WP_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_WP_N_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_WP_N_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_WP_N_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_WP_N_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WP_N_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_WP_N_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WP_N_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WP_N_0_PM_GMI_ALT                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WP_N_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WP_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_WP_N_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WP_N_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GMI_WP_N_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WP_N_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WP_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WP_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WP_N_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WP_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_WP_N_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WP_N_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_WP_N_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WP_N_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_IORDY_0  
#define PINMUX_AUX_GMI_IORDY_0                  _MK_ADDR_CONST(0x31c4)
#define PINMUX_AUX_GMI_IORDY_0_SECURE                   0x0
#define PINMUX_AUX_GMI_IORDY_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_IORDY_0_RESET_VAL                        _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_IORDY_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_IORDY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_IORDY_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_IORDY_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_IORDY_0_PM_SHIFT)
#define PINMUX_AUX_GMI_IORDY_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_IORDY_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_IORDY_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_IORDY_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_IORDY_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_IORDY_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_IORDY_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_IORDY_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_IORDY_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_IORDY_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_IORDY_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_IORDY_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_IORDY_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_IORDY_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_IORDY_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_IORDY_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_IORDY_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_IORDY_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_IORDY_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_IORDY_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_IORDY_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_IORDY_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_WAIT_0  
#define PINMUX_AUX_GMI_WAIT_0                   _MK_ADDR_CONST(0x31c8)
#define PINMUX_AUX_GMI_WAIT_0_SECURE                    0x0
#define PINMUX_AUX_GMI_WAIT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_WAIT_0_RESET_VAL                         _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_WAIT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WAIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WAIT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WAIT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WAIT_0_PM_SHIFT)
#define PINMUX_AUX_GMI_WAIT_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_WAIT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_WAIT_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_WAIT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WAIT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_WAIT_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WAIT_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WAIT_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WAIT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WAIT_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_WAIT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WAIT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GMI_WAIT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WAIT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WAIT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WAIT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WAIT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WAIT_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_WAIT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WAIT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_WAIT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WAIT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_ADV_N_0  
#define PINMUX_AUX_GMI_ADV_N_0                  _MK_ADDR_CONST(0x31cc)
#define PINMUX_AUX_GMI_ADV_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_ADV_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_ADV_N_0_RESET_VAL                        _MK_MASK_CONST(0x22)
#define PINMUX_AUX_GMI_ADV_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_ADV_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_ADV_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_ADV_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_ADV_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_ADV_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_ADV_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_ADV_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_ADV_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_ADV_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_ADV_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_ADV_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_ADV_N_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_ADV_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_ADV_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_ADV_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_ADV_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_ADV_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_ADV_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_ADV_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_ADV_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CLK_0  
#define PINMUX_AUX_GMI_CLK_0                    _MK_ADDR_CONST(0x31d0)
#define PINMUX_AUX_GMI_CLK_0_SECURE                     0x0
#define PINMUX_AUX_GMI_CLK_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_CLK_0_RESET_VAL                  _MK_MASK_CONST(0x22)
#define PINMUX_AUX_GMI_CLK_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CLK_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CLK_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CLK_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_CLK_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CLK_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CLK_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CLK_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_CLK_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CLK_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CLK_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CLK_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CLK_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CLK_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_CLK_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CLK_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CLK_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_CLK_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CLK_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CLK_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CLK_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CLK_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CLK_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CLK_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CLK_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_CLK_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CLK_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CLK_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CLK_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_CLK_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CLK_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS0_N_0  
#define PINMUX_AUX_GMI_CS0_N_0                  _MK_ADDR_CONST(0x31d4)
#define PINMUX_AUX_GMI_CS0_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS0_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS0_N_0_RESET_VAL                        _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GMI_CS0_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS0_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS0_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS0_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS0_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS0_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS0_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS0_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS0_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS0_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS0_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS0_N_0_PM_DTV                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS0_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS0_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS0_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS0_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS1_N_0  
#define PINMUX_AUX_GMI_CS1_N_0                  _MK_ADDR_CONST(0x31d8)
#define PINMUX_AUX_GMI_CS1_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS1_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS1_N_0_RESET_VAL                        _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GMI_CS1_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS1_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS1_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS1_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS1_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS1_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS1_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS1_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS1_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS1_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS1_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS1_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS1_N_0_PM_DTV                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS1_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS1_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS1_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS1_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS1_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS1_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS1_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS1_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS2_N_0  
#define PINMUX_AUX_GMI_CS2_N_0                  _MK_ADDR_CONST(0x31dc)
#define PINMUX_AUX_GMI_CS2_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS2_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS2_N_0_RESET_VAL                        _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_CS2_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS2_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS2_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS2_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS2_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS2_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS2_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS2_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS2_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS2_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS2_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS2_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS2_N_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS2_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS2_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS2_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS2_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS2_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS2_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS2_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS2_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS3_N_0  
#define PINMUX_AUX_GMI_CS3_N_0                  _MK_ADDR_CONST(0x31e0)
#define PINMUX_AUX_GMI_CS3_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS3_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS3_N_0_RESET_VAL                        _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_CS3_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS3_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS3_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS3_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS3_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS3_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS3_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS3_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS3_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS3_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS3_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS3_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS3_N_0_PM_GMI_ALT                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS3_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS3_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS3_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS3_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS3_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS3_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS3_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS3_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS4_N_0  
#define PINMUX_AUX_GMI_CS4_N_0                  _MK_ADDR_CONST(0x31e4)
#define PINMUX_AUX_GMI_CS4_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS4_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS4_N_0_RESET_VAL                        _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GMI_CS4_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS4_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS4_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS4_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS4_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS4_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS4_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS4_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS4_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS4_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS4_N_0_PM_RSVD1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_PM_NAND                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS4_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS4_N_0_PM_RSVD2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS4_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS4_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS4_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS4_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS4_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS4_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS4_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS4_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS6_N_0  
#define PINMUX_AUX_GMI_CS6_N_0                  _MK_ADDR_CONST(0x31e8)
#define PINMUX_AUX_GMI_CS6_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS6_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS6_N_0_RESET_VAL                        _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_CS6_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS6_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS6_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS6_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS6_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS6_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS6_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS6_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS6_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS6_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS6_N_0_PM_NAND                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_PM_NAND_ALT                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS6_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS6_N_0_PM_SATA                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS6_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS6_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS6_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS6_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS6_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS6_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS6_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS6_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_CS7_N_0  
#define PINMUX_AUX_GMI_CS7_N_0                  _MK_ADDR_CONST(0x31ec)
#define PINMUX_AUX_GMI_CS7_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_CS7_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_CS7_N_0_RESET_VAL                        _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_GMI_CS7_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS7_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS7_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_CS7_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS7_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_CS7_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_CS7_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_CS7_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS7_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS7_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_CS7_N_0_PM_NAND                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_PM_NAND_ALT                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS7_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS7_N_0_PM_GMI_ALT                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS7_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_CS7_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_CS7_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS7_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS7_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_CS7_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_CS7_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_CS7_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD0_0  
#define PINMUX_AUX_GMI_AD0_0                    _MK_ADDR_CONST(0x31f0)
#define PINMUX_AUX_GMI_AD0_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD0_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD0_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD0_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD0_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD0_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD0_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD0_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD0_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD0_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD1_0  
#define PINMUX_AUX_GMI_AD1_0                    _MK_ADDR_CONST(0x31f4)
#define PINMUX_AUX_GMI_AD1_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD1_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD1_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD1_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD1_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD1_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD1_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD1_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD1_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD1_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD2_0  
#define PINMUX_AUX_GMI_AD2_0                    _MK_ADDR_CONST(0x31f8)
#define PINMUX_AUX_GMI_AD2_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD2_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD2_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD2_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD2_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD2_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD2_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD2_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD2_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD2_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD3_0  
#define PINMUX_AUX_GMI_AD3_0                    _MK_ADDR_CONST(0x31fc)
#define PINMUX_AUX_GMI_AD3_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD3_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD3_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD3_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD3_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD3_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD3_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD3_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD3_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD3_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD3_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD3_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD3_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD3_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD3_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD3_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD3_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD3_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD3_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD3_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD3_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD3_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD3_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD3_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD3_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD3_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD3_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD3_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD3_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD3_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD3_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD3_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD3_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD3_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD3_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD3_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD3_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD4_0  
#define PINMUX_AUX_GMI_AD4_0                    _MK_ADDR_CONST(0x3200)
#define PINMUX_AUX_GMI_AD4_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD4_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD4_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD4_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD4_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD4_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD4_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD4_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD4_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD4_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD4_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD4_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD4_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD4_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD4_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD4_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD4_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD4_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD4_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD4_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD4_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD4_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD4_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD4_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD4_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD4_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD4_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD4_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD4_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD4_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD4_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD4_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD4_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD4_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD4_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD4_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD4_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD5_0  
#define PINMUX_AUX_GMI_AD5_0                    _MK_ADDR_CONST(0x3204)
#define PINMUX_AUX_GMI_AD5_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD5_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD5_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD5_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD5_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD5_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD5_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD5_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD5_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD5_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD5_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD5_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD5_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD5_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD5_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD5_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD5_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD5_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD5_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD5_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD5_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD5_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD5_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD5_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD5_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD5_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD5_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD5_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD5_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD5_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD5_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD5_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD5_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD5_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD5_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD5_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD5_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD6_0  
#define PINMUX_AUX_GMI_AD6_0                    _MK_ADDR_CONST(0x3208)
#define PINMUX_AUX_GMI_AD6_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD6_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD6_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD6_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD6_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD6_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD6_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD6_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD6_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD6_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD6_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD6_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD6_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD7_0  
#define PINMUX_AUX_GMI_AD7_0                    _MK_ADDR_CONST(0x320c)
#define PINMUX_AUX_GMI_AD7_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD7_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD7_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD7_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD7_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD7_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD7_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD7_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD7_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD7_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD7_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_AD7_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD7_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD8_0  
#define PINMUX_AUX_GMI_AD8_0                    _MK_ADDR_CONST(0x3210)
#define PINMUX_AUX_GMI_AD8_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD8_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD8_0_RESET_VAL                  _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GMI_AD8_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD8_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD8_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD8_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD8_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD8_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD8_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD8_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD8_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD8_0_PM_PWM0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD8_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD8_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD8_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD8_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD8_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD8_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD8_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD8_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD8_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_GMI_AD8_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD8_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD8_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD8_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD8_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD8_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD8_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD8_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD8_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD8_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD8_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD8_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD8_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD8_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD8_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD9_0  
#define PINMUX_AUX_GMI_AD9_0                    _MK_ADDR_CONST(0x3214)
#define PINMUX_AUX_GMI_AD9_0_SECURE                     0x0
#define PINMUX_AUX_GMI_AD9_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_AD9_0_RESET_VAL                  _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GMI_AD9_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD9_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD9_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD9_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD9_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_AD9_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_AD9_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD9_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD9_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_AD9_0_PM_PWM1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD9_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD9_0_PM_RSVD2                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD9_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD9_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD9_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD9_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_AD9_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD9_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD9_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_GMI_AD9_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD9_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD9_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD9_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD9_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD9_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD9_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD9_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD9_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_AD9_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_AD9_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD9_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD9_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_AD9_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD9_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD10_0  
#define PINMUX_AUX_GMI_AD10_0                   _MK_ADDR_CONST(0x3218)
#define PINMUX_AUX_GMI_AD10_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD10_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD10_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GMI_AD10_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD10_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD10_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD10_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD10_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD10_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD10_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD10_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD10_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD10_0_PM_PWM2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD10_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD10_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD10_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD10_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD10_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD10_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD10_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD10_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD10_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GMI_AD10_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD10_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD10_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD10_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD10_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD10_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD10_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD10_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD10_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD10_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD10_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD10_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD10_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD10_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD10_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD10_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD10_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD11_0  
#define PINMUX_AUX_GMI_AD11_0                   _MK_ADDR_CONST(0x321c)
#define PINMUX_AUX_GMI_AD11_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD11_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD11_0_RESET_VAL                         _MK_MASK_CONST(0x36)
#define PINMUX_AUX_GMI_AD11_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD11_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD11_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD11_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD11_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD11_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD11_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD11_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD11_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD11_0_PM_PWM3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD11_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD11_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD11_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD11_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD11_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD11_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD11_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD11_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD11_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GMI_AD11_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD11_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD11_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD11_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD11_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD11_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD11_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD11_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD11_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD11_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD11_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD11_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD11_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD11_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD11_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD11_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD11_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD12_0  
#define PINMUX_AUX_GMI_AD12_0                   _MK_ADDR_CONST(0x3220)
#define PINMUX_AUX_GMI_AD12_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD12_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD12_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD12_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD12_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD12_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD12_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD12_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD12_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD12_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD12_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD12_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD12_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD12_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD12_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD12_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD12_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD12_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD12_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD12_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD12_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD12_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_AD12_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD12_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD12_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD12_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD12_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD12_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD12_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD12_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD12_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD12_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD12_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD12_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD12_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD12_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD12_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD12_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD12_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD13_0  
#define PINMUX_AUX_GMI_AD13_0                   _MK_ADDR_CONST(0x3224)
#define PINMUX_AUX_GMI_AD13_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD13_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD13_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD13_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD13_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD13_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD13_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD13_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD13_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD13_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD13_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD13_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD13_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD13_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD13_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD13_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD13_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD13_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD13_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD13_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD13_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD13_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_AD13_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD13_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD13_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD13_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD13_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD13_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD13_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD13_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD13_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD13_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD13_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD13_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD13_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD13_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD13_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD13_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD13_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD14_0  
#define PINMUX_AUX_GMI_AD14_0                   _MK_ADDR_CONST(0x3228)
#define PINMUX_AUX_GMI_AD14_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD14_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD14_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD14_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD14_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD14_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD14_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD14_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD14_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD14_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD14_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD14_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD14_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD14_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD14_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD14_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD14_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD14_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD14_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD14_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD14_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD14_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_AD14_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD14_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD14_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD14_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD14_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD14_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD14_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD14_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD14_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD14_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD14_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD14_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD14_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD14_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD14_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD14_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD14_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_AD15_0  
#define PINMUX_AUX_GMI_AD15_0                   _MK_ADDR_CONST(0x322c)
#define PINMUX_AUX_GMI_AD15_0_SECURE                    0x0
#define PINMUX_AUX_GMI_AD15_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_AD15_0_RESET_VAL                         _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_AD15_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD15_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_AD15_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD15_0_PM_SHIFT)
#define PINMUX_AUX_GMI_AD15_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_AD15_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_AD15_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_AD15_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD15_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_AD15_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD15_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD15_0_PM_RSVD2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD15_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_AD15_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_AD15_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_AD15_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_AD15_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD15_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_AD15_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_AD15_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_AD15_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_AD15_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_AD15_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD15_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD15_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD15_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_AD15_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_AD15_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_AD15_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_AD15_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_AD15_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_AD15_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_AD15_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_AD15_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_AD15_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_AD15_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_A16_0  
#define PINMUX_AUX_GMI_A16_0                    _MK_ADDR_CONST(0x3230)
#define PINMUX_AUX_GMI_A16_0_SECURE                     0x0
#define PINMUX_AUX_GMI_A16_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_A16_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_A16_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A16_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A16_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A16_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_A16_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A16_0_PM_SHIFT)
#define PINMUX_AUX_GMI_A16_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_A16_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_A16_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_A16_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A16_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_A16_0_PM_UARTD                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A16_0_PM_SPI4                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A16_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A16_0_PM_GMI_ALT                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A16_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_A16_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A16_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_A16_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_A16_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A16_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A16_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_A16_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A16_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A16_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A16_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A16_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A16_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_A16_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_A16_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_A16_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A16_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A16_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A16_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_A16_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_A16_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_A16_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A16_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A16_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_A16_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A16_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_A16_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_A16_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A16_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A16_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A16_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_A16_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A16_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_A17_0  
#define PINMUX_AUX_GMI_A17_0                    _MK_ADDR_CONST(0x3234)
#define PINMUX_AUX_GMI_A17_0_SECURE                     0x0
#define PINMUX_AUX_GMI_A17_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_A17_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_A17_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A17_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A17_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A17_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_A17_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A17_0_PM_SHIFT)
#define PINMUX_AUX_GMI_A17_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_A17_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_A17_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_A17_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A17_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_A17_0_PM_UARTD                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A17_0_PM_SPI4                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A17_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A17_0_PM_DTV                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A17_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_A17_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A17_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_A17_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_A17_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A17_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A17_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_A17_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A17_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A17_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A17_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A17_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A17_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_A17_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_A17_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_A17_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A17_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A17_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A17_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_A17_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_A17_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_A17_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A17_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A17_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_A17_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A17_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_A17_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_A17_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A17_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A17_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A17_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_A17_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A17_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_A18_0  
#define PINMUX_AUX_GMI_A18_0                    _MK_ADDR_CONST(0x3238)
#define PINMUX_AUX_GMI_A18_0_SECURE                     0x0
#define PINMUX_AUX_GMI_A18_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_A18_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_A18_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A18_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A18_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A18_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_A18_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A18_0_PM_SHIFT)
#define PINMUX_AUX_GMI_A18_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_A18_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_A18_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_A18_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A18_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_A18_0_PM_UARTD                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A18_0_PM_SPI4                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A18_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A18_0_PM_DTV                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A18_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_A18_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A18_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_A18_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_A18_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A18_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A18_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_A18_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A18_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A18_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A18_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A18_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A18_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_A18_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_A18_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_A18_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A18_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A18_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A18_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_A18_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_A18_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_A18_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A18_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A18_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_A18_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A18_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_A18_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_A18_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A18_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A18_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A18_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_A18_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A18_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_A19_0  
#define PINMUX_AUX_GMI_A19_0                    _MK_ADDR_CONST(0x323c)
#define PINMUX_AUX_GMI_A19_0_SECURE                     0x0
#define PINMUX_AUX_GMI_A19_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_A19_0_RESET_VAL                  _MK_MASK_CONST(0x32)
#define PINMUX_AUX_GMI_A19_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A19_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A19_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_A19_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_A19_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A19_0_PM_SHIFT)
#define PINMUX_AUX_GMI_A19_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_A19_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_A19_0_PM_DEFAULT                 _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_A19_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A19_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_PM_INIT_ENUM                       GMI
#define PINMUX_AUX_GMI_A19_0_PM_UARTD                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A19_0_PM_SPI4                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A19_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A19_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A19_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_A19_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_A19_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_A19_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_A19_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A19_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_A19_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_A19_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A19_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_A19_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_A19_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_A19_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A19_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_A19_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_A19_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_GMI_A19_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A19_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A19_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A19_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_A19_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_A19_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_A19_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A19_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_A19_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_A19_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_A19_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_A19_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_A19_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_A19_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_A19_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_A19_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_A19_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_A19_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_WR_N_0  
#define PINMUX_AUX_GMI_WR_N_0                   _MK_ADDR_CONST(0x3240)
#define PINMUX_AUX_GMI_WR_N_0_SECURE                    0x0
#define PINMUX_AUX_GMI_WR_N_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_WR_N_0_RESET_VAL                         _MK_MASK_CONST(0x22)
#define PINMUX_AUX_GMI_WR_N_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WR_N_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WR_N_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_WR_N_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WR_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_WR_N_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_WR_N_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_WR_N_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_WR_N_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WR_N_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_WR_N_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WR_N_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WR_N_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WR_N_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_WR_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_WR_N_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WR_N_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_WR_N_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_WR_N_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WR_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WR_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_WR_N_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_WR_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_WR_N_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_WR_N_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_WR_N_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_WR_N_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_OE_N_0  
#define PINMUX_AUX_GMI_OE_N_0                   _MK_ADDR_CONST(0x3244)
#define PINMUX_AUX_GMI_OE_N_0_SECURE                    0x0
#define PINMUX_AUX_GMI_OE_N_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GMI_OE_N_0_RESET_VAL                         _MK_MASK_CONST(0x22)
#define PINMUX_AUX_GMI_OE_N_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_OE_N_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_OE_N_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_OE_N_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_OE_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_OE_N_0_PM_RANGE                  1:0
#define PINMUX_AUX_GMI_OE_N_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GMI_OE_N_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_OE_N_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_OE_N_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_PM_INIT_ENUM                      GMI
#define PINMUX_AUX_GMI_OE_N_0_PM_RSVD1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_OE_N_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_OE_N_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_OE_N_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_OE_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GMI_OE_N_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GMI_OE_N_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GMI_OE_N_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_OE_N_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_OE_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_OE_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_OE_N_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_OE_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GMI_OE_N_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GMI_OE_N_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GMI_OE_N_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_OE_N_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_DQS_0  
#define PINMUX_AUX_GMI_DQS_0                    _MK_ADDR_CONST(0x3248)
#define PINMUX_AUX_GMI_DQS_0_SECURE                     0x0
#define PINMUX_AUX_GMI_DQS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_GMI_DQS_0_RESET_VAL                  _MK_MASK_CONST(0x20)
#define PINMUX_AUX_GMI_DQS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_DQS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_DQS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_DQS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_DQS_0_PM_SHIFT)
#define PINMUX_AUX_GMI_DQS_0_PM_RANGE                   1:0
#define PINMUX_AUX_GMI_DQS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_GMI_DQS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_DQS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PM_INIT_ENUM                       RSVD1
#define PINMUX_AUX_GMI_DQS_0_PM_RSVD1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_DQS_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_DQS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_DQS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_DQS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_DQS_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_DQS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_GMI_DQS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_GMI_DQS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_DQS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_GMI_DQS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_DQS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_DQS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_DQS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_DQS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_DQS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_DQS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_DQS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_DQS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_DQS_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_DQS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_GMI_DQS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_GMI_DQS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_DQS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_DQS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_GMI_DQS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_DQS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GMI_RST_N_0  
#define PINMUX_AUX_GMI_RST_N_0                  _MK_ADDR_CONST(0x324c)
#define PINMUX_AUX_GMI_RST_N_0_SECURE                   0x0
#define PINMUX_AUX_GMI_RST_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GMI_RST_N_0_RESET_VAL                        _MK_MASK_CONST(0x2a)
#define PINMUX_AUX_GMI_RST_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_RST_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_RST_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GMI_RST_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_GMI_RST_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_GMI_RST_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GMI_RST_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_RST_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_RST_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_PM_INIT_ENUM                     GMI
#define PINMUX_AUX_GMI_RST_N_0_PM_NAND                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_PM_NAND_ALT                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_RST_N_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_RST_N_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_RST_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GMI_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GMI_RST_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GMI_RST_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GMI_RST_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GMI_RST_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GMI_RST_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GMI_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GMI_RST_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GMI_RST_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GMI_RST_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GMI_RST_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN2_I2C_SCL_0  
#define PINMUX_AUX_GEN2_I2C_SCL_0                       _MK_ADDR_CONST(0x3250)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_HDMI                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_GMI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN2_I2C_SDA_0  
#define PINMUX_AUX_GEN2_I2C_SDA_0                       _MK_ADDR_CONST(0x3254)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_HDMI                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_GMI                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CLK_0  
#define PINMUX_AUX_SDMMC4_CLK_0                 _MK_ADDR_CONST(0x3258)
#define PINMUX_AUX_SDMMC4_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x128)
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_VI_ALT3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_NAND                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_GMI                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SDMMC4                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CMD_0  
#define PINMUX_AUX_SDMMC4_CMD_0                 _MK_ADDR_CONST(0x325c)
#define PINMUX_AUX_SDMMC4_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_I2C3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_NAND                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_GMI                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SDMMC4                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT0_0  
#define PINMUX_AUX_SDMMC4_DAT0_0                        _MK_ADDR_CONST(0x3260)
#define PINMUX_AUX_SDMMC4_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_UARTE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT1_0  
#define PINMUX_AUX_SDMMC4_DAT1_0                        _MK_ADDR_CONST(0x3264)
#define PINMUX_AUX_SDMMC4_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_UARTE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT2_0  
#define PINMUX_AUX_SDMMC4_DAT2_0                        _MK_ADDR_CONST(0x3268)
#define PINMUX_AUX_SDMMC4_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_UARTE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT3_0  
#define PINMUX_AUX_SDMMC4_DAT3_0                        _MK_ADDR_CONST(0x326c)
#define PINMUX_AUX_SDMMC4_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_UARTE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SPI3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT4_0  
#define PINMUX_AUX_SDMMC4_DAT4_0                        _MK_ADDR_CONST(0x3270)
#define PINMUX_AUX_SDMMC4_DAT4_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_I2C3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_I2S4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT5_0  
#define PINMUX_AUX_SDMMC4_DAT5_0                        _MK_ADDR_CONST(0x3274)
#define PINMUX_AUX_SDMMC4_DAT5_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_VGP3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_I2S4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT6_0  
#define PINMUX_AUX_SDMMC4_DAT6_0                        _MK_ADDR_CONST(0x3278)
#define PINMUX_AUX_SDMMC4_DAT6_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_VGP4                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_I2S4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT7_0  
#define PINMUX_AUX_SDMMC4_DAT7_0                        _MK_ADDR_CONST(0x327c)
#define PINMUX_AUX_SDMMC4_DAT7_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_VAL                      _MK_MASK_CONST(0x122)
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_INIT_ENUM                   GMI
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_VGP5                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_I2S4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_GMI                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_RST_N_0  
#define PINMUX_AUX_SDMMC4_RST_N_0                       _MK_ADDR_CONST(0x3280)
#define PINMUX_AUX_SDMMC4_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_SDMMC4_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x12b)
#define PINMUX_AUX_SDMMC4_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_READ_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_INIT_ENUM                  POPSDMMC4
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_VGP6                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_RST_N_0_PM_POPSDMMC4                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_INIT_ENUM                        PULL_UP
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_SHIFT                        _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_RANGE                        8:8
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_INIT_ENUM                    IORESET
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_RST_N_0_IO_RESET_IORESET                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_MCLK_0  
#define PINMUX_AUX_CAM_MCLK_0                   _MK_ADDR_CONST(0x3284)
#define PINMUX_AUX_CAM_MCLK_0_SECURE                    0x0
#define PINMUX_AUX_CAM_MCLK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CAM_MCLK_0_RESET_VAL                         _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_CAM_MCLK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM_MCLK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_PM_RANGE                  1:0
#define PINMUX_AUX_CAM_MCLK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CAM_MCLK_0_PM_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CAM_MCLK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_MCLK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PM_INIT_ENUM                      VI_ALT3
#define PINMUX_AUX_CAM_MCLK_0_PM_VI                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PM_VI_ALT1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_MCLK_0_PM_VI_ALT3                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PM_POPSDMMC4                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_MCLK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CAM_MCLK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CAM_MCLK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_CAM_MCLK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_MCLK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_MCLK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CAM_MCLK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CAM_MCLK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_MCLK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PCC1_0  
#define PINMUX_AUX_GPIO_PCC1_0                  _MK_ADDR_CONST(0x3288)
#define PINMUX_AUX_GPIO_PCC1_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PCC1_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PCC1_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PCC1_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PCC1_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PCC1_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC1_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC1_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC1_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB0_0  
#define PINMUX_AUX_GPIO_PBB0_0                  _MK_ADDR_CONST(0x328c)
#define PINMUX_AUX_GPIO_PBB0_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB0_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB0_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB0_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB0_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB0_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB0_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB0_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB0_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SCL_0  
#define PINMUX_AUX_CAM_I2C_SCL_0                        _MK_ADDR_CONST(0x3290)
#define PINMUX_AUX_CAM_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_VGP1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_I2C3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_POPSDMMC4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SDA_0  
#define PINMUX_AUX_CAM_I2C_SDA_0                        _MK_ADDR_CONST(0x3294)
#define PINMUX_AUX_CAM_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_VGP2                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_I2C3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_POPSDMMC4                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB3_0  
#define PINMUX_AUX_GPIO_PBB3_0                  _MK_ADDR_CONST(0x3298)
#define PINMUX_AUX_GPIO_PBB3_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB3_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB3_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB3_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB3_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB3_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_VGP3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB3_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB3_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB3_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB4_0  
#define PINMUX_AUX_GPIO_PBB4_0                  _MK_ADDR_CONST(0x329c)
#define PINMUX_AUX_GPIO_PBB4_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB4_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB4_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB4_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB4_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB4_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_VGP4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB4_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB4_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB4_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB5_0  
#define PINMUX_AUX_GPIO_PBB5_0                  _MK_ADDR_CONST(0x32a0)
#define PINMUX_AUX_GPIO_PBB5_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB5_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB5_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB5_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB5_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB5_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_VGP5                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB5_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB5_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB5_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB6_0  
#define PINMUX_AUX_GPIO_PBB6_0                  _MK_ADDR_CONST(0x32a4)
#define PINMUX_AUX_GPIO_PBB6_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB6_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB6_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB6_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB6_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB6_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_VGP6                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PM_DISPLAYA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB6_0_PM_DISPLAYB                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB6_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB6_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PBB7_0  
#define PINMUX_AUX_GPIO_PBB7_0                  _MK_ADDR_CONST(0x32a8)
#define PINMUX_AUX_GPIO_PBB7_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PBB7_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PBB7_0_RESET_VAL                        _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PBB7_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB7_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PBB7_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PBB7_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB7_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PBB7_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PBB7_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PBB7_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PBB7_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PCC2_0  
#define PINMUX_AUX_GPIO_PCC2_0                  _MK_ADDR_CONST(0x32ac)
#define PINMUX_AUX_GPIO_PCC2_0_SECURE                   0x0
#define PINMUX_AUX_GPIO_PCC2_0_WORD_COUNT                       0x1
#define PINMUX_AUX_GPIO_PCC2_0_RESET_VAL                        _MK_MASK_CONST(0x28)
#define PINMUX_AUX_GPIO_PCC2_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_PM_RANGE                 1:0
#define PINMUX_AUX_GPIO_PCC2_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_GPIO_PCC2_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC2_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PM_POPSDMMC4                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PCC2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PCC2_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PCC2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PCC2_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_JTAG_RTCK_0  
#define PINMUX_AUX_JTAG_RTCK_0                  _MK_ADDR_CONST(0x32b0)
#define PINMUX_AUX_JTAG_RTCK_0_SECURE                   0x0
#define PINMUX_AUX_JTAG_RTCK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_JTAG_RTCK_0_RESET_VAL                        _MK_MASK_CONST(0x28)
#define PINMUX_AUX_JTAG_RTCK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RANGE                 1:0
#define PINMUX_AUX_JTAG_RTCK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RTCK                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SCL_0  
#define PINMUX_AUX_PWR_I2C_SCL_0                        _MK_ADDR_CONST(0x32b4)
#define PINMUX_AUX_PWR_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x60)
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SDA_0  
#define PINMUX_AUX_PWR_I2C_SDA_0                        _MK_ADDR_CONST(0x32b8)
#define PINMUX_AUX_PWR_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x60)
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW0_0  
#define PINMUX_AUX_KB_ROW0_0                    _MK_ADDR_CONST(0x32bc)
#define PINMUX_AUX_KB_ROW0_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW0_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW1_0  
#define PINMUX_AUX_KB_ROW1_0                    _MK_ADDR_CONST(0x32c0)
#define PINMUX_AUX_KB_ROW1_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW1_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW2_0  
#define PINMUX_AUX_KB_ROW2_0                    _MK_ADDR_CONST(0x32c4)
#define PINMUX_AUX_KB_ROW2_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW2_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW3_0  
#define PINMUX_AUX_KB_ROW3_0                    _MK_ADDR_CONST(0x32c8)
#define PINMUX_AUX_KB_ROW3_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW3_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW3_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW3_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW3_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW3_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW3_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW3_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW3_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW3_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW3_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW3_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW3_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW3_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW3_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW3_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW3_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW3_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW3_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW3_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW3_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW3_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW3_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW3_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW3_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW3_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW3_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW4_0  
#define PINMUX_AUX_KB_ROW4_0                    _MK_ADDR_CONST(0x32cc)
#define PINMUX_AUX_KB_ROW4_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW4_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW4_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW4_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW4_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW4_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW4_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW4_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW4_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW4_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW4_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW4_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW4_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW4_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW4_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW4_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW4_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW4_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW4_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW4_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW4_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW4_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW4_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW4_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW4_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW4_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW4_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW5_0  
#define PINMUX_AUX_KB_ROW5_0                    _MK_ADDR_CONST(0x32d0)
#define PINMUX_AUX_KB_ROW5_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW5_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW5_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW5_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW5_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW5_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW5_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW5_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW5_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW5_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PM_OWR                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW5_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW5_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW5_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW5_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW5_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW5_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW5_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW5_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW5_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW5_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW5_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW5_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW5_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW5_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW5_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW5_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW5_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW6_0  
#define PINMUX_AUX_KB_ROW6_0                    _MK_ADDR_CONST(0x32d4)
#define PINMUX_AUX_KB_ROW6_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW6_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW6_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW6_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW6_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW6_0_PM_SDMMC2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW6_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW6_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW6_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW7_0  
#define PINMUX_AUX_KB_ROW7_0                    _MK_ADDR_CONST(0x32d8)
#define PINMUX_AUX_KB_ROW7_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW7_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW7_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW7_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW7_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW7_0_PM_SDMMC2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW7_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW7_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW7_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW8_0  
#define PINMUX_AUX_KB_ROW8_0                    _MK_ADDR_CONST(0x32dc)
#define PINMUX_AUX_KB_ROW8_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW8_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW8_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW8_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW8_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW8_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW8_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW8_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW8_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW8_0_PM_SDMMC2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW8_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW8_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW8_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW8_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW8_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW8_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW8_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW8_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW8_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW8_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW8_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW8_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW8_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW8_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW8_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW8_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW8_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW9_0  
#define PINMUX_AUX_KB_ROW9_0                    _MK_ADDR_CONST(0x32e0)
#define PINMUX_AUX_KB_ROW9_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW9_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW9_0_RESET_VAL                  _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW9_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW9_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW9_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW9_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW9_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW9_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW9_0_PM_SDMMC2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW9_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW9_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW9_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW9_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW9_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW9_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW9_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW9_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW9_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW9_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW9_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW9_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW9_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW9_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW9_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW9_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW9_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW10_0  
#define PINMUX_AUX_KB_ROW10_0                   _MK_ADDR_CONST(0x32e4)
#define PINMUX_AUX_KB_ROW10_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW10_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW10_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW10_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW10_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW10_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW10_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW10_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW10_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW10_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW10_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW10_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW10_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW10_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW10_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW10_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW10_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW10_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW10_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW10_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW10_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW10_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW10_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW10_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW10_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW10_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW10_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW11_0  
#define PINMUX_AUX_KB_ROW11_0                   _MK_ADDR_CONST(0x32e8)
#define PINMUX_AUX_KB_ROW11_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW11_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW11_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW11_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW11_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW11_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW11_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW11_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW11_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW11_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW11_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW11_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW11_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW11_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW11_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW11_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW11_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW11_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW11_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW11_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW11_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW11_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW11_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW11_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW11_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW11_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW11_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW12_0  
#define PINMUX_AUX_KB_ROW12_0                   _MK_ADDR_CONST(0x32ec)
#define PINMUX_AUX_KB_ROW12_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW12_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW12_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW12_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW12_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW12_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW12_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW12_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW12_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW12_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW12_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW12_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW12_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW12_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW12_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW12_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW12_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW12_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW12_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW12_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW12_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW12_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW12_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW12_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW12_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW12_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW12_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW13_0  
#define PINMUX_AUX_KB_ROW13_0                   _MK_ADDR_CONST(0x32f0)
#define PINMUX_AUX_KB_ROW13_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW13_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW13_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW13_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW13_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW13_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW13_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW13_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW13_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW13_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW13_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW13_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW13_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW13_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW13_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW13_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW13_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW13_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW13_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW13_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW13_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW13_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW13_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW13_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW13_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW13_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW13_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW14_0  
#define PINMUX_AUX_KB_ROW14_0                   _MK_ADDR_CONST(0x32f4)
#define PINMUX_AUX_KB_ROW14_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW14_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW14_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW14_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW14_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW14_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW14_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW14_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW14_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW14_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW14_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW14_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW14_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW14_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW14_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW14_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW14_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW14_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW14_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW14_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW14_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW14_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW14_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW14_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW14_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW14_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW14_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW15_0  
#define PINMUX_AUX_KB_ROW15_0                   _MK_ADDR_CONST(0x32f8)
#define PINMUX_AUX_KB_ROW15_0_SECURE                    0x0
#define PINMUX_AUX_KB_ROW15_0_WORD_COUNT                        0x1
#define PINMUX_AUX_KB_ROW15_0_RESET_VAL                         _MK_MASK_CONST(0x24)
#define PINMUX_AUX_KB_ROW15_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW15_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW15_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_PM_RANGE                  1:0
#define PINMUX_AUX_KB_ROW15_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_KB_ROW15_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW15_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PM_KBC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PM_NAND                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW15_0_PM_SDMMC2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PM_MIO                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW15_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW15_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_KB_ROW15_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW15_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW15_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_KB_ROW15_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW15_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW15_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW15_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW15_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW15_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW15_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_KB_ROW15_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_KB_ROW15_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW15_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_KB_ROW15_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW15_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL0_0  
#define PINMUX_AUX_KB_COL0_0                    _MK_ADDR_CONST(0x32fc)
#define PINMUX_AUX_KB_COL0_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL0_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PM_EMC_DLL                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL1_0  
#define PINMUX_AUX_KB_COL1_0                    _MK_ADDR_CONST(0x3300)
#define PINMUX_AUX_KB_COL1_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL1_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PM_EMC_DLL                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL2_0  
#define PINMUX_AUX_KB_COL2_0                    _MK_ADDR_CONST(0x3304)
#define PINMUX_AUX_KB_COL2_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL2_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL3_0  
#define PINMUX_AUX_KB_COL3_0                    _MK_ADDR_CONST(0x3308)
#define PINMUX_AUX_KB_COL3_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL3_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL3_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL3_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL3_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL3_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL3_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL3_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL3_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL3_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL3_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PM_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL3_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL3_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL3_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL3_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL3_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL3_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL3_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL3_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL3_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL3_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL3_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL3_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL3_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL3_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL3_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL3_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL3_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL3_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL3_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL3_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL3_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL3_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL3_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL3_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL3_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL3_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL3_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL4_0  
#define PINMUX_AUX_KB_COL4_0                    _MK_ADDR_CONST(0x330c)
#define PINMUX_AUX_KB_COL4_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL4_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL4_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL4_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL4_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL4_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL4_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL4_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL4_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL4_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL4_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PM_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL4_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL4_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL4_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL4_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL4_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL4_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL4_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL4_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL4_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL4_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL4_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL4_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL4_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL4_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL4_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL4_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL4_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL4_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL4_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL4_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL4_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL4_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL4_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL4_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL4_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL4_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL4_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL5_0  
#define PINMUX_AUX_KB_COL5_0                    _MK_ADDR_CONST(0x3310)
#define PINMUX_AUX_KB_COL5_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL5_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL5_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL5_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL5_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL5_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL5_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL5_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL5_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL5_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL5_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PM_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL5_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL5_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL5_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL5_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL5_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL5_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL5_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL5_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL5_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL5_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL5_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL5_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL5_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL5_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL5_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL5_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL5_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL5_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL5_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL5_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL5_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL5_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL5_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL5_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL5_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL5_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL5_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL6_0  
#define PINMUX_AUX_KB_COL6_0                    _MK_ADDR_CONST(0x3314)
#define PINMUX_AUX_KB_COL6_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL6_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL6_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL6_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL6_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL6_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL6_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL6_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL6_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL6_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL6_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL6_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL6_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL6_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL6_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL6_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL6_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL6_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL6_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL6_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL6_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL6_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL6_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL6_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL6_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL6_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL6_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL6_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL6_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL6_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL6_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL6_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL6_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL6_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL6_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL6_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL6_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL6_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL7_0  
#define PINMUX_AUX_KB_COL7_0                    _MK_ADDR_CONST(0x3318)
#define PINMUX_AUX_KB_COL7_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL7_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL7_0_RESET_VAL                  _MK_MASK_CONST(0x28)
#define PINMUX_AUX_KB_COL7_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL7_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL7_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL7_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL7_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL7_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL7_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PM_NAND                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL7_0_PM_TRACE                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PM_MIO                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL7_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL7_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL7_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL7_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL7_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL7_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL7_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL7_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL7_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL7_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL7_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL7_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL7_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_INIT_ENUM                 NORMAL
#define PINMUX_AUX_KB_COL7_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL7_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL7_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL7_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL7_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL7_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL7_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL7_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL7_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL7_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL7_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL7_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL7_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL7_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK_32K_OUT_0  
#define PINMUX_AUX_CLK_32K_OUT_0                        _MK_ADDR_CONST(0x331c)
#define PINMUX_AUX_CLK_32K_OUT_0_SECURE                         0x0
#define PINMUX_AUX_CLK_32K_OUT_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CLK_32K_OUT_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK_32K_OUT_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RANGE                       1:0
#define PINMUX_AUX_CLK_32K_OUT_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CLK_32K_OUT_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_BLINK                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_OUT_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_OUT_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SYS_CLK_REQ_0  
#define PINMUX_AUX_SYS_CLK_REQ_0                        _MK_ADDR_CONST(0x3320)
#define PINMUX_AUX_SYS_CLK_REQ_0_SECURE                         0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SYS_CLK_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_SYS_CLK_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SYS_CLK_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SYS_CLK_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SYS_CLK_REQ_0_PM_SHIFT)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_SYSCLK                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SYS_CLK_REQ_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SYS_CLK_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SYS_CLK_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SYS_CLK_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SYS_CLK_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CORE_PWR_REQ_0  
#define PINMUX_AUX_CORE_PWR_REQ_0                       _MK_ADDR_CONST(0x3324)
#define PINMUX_AUX_CORE_PWR_REQ_0_SECURE                        0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_WORD_COUNT                    0x1
#define PINMUX_AUX_CORE_PWR_REQ_0_RESET_VAL                     _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CORE_PWR_REQ_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CORE_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_RANGE                      1:0
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CORE_PWR_REQ_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CORE_PWR_REQ_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CPU_PWR_REQ_0  
#define PINMUX_AUX_CPU_PWR_REQ_0                        _MK_ADDR_CONST(0x3328)
#define PINMUX_AUX_CPU_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_INT_N_0  
#define PINMUX_AUX_PWR_INT_N_0                  _MK_ADDR_CONST(0x332c)
#define PINMUX_AUX_PWR_INT_N_0_SECURE                   0x0
#define PINMUX_AUX_PWR_INT_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_PWR_INT_N_0_RESET_VAL                        _MK_MASK_CONST(0x20)
#define PINMUX_AUX_PWR_INT_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PM_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_PWR_INT_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_PWR_INT_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_PWR_INT_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_PWR_INT_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK_32K_IN_0  
#define PINMUX_AUX_CLK_32K_IN_0                 _MK_ADDR_CONST(0x3330)
#define PINMUX_AUX_CLK_32K_IN_0_SECURE                  0x0
#define PINMUX_AUX_CLK_32K_IN_0_WORD_COUNT                      0x1
#define PINMUX_AUX_CLK_32K_IN_0_RESET_VAL                       _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK_32K_IN_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RANGE                        1:0
#define PINMUX_AUX_CLK_32K_IN_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_OWR_0  
#define PINMUX_AUX_OWR_0                        _MK_ADDR_CONST(0x3334)
#define PINMUX_AUX_OWR_0_SECURE                         0x0
#define PINMUX_AUX_OWR_0_WORD_COUNT                     0x1
#define PINMUX_AUX_OWR_0_RESET_VAL                      _MK_MASK_CONST(0x28)
#define PINMUX_AUX_OWR_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_OWR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_OWR_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_OWR_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_OWR_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_OWR_0_PM_SHIFT)
#define PINMUX_AUX_OWR_0_PM_RANGE                       1:0
#define PINMUX_AUX_OWR_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_OWR_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_OWR_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PM_INIT_ENUM                   OWR
#define PINMUX_AUX_OWR_0_PM_OWR                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_OWR_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_OWR_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_OWR_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_OWR_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_OWR_0_PUPD_SHIFT)
#define PINMUX_AUX_OWR_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_OWR_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_OWR_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_OWR_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_OWR_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_OWR_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_OWR_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_OWR_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_OWR_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_OWR_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_TRISTATE_SHIFT)
#define PINMUX_AUX_OWR_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_OWR_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_OWR_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_OWR_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_OWR_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_OWR_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_E_INPUT_SHIFT)
#define PINMUX_AUX_OWR_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_OWR_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_OWR_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_OWR_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_OWR_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_OWR_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_OWR_0_LOCK_SHIFT)
#define PINMUX_AUX_OWR_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_OWR_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_OWR_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_OWR_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_OWR_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_OWR_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_OWR_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_FS_0  
#define PINMUX_AUX_DAP1_FS_0                    _MK_ADDR_CONST(0x3338)
#define PINMUX_AUX_DAP1_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP1_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP1_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP1_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_I2S0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PM_GMI                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PM_SDMMC2                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP1_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP1_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP1_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP1_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DIN_0  
#define PINMUX_AUX_DAP1_DIN_0                   _MK_ADDR_CONST(0x333c)
#define PINMUX_AUX_DAP1_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP1_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP1_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP1_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_I2S0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_HDA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PM_GMI                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PM_SDMMC2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP1_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP1_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP1_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DOUT_0  
#define PINMUX_AUX_DAP1_DOUT_0                  _MK_ADDR_CONST(0x3340)
#define PINMUX_AUX_DAP1_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SDMMC2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_SCLK_0  
#define PINMUX_AUX_DAP1_SCLK_0                  _MK_ADDR_CONST(0x3344)
#define PINMUX_AUX_DAP1_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PM_GMI                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SDMMC2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK1_REQ_0  
#define PINMUX_AUX_CLK1_REQ_0                   _MK_ADDR_CONST(0x3348)
#define PINMUX_AUX_CLK1_REQ_0_SECURE                    0x0
#define PINMUX_AUX_CLK1_REQ_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK1_REQ_0_RESET_VAL                         _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK1_REQ_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_REQ_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_REQ_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_REQ_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CLK1_REQ_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK1_REQ_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK1_REQ_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_REQ_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PM_DAP                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_PM_DAP1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_REQ_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_REQ_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_REQ_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK1_REQ_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_REQ_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_CLK1_REQ_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_REQ_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_REQ_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK1_REQ_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_REQ_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK1_REQ_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_REQ_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK1_OUT_0  
#define PINMUX_AUX_CLK1_OUT_0                   _MK_ADDR_CONST(0x334c)
#define PINMUX_AUX_CLK1_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK1_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK1_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CLK1_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK1_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK1_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_EXTPERIPH1                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK1_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_CLK1_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK1_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPDIF_IN_0  
#define PINMUX_AUX_SPDIF_IN_0                   _MK_ADDR_CONST(0x3350)
#define PINMUX_AUX_SPDIF_IN_0_SECURE                    0x0
#define PINMUX_AUX_SPDIF_IN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPDIF_IN_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPDIF_IN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_IN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_IN_0_PM_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPDIF_IN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPDIF_IN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_IN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PM_SPDIF                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PM_DAP2                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_IN_0_PM_I2C1                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PM_DAPSDMMC2                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_IN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPDIF_IN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPDIF_IN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_SPDIF_IN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_IN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_IN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPDIF_IN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPDIF_IN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_IN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPDIF_OUT_0  
#define PINMUX_AUX_SPDIF_OUT_0                  _MK_ADDR_CONST(0x3354)
#define PINMUX_AUX_SPDIF_OUT_0_SECURE                   0x0
#define PINMUX_AUX_SPDIF_OUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPDIF_OUT_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPDIF_OUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_OUT_0_PM_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPDIF_OUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPDIF_OUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_SPDIF                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_OUT_0_PM_I2C1                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PM_DAPSDMMC2                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPDIF_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPDIF_OUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPDIF_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPDIF_OUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_FS_0  
#define PINMUX_AUX_DAP2_FS_0                    _MK_ADDR_CONST(0x3358)
#define PINMUX_AUX_DAP2_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP2_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP2_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP2_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_I2S1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PM_GMI                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP2_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP2_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP2_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP2_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DIN_0  
#define PINMUX_AUX_DAP2_DIN_0                   _MK_ADDR_CONST(0x335c)
#define PINMUX_AUX_DAP2_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP2_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP2_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP2_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_I2S1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_HDA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PM_GMI                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP2_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP2_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP2_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DOUT_0  
#define PINMUX_AUX_DAP2_DOUT_0                  _MK_ADDR_CONST(0x3360)
#define PINMUX_AUX_DAP2_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PM_GMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_SCLK_0  
#define PINMUX_AUX_DAP2_SCLK_0                  _MK_ADDR_CONST(0x3364)
#define PINMUX_AUX_DAP2_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_HDA                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PM_GMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_MOSI_0  
#define PINMUX_AUX_SPI2_MOSI_0                  _MK_ADDR_CONST(0x3368)
#define PINMUX_AUX_SPI2_MOSI_0_SECURE                   0x0
#define PINMUX_AUX_SPI2_MOSI_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI2_MOSI_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI2_MOSI_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MOSI_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI2_MOSI_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI2_MOSI_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SPI6                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SPI2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SPI3                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PM_GMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MOSI_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_MISO_0  
#define PINMUX_AUX_SPI2_MISO_0                  _MK_ADDR_CONST(0x336c)
#define PINMUX_AUX_SPI2_MISO_0_SECURE                   0x0
#define PINMUX_AUX_SPI2_MISO_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI2_MISO_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI2_MISO_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MISO_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI2_MISO_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI2_MISO_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MISO_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_SPI6                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PM_SPI2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MISO_0_PM_SPI3                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PM_GMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MISO_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MISO_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI2_MISO_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MISO_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_SPI2_MISO_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MISO_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI2_MISO_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_CS0_N_0  
#define PINMUX_AUX_SPI2_CS0_N_0                 _MK_ADDR_CONST(0x3370)
#define PINMUX_AUX_SPI2_CS0_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS0_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS0_N_0_RESET_VAL                       _MK_MASK_CONST(0x28)
#define PINMUX_AUX_SPI2_CS0_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS0_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS0_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SPI6                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SPI2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SPI3                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_GMI                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_SCK_0  
#define PINMUX_AUX_SPI2_SCK_0                   _MK_ADDR_CONST(0x3374)
#define PINMUX_AUX_SPI2_SCK_0_SECURE                    0x0
#define PINMUX_AUX_SPI2_SCK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPI2_SCK_0_RESET_VAL                         _MK_MASK_CONST(0x28)
#define PINMUX_AUX_SPI2_SCK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_SCK_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPI2_SCK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_SCK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_SCK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_SPI6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PM_SPI2                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_SCK_0_PM_SPI3                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PM_GMI                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_SCK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPI2_SCK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_SCK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_SPI2_SCK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_SCK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPI2_SCK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI1_MOSI_0  
#define PINMUX_AUX_SPI1_MOSI_0                  _MK_ADDR_CONST(0x3378)
#define PINMUX_AUX_SPI1_MOSI_0_SECURE                   0x0
#define PINMUX_AUX_SPI1_MOSI_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI1_MOSI_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI1_MOSI_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MOSI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MOSI_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_MOSI_0_PM_SHIFT)
#define PINMUX_AUX_SPI1_MOSI_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI1_MOSI_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI1_MOSI_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_MOSI_0_PM_SPI2_ALT                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_MOSI_0_PM_GMI                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_MOSI_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_MOSI_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_MOSI_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MOSI_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MOSI_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_MOSI_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MOSI_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MOSI_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI1_SCK_0  
#define PINMUX_AUX_SPI1_SCK_0                   _MK_ADDR_CONST(0x337c)
#define PINMUX_AUX_SPI1_SCK_0_SECURE                    0x0
#define PINMUX_AUX_SPI1_SCK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPI1_SCK_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI1_SCK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_SCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_SCK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_SCK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_SCK_0_PM_SHIFT)
#define PINMUX_AUX_SPI1_SCK_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPI1_SCK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPI1_SCK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_SCK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_PM_SPI2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_PM_SPI1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_SCK_0_PM_SPI2_ALT                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_SCK_0_PM_GMI                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_SCK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPI1_SCK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPI1_SCK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_SPI1_SCK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_SCK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_SCK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPI1_SCK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPI1_SCK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPI1_SCK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_SCK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI1_CS0_N_0  
#define PINMUX_AUX_SPI1_CS0_N_0                 _MK_ADDR_CONST(0x3380)
#define PINMUX_AUX_SPI1_CS0_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI1_CS0_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI1_CS0_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI1_CS0_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_CS0_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_CS0_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI1_CS0_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI1_CS0_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SPI1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_SPI2_ALT                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_CS0_N_0_PM_GMI                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_CS0_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_CS0_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI1_MISO_0  
#define PINMUX_AUX_SPI1_MISO_0                  _MK_ADDR_CONST(0x3384)
#define PINMUX_AUX_SPI1_MISO_0_SECURE                   0x0
#define PINMUX_AUX_SPI1_MISO_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI1_MISO_0_RESET_VAL                        _MK_MASK_CONST(0x35)
#define PINMUX_AUX_SPI1_MISO_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MISO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MISO_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI1_MISO_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_MISO_0_PM_SHIFT)
#define PINMUX_AUX_SPI1_MISO_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI1_MISO_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI1_MISO_0_PM_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_MISO_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_PM_INIT_ENUM                     SPI1
#define PINMUX_AUX_SPI1_MISO_0_PM_SPI3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_MISO_0_PM_SPI2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_MISO_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_MISO_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI1_MISO_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI1_MISO_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI1_MISO_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_SPI1_MISO_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI1_MISO_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MISO_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MISO_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI1_MISO_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI1_MISO_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI1_MISO_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI1_MISO_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI1_MISO_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI1_MISO_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_CS1_N_0  
#define PINMUX_AUX_SPI2_CS1_N_0                 _MK_ADDR_CONST(0x3388)
#define PINMUX_AUX_SPI2_CS1_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS1_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS1_N_0_RESET_VAL                       _MK_MASK_CONST(0x39)
#define PINMUX_AUX_SPI2_CS1_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS1_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS1_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS1_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SPI2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SPI2_ALT                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_I2C1                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS1_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_CS2_N_0  
#define PINMUX_AUX_SPI2_CS2_N_0                 _MK_ADDR_CONST(0x338c)
#define PINMUX_AUX_SPI2_CS2_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS2_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS2_N_0_RESET_VAL                       _MK_MASK_CONST(0x39)
#define PINMUX_AUX_SPI2_CS2_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS2_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS2_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS2_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SPI2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SPI2_ALT                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_I2C1                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS2_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CLK_0  
#define PINMUX_AUX_SDMMC3_CLK_0                 _MK_ADDR_CONST(0x3390)
#define PINMUX_AUX_SDMMC3_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_0_PM_UARTA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_PWM2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SDMMC3                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SPI3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CMD_0  
#define PINMUX_AUX_SDMMC3_CMD_0                 _MK_ADDR_CONST(0x3394)
#define PINMUX_AUX_SDMMC3_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CMD_0_PM_UARTA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_PWM3                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SDMMC3                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SPI2                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT0_0  
#define PINMUX_AUX_SDMMC3_DAT0_0                        _MK_ADDR_CONST(0x3398)
#define PINMUX_AUX_SDMMC3_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT1_0  
#define PINMUX_AUX_SDMMC3_DAT1_0                        _MK_ADDR_CONST(0x339c)
#define PINMUX_AUX_SDMMC3_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT2_0  
#define PINMUX_AUX_SDMMC3_DAT2_0                        _MK_ADDR_CONST(0x33a0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_PWM1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT3_0  
#define PINMUX_AUX_SDMMC3_DAT3_0                        _MK_ADDR_CONST(0x33a4)
#define PINMUX_AUX_SDMMC3_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_PWM0                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SPI3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT4_0  
#define PINMUX_AUX_SDMMC3_DAT4_0                        _MK_ADDR_CONST(0x33a8)
#define PINMUX_AUX_SDMMC3_DAT4_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT4_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT4_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT4_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT4_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_PWM1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SPI4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT4_0_PM_SPI2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT4_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT4_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT4_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT4_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT5_0  
#define PINMUX_AUX_SDMMC3_DAT5_0                        _MK_ADDR_CONST(0x33ac)
#define PINMUX_AUX_SDMMC3_DAT5_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT5_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT5_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT5_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT5_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_PWM0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SPI4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT5_0_PM_SPI2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT5_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT5_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT5_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT5_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT6_0  
#define PINMUX_AUX_SDMMC3_DAT6_0                        _MK_ADDR_CONST(0x33b0)
#define PINMUX_AUX_SDMMC3_DAT6_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT6_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT6_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT6_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT6_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SPDIF                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SPI4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT6_0_PM_SPI2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT6_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT6_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT6_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT6_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT7_0  
#define PINMUX_AUX_SDMMC3_DAT7_0                        _MK_ADDR_CONST(0x33b4)
#define PINMUX_AUX_SDMMC3_DAT7_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT7_0_RESET_VAL                      _MK_MASK_CONST(0x3a)
#define PINMUX_AUX_SDMMC3_DAT7_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT7_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT7_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SPDIF                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SPI4                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SDMMC3                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT7_0_PM_SPI2                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT7_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT7_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT7_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT7_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L0_PRSNT_N_0  
#define PINMUX_AUX_PEX_L0_PRSNT_N_0                     _MK_ADDR_CONST(0x33b8)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_SECURE                      0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_WORD_COUNT                  0x1
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_RESET_VAL                   _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_RANGE                    1:0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_PCIE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_HDA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_INIT_ENUM                      NORMAL
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_PRSNT_N_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L0_RST_N_0  
#define PINMUX_AUX_PEX_L0_RST_N_0                       _MK_ADDR_CONST(0x33bc)
#define PINMUX_AUX_PEX_L0_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L0_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_PCIE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_HDA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L0_CLKREQ_N_0  
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0                    _MK_ADDR_CONST(0x33c0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_PCIE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L0_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_WAKE_N_0  
#define PINMUX_AUX_PEX_WAKE_N_0                 _MK_ADDR_CONST(0x33c4)
#define PINMUX_AUX_PEX_WAKE_N_0_SECURE                  0x0
#define PINMUX_AUX_PEX_WAKE_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_VAL                       _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_WAKE_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_PCIE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_HDA                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_WAKE_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_WAKE_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_WAKE_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_WAKE_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_PRSNT_N_0  
#define PINMUX_AUX_PEX_L1_PRSNT_N_0                     _MK_ADDR_CONST(0x33c8)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_SECURE                      0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_WORD_COUNT                  0x1
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_RESET_VAL                   _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_RANGE                    1:0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_PCIE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_HDA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_INIT_ENUM                      NORMAL
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_PRSNT_N_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_RST_N_0  
#define PINMUX_AUX_PEX_L1_RST_N_0                       _MK_ADDR_CONST(0x33cc)
#define PINMUX_AUX_PEX_L1_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L1_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_PCIE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_HDA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L1_CLKREQ_N_0  
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0                    _MK_ADDR_CONST(0x33d0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_PCIE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L1_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L2_PRSNT_N_0  
#define PINMUX_AUX_PEX_L2_PRSNT_N_0                     _MK_ADDR_CONST(0x33d4)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_SECURE                      0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_WORD_COUNT                  0x1
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_RESET_VAL                   _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_RANGE                    1:0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_PCIE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_HDA                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_INIT_ENUM                      NORMAL
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_PRSNT_N_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L2_RST_N_0  
#define PINMUX_AUX_PEX_L2_RST_N_0                       _MK_ADDR_CONST(0x33d8)
#define PINMUX_AUX_PEX_L2_RST_N_0_SECURE                        0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_WORD_COUNT                    0x1
#define PINMUX_AUX_PEX_L2_RST_N_0_RESET_VAL                     _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L2_RST_N_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_RST_N_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_RST_N_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_RST_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_RANGE                      1:0
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_PCIE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_HDA                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_RST_N_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_RST_N_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PEX_L2_CLKREQ_N_0  
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0                    _MK_ADDR_CONST(0x33dc)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SECURE                     0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_WORD_COUNT                         0x1
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_RESET_VAL                  _MK_MASK_CONST(0x30)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_RANGE                   1:0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_PCIE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_HDA                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_PEX_L2_CLKREQ_N_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_HDMI_CEC_0  
#define PINMUX_AUX_HDMI_CEC_0                   _MK_ADDR_CONST(0x33e0)
#define PINMUX_AUX_HDMI_CEC_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_CEC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_CEC_0_RESET_VAL                         _MK_MASK_CONST(0x60)
#define PINMUX_AUX_HDMI_CEC_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_CEC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_CEC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_CEC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_HDMI_CEC_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_INIT_ENUM                        NORMAL
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_HDMI_CEC_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_OD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_OD_RANGE                  6:6
#define PINMUX_AUX_HDMI_CEC_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_HDMI_CEC_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_CEC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARAPB_MISC_REGS(_op_) \
_op_(APB_MISC_PP_STRAPPING_OPT_A_0) \
_op_(APB_MISC_PP_CONFIG_CTL_0) \
_op_(APB_MISC_PP_MISC_SAVE_THE_DAY_0) \
_op_(APB_MISC_PP_PULLUPDOWN_REG_C_0) \
_op_(APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_CONTROL_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_STATUS_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0) \
_op_(APB_MISC_GP_HIDREV_0) \
_op_(APB_MISC_GP_ASDBGREG_0) \
_op_(APB_MISC_GP_OBSCTRL_0) \
_op_(APB_MISC_GP_OBSDATA_0) \
_op_(APB_MISC_GP_MIPI_PAD_CTRL_0) \
_op_(APB_MISC_GP_ASDBGREG2_0) \
_op_(APB_MISC_GP_ASDBGREG3_0) \
_op_(APB_MISC_GP_EMU_REVID_0) \
_op_(APB_MISC_GP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_AOCFG1PADCTRL_0) \
_op_(APB_MISC_GP_AOCFG2PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG1PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG2PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG3PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG4PADCTRL_0) \
_op_(APB_MISC_GP_ATCFG5PADCTRL_0) \
_op_(APB_MISC_GP_CDEV1CFGPADCTRL_0) \
_op_(APB_MISC_GP_CDEV2CFGPADCTRL_0) \
_op_(APB_MISC_GP_CSUSCFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP2CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP3CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP4CFGPADCTRL_0) \
_op_(APB_MISC_GP_DBGCFGPADCTRL_0) \
_op_(APB_MISC_GP_LCDCFG1PADCTRL_0) \
_op_(APB_MISC_GP_LCDCFG2PADCTRL_0) \
_op_(APB_MISC_GP_SDIO2CFGPADCTRL_0) \
_op_(APB_MISC_GP_SDIO3CFGPADCTRL_0) \
_op_(APB_MISC_GP_SPICFGPADCTRL_0) \
_op_(APB_MISC_GP_UAACFGPADCTRL_0) \
_op_(APB_MISC_GP_UABCFGPADCTRL_0) \
_op_(APB_MISC_GP_UART2CFGPADCTRL_0) \
_op_(APB_MISC_GP_UART3CFGPADCTRL_0) \
_op_(APB_MISC_GP_VICFG1PADCTRL_0) \
_op_(APB_MISC_GP_VIVTTGENPADCTRL_0) \
_op_(APB_MISC_GP_PADCTL_DFT_0) \
_op_(APB_MISC_GP_SDIO1CFGPADCTRL_0) \
_op_(APB_MISC_GP_CRTCFGPADCTRL_0) \
_op_(APB_MISC_GP_DDCCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMACFGPADCTRL_0) \
_op_(APB_MISC_GP_GMBCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMCCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMDCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMECFGPADCTRL_0) \
_op_(APB_MISC_GP_GMFCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMGCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMHCFGPADCTRL_0) \
_op_(APB_MISC_GP_OWRCFGPADCTRL_0) \
_op_(APB_MISC_GP_UADCFGPADCTRL_0) \
_op_(APB_MISC_GP_GPVCFGPADCTRL_0) \
_op_(APB_MISC_GP_DEV3CFGPADCTRL_0) \
_op_(APB_MISC_GP_SDMMC4_VTTGENPADCTRL_0) \
_op_(APB_MISC_GP_NONDDR_LPDDR_PADCTRL_0) \
_op_(APB_MISC_GP_CECCFGPADCTRL_0) \
_op_(APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_L2EMU_ADDR_0) \
_op_(APB_MISC_GP_L2EMU_BE_0) \
_op_(APB_MISC_GP_L2EMU_DATA0_0) \
_op_(APB_MISC_GP_L2EMU_DATA1_0) \
_op_(APB_MISC_GP_L2EMU_DATA2_0) \
_op_(APB_MISC_GP_L2EMU_DATA3_0) \
_op_(APB_MISC_GP_L2EMU_DATA4_0) \
_op_(APB_MISC_GP_L2EMU_DATA5_0) \
_op_(APB_MISC_GP_L2EMU_DATA6_0) \
_op_(APB_MISC_GP_L2EMU_DATA7_0) \
_op_(APB_MISC_GP_L2EMU_READ_0) \
_op_(APB_MISC_GP_L2EMU_WRITE_0) \
_op_(APB_MISC_GP_ECO_SCRATCH0_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_1_0) \
_op_(SATA_AUX_PAD_PLL_CNTL_2_0) \
_op_(SATA_AUX_MISC_CNTL_1_0) \
_op_(SATA_AUX_RX_STAT_INT_0) \
_op_(SATA_AUX_RX_STAT_SET_0) \
_op_(SATA_AUX_RX_STAT_CLR_0) \
_op_(SATA_AUX_SPARE_CFG0_0) \
_op_(PINMUX_AUX_ULPI_DATA0_0) \
_op_(PINMUX_AUX_ULPI_DATA1_0) \
_op_(PINMUX_AUX_ULPI_DATA2_0) \
_op_(PINMUX_AUX_ULPI_DATA3_0) \
_op_(PINMUX_AUX_ULPI_DATA4_0) \
_op_(PINMUX_AUX_ULPI_DATA5_0) \
_op_(PINMUX_AUX_ULPI_DATA6_0) \
_op_(PINMUX_AUX_ULPI_DATA7_0) \
_op_(PINMUX_AUX_ULPI_CLK_0) \
_op_(PINMUX_AUX_ULPI_DIR_0) \
_op_(PINMUX_AUX_ULPI_NXT_0) \
_op_(PINMUX_AUX_ULPI_STP_0) \
_op_(PINMUX_AUX_DAP3_FS_0) \
_op_(PINMUX_AUX_DAP3_DIN_0) \
_op_(PINMUX_AUX_DAP3_DOUT_0) \
_op_(PINMUX_AUX_DAP3_SCLK_0) \
_op_(PINMUX_AUX_GPIO_PV0_0) \
_op_(PINMUX_AUX_GPIO_PV1_0) \
_op_(PINMUX_AUX_SDMMC1_CLK_0) \
_op_(PINMUX_AUX_SDMMC1_CMD_0) \
_op_(PINMUX_AUX_SDMMC1_DAT3_0) \
_op_(PINMUX_AUX_SDMMC1_DAT2_0) \
_op_(PINMUX_AUX_SDMMC1_DAT1_0) \
_op_(PINMUX_AUX_SDMMC1_DAT0_0) \
_op_(PINMUX_AUX_GPIO_PV2_0) \
_op_(PINMUX_AUX_GPIO_PV3_0) \
_op_(PINMUX_AUX_CLK2_OUT_0) \
_op_(PINMUX_AUX_CLK2_REQ_0) \
_op_(PINMUX_AUX_LCD_PWR1_0) \
_op_(PINMUX_AUX_LCD_PWR2_0) \
_op_(PINMUX_AUX_LCD_SDIN_0) \
_op_(PINMUX_AUX_LCD_SDOUT_0) \
_op_(PINMUX_AUX_LCD_WR_N_0) \
_op_(PINMUX_AUX_LCD_CS0_N_0) \
_op_(PINMUX_AUX_LCD_DC0_0) \
_op_(PINMUX_AUX_LCD_SCK_0) \
_op_(PINMUX_AUX_LCD_PWR0_0) \
_op_(PINMUX_AUX_LCD_PCLK_0) \
_op_(PINMUX_AUX_LCD_DE_0) \
_op_(PINMUX_AUX_LCD_HSYNC_0) \
_op_(PINMUX_AUX_LCD_VSYNC_0) \
_op_(PINMUX_AUX_LCD_D0_0) \
_op_(PINMUX_AUX_LCD_D1_0) \
_op_(PINMUX_AUX_LCD_D2_0) \
_op_(PINMUX_AUX_LCD_D3_0) \
_op_(PINMUX_AUX_LCD_D4_0) \
_op_(PINMUX_AUX_LCD_D5_0) \
_op_(PINMUX_AUX_LCD_D6_0) \
_op_(PINMUX_AUX_LCD_D7_0) \
_op_(PINMUX_AUX_LCD_D8_0) \
_op_(PINMUX_AUX_LCD_D9_0) \
_op_(PINMUX_AUX_LCD_D10_0) \
_op_(PINMUX_AUX_LCD_D11_0) \
_op_(PINMUX_AUX_LCD_D12_0) \
_op_(PINMUX_AUX_LCD_D13_0) \
_op_(PINMUX_AUX_LCD_D14_0) \
_op_(PINMUX_AUX_LCD_D15_0) \
_op_(PINMUX_AUX_LCD_D16_0) \
_op_(PINMUX_AUX_LCD_D17_0) \
_op_(PINMUX_AUX_LCD_D18_0) \
_op_(PINMUX_AUX_LCD_D19_0) \
_op_(PINMUX_AUX_LCD_D20_0) \
_op_(PINMUX_AUX_LCD_D21_0) \
_op_(PINMUX_AUX_LCD_D22_0) \
_op_(PINMUX_AUX_LCD_D23_0) \
_op_(PINMUX_AUX_LCD_CS1_N_0) \
_op_(PINMUX_AUX_LCD_M1_0) \
_op_(PINMUX_AUX_LCD_DC1_0) \
_op_(PINMUX_AUX_HDMI_INT_0) \
_op_(PINMUX_AUX_DDC_SCL_0) \
_op_(PINMUX_AUX_DDC_SDA_0) \
_op_(PINMUX_AUX_CRT_HSYNC_0) \
_op_(PINMUX_AUX_CRT_VSYNC_0) \
_op_(PINMUX_AUX_VI_D0_0) \
_op_(PINMUX_AUX_VI_D1_0) \
_op_(PINMUX_AUX_VI_D2_0) \
_op_(PINMUX_AUX_VI_D3_0) \
_op_(PINMUX_AUX_VI_D4_0) \
_op_(PINMUX_AUX_VI_D5_0) \
_op_(PINMUX_AUX_VI_D6_0) \
_op_(PINMUX_AUX_VI_D7_0) \
_op_(PINMUX_AUX_VI_D8_0) \
_op_(PINMUX_AUX_VI_D9_0) \
_op_(PINMUX_AUX_VI_D10_0) \
_op_(PINMUX_AUX_VI_D11_0) \
_op_(PINMUX_AUX_VI_PCLK_0) \
_op_(PINMUX_AUX_VI_MCLK_0) \
_op_(PINMUX_AUX_VI_VSYNC_0) \
_op_(PINMUX_AUX_VI_HSYNC_0) \
_op_(PINMUX_AUX_UART2_RXD_0) \
_op_(PINMUX_AUX_UART2_TXD_0) \
_op_(PINMUX_AUX_UART2_RTS_N_0) \
_op_(PINMUX_AUX_UART2_CTS_N_0) \
_op_(PINMUX_AUX_UART3_TXD_0) \
_op_(PINMUX_AUX_UART3_RXD_0) \
_op_(PINMUX_AUX_UART3_CTS_N_0) \
_op_(PINMUX_AUX_UART3_RTS_N_0) \
_op_(PINMUX_AUX_GPIO_PU0_0) \
_op_(PINMUX_AUX_GPIO_PU1_0) \
_op_(PINMUX_AUX_GPIO_PU2_0) \
_op_(PINMUX_AUX_GPIO_PU3_0) \
_op_(PINMUX_AUX_GPIO_PU4_0) \
_op_(PINMUX_AUX_GPIO_PU5_0) \
_op_(PINMUX_AUX_GPIO_PU6_0) \
_op_(PINMUX_AUX_GEN1_I2C_SDA_0) \
_op_(PINMUX_AUX_GEN1_I2C_SCL_0) \
_op_(PINMUX_AUX_DAP4_FS_0) \
_op_(PINMUX_AUX_DAP4_DIN_0) \
_op_(PINMUX_AUX_DAP4_DOUT_0) \
_op_(PINMUX_AUX_DAP4_SCLK_0) \
_op_(PINMUX_AUX_CLK3_OUT_0) \
_op_(PINMUX_AUX_CLK3_REQ_0) \
_op_(PINMUX_AUX_GMI_WP_N_0) \
_op_(PINMUX_AUX_GMI_IORDY_0) \
_op_(PINMUX_AUX_GMI_WAIT_0) \
_op_(PINMUX_AUX_GMI_ADV_N_0) \
_op_(PINMUX_AUX_GMI_CLK_0) \
_op_(PINMUX_AUX_GMI_CS0_N_0) \
_op_(PINMUX_AUX_GMI_CS1_N_0) \
_op_(PINMUX_AUX_GMI_CS2_N_0) \
_op_(PINMUX_AUX_GMI_CS3_N_0) \
_op_(PINMUX_AUX_GMI_CS4_N_0) \
_op_(PINMUX_AUX_GMI_CS6_N_0) \
_op_(PINMUX_AUX_GMI_CS7_N_0) \
_op_(PINMUX_AUX_GMI_AD0_0) \
_op_(PINMUX_AUX_GMI_AD1_0) \
_op_(PINMUX_AUX_GMI_AD2_0) \
_op_(PINMUX_AUX_GMI_AD3_0) \
_op_(PINMUX_AUX_GMI_AD4_0) \
_op_(PINMUX_AUX_GMI_AD5_0) \
_op_(PINMUX_AUX_GMI_AD6_0) \
_op_(PINMUX_AUX_GMI_AD7_0) \
_op_(PINMUX_AUX_GMI_AD8_0) \
_op_(PINMUX_AUX_GMI_AD9_0) \
_op_(PINMUX_AUX_GMI_AD10_0) \
_op_(PINMUX_AUX_GMI_AD11_0) \
_op_(PINMUX_AUX_GMI_AD12_0) \
_op_(PINMUX_AUX_GMI_AD13_0) \
_op_(PINMUX_AUX_GMI_AD14_0) \
_op_(PINMUX_AUX_GMI_AD15_0) \
_op_(PINMUX_AUX_GMI_A16_0) \
_op_(PINMUX_AUX_GMI_A17_0) \
_op_(PINMUX_AUX_GMI_A18_0) \
_op_(PINMUX_AUX_GMI_A19_0) \
_op_(PINMUX_AUX_GMI_WR_N_0) \
_op_(PINMUX_AUX_GMI_OE_N_0) \
_op_(PINMUX_AUX_GMI_DQS_0) \
_op_(PINMUX_AUX_GMI_RST_N_0) \
_op_(PINMUX_AUX_GEN2_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN2_I2C_SDA_0) \
_op_(PINMUX_AUX_SDMMC4_CLK_0) \
_op_(PINMUX_AUX_SDMMC4_CMD_0) \
_op_(PINMUX_AUX_SDMMC4_DAT0_0) \
_op_(PINMUX_AUX_SDMMC4_DAT1_0) \
_op_(PINMUX_AUX_SDMMC4_DAT2_0) \
_op_(PINMUX_AUX_SDMMC4_DAT3_0) \
_op_(PINMUX_AUX_SDMMC4_DAT4_0) \
_op_(PINMUX_AUX_SDMMC4_DAT5_0) \
_op_(PINMUX_AUX_SDMMC4_DAT6_0) \
_op_(PINMUX_AUX_SDMMC4_DAT7_0) \
_op_(PINMUX_AUX_SDMMC4_RST_N_0) \
_op_(PINMUX_AUX_CAM_MCLK_0) \
_op_(PINMUX_AUX_GPIO_PCC1_0) \
_op_(PINMUX_AUX_GPIO_PBB0_0) \
_op_(PINMUX_AUX_CAM_I2C_SCL_0) \
_op_(PINMUX_AUX_CAM_I2C_SDA_0) \
_op_(PINMUX_AUX_GPIO_PBB3_0) \
_op_(PINMUX_AUX_GPIO_PBB4_0) \
_op_(PINMUX_AUX_GPIO_PBB5_0) \
_op_(PINMUX_AUX_GPIO_PBB6_0) \
_op_(PINMUX_AUX_GPIO_PBB7_0) \
_op_(PINMUX_AUX_GPIO_PCC2_0) \
_op_(PINMUX_AUX_JTAG_RTCK_0) \
_op_(PINMUX_AUX_PWR_I2C_SCL_0) \
_op_(PINMUX_AUX_PWR_I2C_SDA_0) \
_op_(PINMUX_AUX_KB_ROW0_0) \
_op_(PINMUX_AUX_KB_ROW1_0) \
_op_(PINMUX_AUX_KB_ROW2_0) \
_op_(PINMUX_AUX_KB_ROW3_0) \
_op_(PINMUX_AUX_KB_ROW4_0) \
_op_(PINMUX_AUX_KB_ROW5_0) \
_op_(PINMUX_AUX_KB_ROW6_0) \
_op_(PINMUX_AUX_KB_ROW7_0) \
_op_(PINMUX_AUX_KB_ROW8_0) \
_op_(PINMUX_AUX_KB_ROW9_0) \
_op_(PINMUX_AUX_KB_ROW10_0) \
_op_(PINMUX_AUX_KB_ROW11_0) \
_op_(PINMUX_AUX_KB_ROW12_0) \
_op_(PINMUX_AUX_KB_ROW13_0) \
_op_(PINMUX_AUX_KB_ROW14_0) \
_op_(PINMUX_AUX_KB_ROW15_0) \
_op_(PINMUX_AUX_KB_COL0_0) \
_op_(PINMUX_AUX_KB_COL1_0) \
_op_(PINMUX_AUX_KB_COL2_0) \
_op_(PINMUX_AUX_KB_COL3_0) \
_op_(PINMUX_AUX_KB_COL4_0) \
_op_(PINMUX_AUX_KB_COL5_0) \
_op_(PINMUX_AUX_KB_COL6_0) \
_op_(PINMUX_AUX_KB_COL7_0) \
_op_(PINMUX_AUX_CLK_32K_OUT_0) \
_op_(PINMUX_AUX_SYS_CLK_REQ_0) \
_op_(PINMUX_AUX_CORE_PWR_REQ_0) \
_op_(PINMUX_AUX_CPU_PWR_REQ_0) \
_op_(PINMUX_AUX_PWR_INT_N_0) \
_op_(PINMUX_AUX_CLK_32K_IN_0) \
_op_(PINMUX_AUX_OWR_0) \
_op_(PINMUX_AUX_DAP1_FS_0) \
_op_(PINMUX_AUX_DAP1_DIN_0) \
_op_(PINMUX_AUX_DAP1_DOUT_0) \
_op_(PINMUX_AUX_DAP1_SCLK_0) \
_op_(PINMUX_AUX_CLK1_REQ_0) \
_op_(PINMUX_AUX_CLK1_OUT_0) \
_op_(PINMUX_AUX_SPDIF_IN_0) \
_op_(PINMUX_AUX_SPDIF_OUT_0) \
_op_(PINMUX_AUX_DAP2_FS_0) \
_op_(PINMUX_AUX_DAP2_DIN_0) \
_op_(PINMUX_AUX_DAP2_DOUT_0) \
_op_(PINMUX_AUX_DAP2_SCLK_0) \
_op_(PINMUX_AUX_SPI2_MOSI_0) \
_op_(PINMUX_AUX_SPI2_MISO_0) \
_op_(PINMUX_AUX_SPI2_CS0_N_0) \
_op_(PINMUX_AUX_SPI2_SCK_0) \
_op_(PINMUX_AUX_SPI1_MOSI_0) \
_op_(PINMUX_AUX_SPI1_SCK_0) \
_op_(PINMUX_AUX_SPI1_CS0_N_0) \
_op_(PINMUX_AUX_SPI1_MISO_0) \
_op_(PINMUX_AUX_SPI2_CS1_N_0) \
_op_(PINMUX_AUX_SPI2_CS2_N_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_0) \
_op_(PINMUX_AUX_SDMMC3_CMD_0) \
_op_(PINMUX_AUX_SDMMC3_DAT0_0) \
_op_(PINMUX_AUX_SDMMC3_DAT1_0) \
_op_(PINMUX_AUX_SDMMC3_DAT2_0) \
_op_(PINMUX_AUX_SDMMC3_DAT3_0) \
_op_(PINMUX_AUX_SDMMC3_DAT4_0) \
_op_(PINMUX_AUX_SDMMC3_DAT5_0) \
_op_(PINMUX_AUX_SDMMC3_DAT6_0) \
_op_(PINMUX_AUX_SDMMC3_DAT7_0) \
_op_(PINMUX_AUX_PEX_L0_PRSNT_N_0) \
_op_(PINMUX_AUX_PEX_L0_RST_N_0) \
_op_(PINMUX_AUX_PEX_L0_CLKREQ_N_0) \
_op_(PINMUX_AUX_PEX_WAKE_N_0) \
_op_(PINMUX_AUX_PEX_L1_PRSNT_N_0) \
_op_(PINMUX_AUX_PEX_L1_RST_N_0) \
_op_(PINMUX_AUX_PEX_L1_CLKREQ_N_0) \
_op_(PINMUX_AUX_PEX_L2_PRSNT_N_0) \
_op_(PINMUX_AUX_PEX_L2_RST_N_0) \
_op_(PINMUX_AUX_PEX_L2_CLKREQ_N_0) \
_op_(PINMUX_AUX_HDMI_CEC_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APB_MISC   0x00000000
#define BASE_ADDRESS_APB_MISC_PP        0x00000000
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_VIP     0x00000428
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_TVDAC   0x00000430
#define BASE_ADDRESS_APB_MISC_GP        0x00000800
#define BASE_ADDRESS_SATA_AUX   0x00001100
#define BASE_ADDRESS_PINMUX_AUX 0x00003000

//
// ARAPB_MISC REGISTER BANKS
//

#define APB_MISC_PP0_FIRST_REG 0x0008 // APB_MISC_PP_STRAPPING_OPT_A_0
#define APB_MISC_PP0_LAST_REG 0x0008 // APB_MISC_PP_STRAPPING_OPT_A_0
#define APB_MISC_PP1_FIRST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP1_LAST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP2_FIRST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP2_LAST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP3_FIRST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_PP3_LAST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_SC1X_PADS_VIP0_FIRST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_VIP0_LAST_REG 0x0428 // APB_MISC_SC1X_PADS_VIP_VCLKCTRL_0
#define APB_MISC_SC1X_PADS_TVDAC0_FIRST_REG 0x0438 // APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0
#define APB_MISC_SC1X_PADS_TVDAC0_LAST_REG 0x0444 // APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0
#define APB_MISC_GP0_FIRST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP0_LAST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP1_FIRST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP1_LAST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP2_FIRST_REG 0x0818 // APB_MISC_GP_OBSCTRL_0
#define APB_MISC_GP2_LAST_REG 0x0820 // APB_MISC_GP_MIPI_PAD_CTRL_0
#define APB_MISC_GP3_FIRST_REG 0x0858 // APB_MISC_GP_ASDBGREG2_0
#define APB_MISC_GP3_LAST_REG 0x08cc // APB_MISC_GP_VIVTTGENPADCTRL_0
#define APB_MISC_GP4_FIRST_REG 0x08e8 // APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP4_LAST_REG 0x08ec // APB_MISC_GP_SDIO1CFGPADCTRL_0
#define APB_MISC_GP5_FIRST_REG 0x08f8 // APB_MISC_GP_CRTCFGPADCTRL_0
#define APB_MISC_GP5_LAST_REG 0x0938 // APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP6_FIRST_REG 0x0940 // APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP6_LAST_REG 0x0950 // APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP7_FIRST_REG 0x0960 // APB_MISC_GP_L2EMU_ADDR_0
#define APB_MISC_GP7_LAST_REG 0x0990 // APB_MISC_GP_ECO_SCRATCH0_0
#define SATA_AUX0_FIRST_REG 0x1100 // SATA_AUX_PAD_PLL_CNTL_1_0
#define SATA_AUX0_LAST_REG 0x1118 // SATA_AUX_SPARE_CFG0_0
#define PINMUX_AUX0_FIRST_REG 0x3000 // PINMUX_AUX_ULPI_DATA0_0
#define PINMUX_AUX0_LAST_REG 0x33e0 // PINMUX_AUX_HDMI_CEC_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPB_MISC_H_INC_
