Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 12 09:33:53 2023
| Host         : TuringMachine running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1046)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3521)
5. checking no_input_delay (2)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1046)
---------------------------
 There are 1043 register/latch pins with no clock driven by root clock pin: nolabel_line225/display/pix_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3521)
---------------------------------------------------
 There are 3521 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.854      -63.739                     14                  284        0.186        0.000                      0                  284        4.500        0.000                       0                   162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.854      -63.739                     14                  284        0.186        0.000                      0                  284        4.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -4.854ns,  Total Violation      -63.739ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.854ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.822ns  (logic 6.110ns (41.222%)  route 8.712ns (58.778%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.686    19.753    dig3[3]_i_11_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I0_O)        0.124    19.877 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    19.877    p_1_in[1]
    SLICE_X15Y78         FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)        0.031    15.023    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -19.877    
  -------------------------------------------------------------------
                         slack                                 -4.854    

Slack (VIOLATED) :        -4.853ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.816ns  (logic 6.110ns (41.238%)  route 8.706ns (58.762%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.680    19.747    dig3[3]_i_11_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    19.871 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    19.871    dig4[2]_i_1_n_0
    SLICE_X15Y75         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X15Y75         FDRE (Setup_fdre_C_D)        0.032    15.019    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -19.871    
  -------------------------------------------------------------------
                         slack                                 -4.853    

Slack (VIOLATED) :        -4.771ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.731ns  (logic 6.110ns (41.476%)  route 8.621ns (58.524%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.595    19.662    dig3[3]_i_11_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I3_O)        0.124    19.786 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    19.786    dig4[3]_i_1_n_0
    SLICE_X13Y75         FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X13Y75         FDRE (Setup_fdre_C_D)        0.029    15.016    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -19.786    
  -------------------------------------------------------------------
                         slack                                 -4.771    

Slack (VIOLATED) :        -4.654ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.667ns  (logic 6.110ns (41.657%)  route 8.557ns (58.343%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.531    19.598    dig3[3]_i_11_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I4_O)        0.124    19.722 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    19.722    p_1_in[2]
    SLICE_X12Y77         FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y77         FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y77         FDRE (Setup_fdre_C_D)        0.079    15.069    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -19.722    
  -------------------------------------------------------------------
                         slack                                 -4.654    

Slack (VIOLATED) :        -4.631ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.644ns  (logic 6.110ns (41.724%)  route 8.534ns (58.276%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.460    18.795    dig3[3]_i_12_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.919 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.656    19.575    dig3[3]_i_10_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    19.699 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    19.699    dig4[0]_i_1_n_0
    SLICE_X14Y76         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.079    15.068    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.699    
  -------------------------------------------------------------------
                         slack                                 -4.631    

Slack (VIOLATED) :        -4.614ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig6_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.576ns  (logic 6.110ns (41.917%)  route 8.466ns (58.083%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.741    13.692    dig3[3]_i_51_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    13.816 r  dig3[3]_i_46/O
                         net (fo=8, routed)           0.712    14.528    dig3[3]_i_46_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I0_O)        0.124    14.652 r  dig3[3]_i_38/O
                         net (fo=7, routed)           0.636    15.288    dig3[3]_i_38_n_0
    SLICE_X11Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.412 r  dig3[0]_i_11/O
                         net (fo=7, routed)           0.984    16.396    dig3[0]_i_11_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.520 r  dig3[3]_i_24/O
                         net (fo=7, routed)           0.618    17.138    dig3[3]_i_24_n_0
    SLICE_X13Y76         LUT6 (Prop_lut6_I5_O)        0.124    17.262 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.572    17.834    dig3[3]_i_20_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I5_O)        0.124    17.958 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.697    18.655    dig4[3]_i_5_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.124    18.779 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.728    19.507    dig4[3]_i_3_n_0
    SLICE_X15Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.631 r  dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    19.631    dig6[0]_i_1_n_0
    SLICE_X15Y74         FDSE                                         r  dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y74         FDSE                                         r  dig6_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X15Y74         FDSE (Setup_fdse_C_D)        0.031    15.018    dig6_reg[0]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 -4.614    

Slack (VIOLATED) :        -4.546ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.512ns  (logic 6.110ns (42.103%)  route 8.402ns (57.897%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.460    18.795    dig3[3]_i_12_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I4_O)        0.124    18.919 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.524    19.443    dig3[3]_i_10_n_0
    SLICE_X15Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.567 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    19.567    p_1_in[0]
    SLICE_X15Y77         FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X15Y77         FDRE (Setup_fdre_C_D)        0.031    15.021    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.567    
  -------------------------------------------------------------------
                         slack                                 -4.546    

Slack (VIOLATED) :        -4.511ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.480ns  (logic 6.110ns (42.196%)  route 8.370ns (57.804%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.344    19.411    dig3[3]_i_11_n_0
    SLICE_X15Y78         LUT6 (Prop_lut6_I2_O)        0.124    19.535 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    19.535    p_1_in[3]
    SLICE_X15Y78         FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X15Y78         FDRE (Setup_fdre_C_D)        0.032    15.024    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -19.535    
  -------------------------------------------------------------------
                         slack                                 -4.511    

Slack (VIOLATED) :        -4.492ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 6.110ns (42.123%)  route 8.395ns (57.877%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.369    19.436    dig3[3]_i_11_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I4_O)        0.124    19.560 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.560    dig5[0]_i_1_n_0
    SLICE_X14Y76         FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.079    15.068    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.560    
  -------------------------------------------------------------------
                         slack                                 -4.492    

Slack (VIOLATED) :        -4.488ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.500ns  (logic 6.110ns (42.137%)  route 8.390ns (57.863%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      1.214     6.269 r  XLXI_7/U0/DO[14]
                         net (fo=11, routed)          1.052     7.320    data[14]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[10]_P[29])
                                                      3.656    10.976 r  dig35/P[29]
                         net (fo=9, routed)           1.203    12.179    dig35_n_76
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.124    12.303 r  dig5[3]_i_15/O
                         net (fo=10, routed)          0.524    12.828    dig5[3]_i_15_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.952 r  dig3[3]_i_51/O
                         net (fo=14, routed)          0.895    13.847    dig3[3]_i_51_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.124    13.971 r  dig3[3]_i_43/O
                         net (fo=13, routed)          0.700    14.671    dig3[3]_i_43_n_0
    SLICE_X10Y78         LUT6 (Prop_lut6_I0_O)        0.124    14.795 r  dig3[3]_i_35/O
                         net (fo=8, routed)           0.846    15.641    dig3[3]_i_35_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.765 r  dig3[3]_i_30_comp/O
                         net (fo=8, routed)           0.871    16.636    dig3[3]_i_30_n_0
    SLICE_X12Y77         LUT6 (Prop_lut6_I3_O)        0.124    16.760 r  dig3[3]_i_21_comp/O
                         net (fo=8, routed)           0.589    17.349    dig3[3]_i_21_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I4_O)        0.124    17.473 r  dig3[0]_i_3/O
                         net (fo=7, routed)           0.738    18.211    dig3[0]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.335 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.608    18.943    dig3[3]_i_12_n_0
    SLICE_X14Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.067 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.364    19.431    dig3[3]_i_11_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I5_O)        0.124    19.555 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    19.555    dig4[1]_i_1_n_0
    SLICE_X14Y75         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X14Y75         FDRE (Setup_fdre_C_D)        0.081    15.068    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -19.555    
  -------------------------------------------------------------------
                         slack                                 -4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Address_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.061%)  route 0.146ns (50.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sw_reg/Q
                         net (fo=8, routed)           0.146     1.722    sw_reg_n_0
    SLICE_X28Y73         FDRE                                         r  Address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.816     1.943    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y73         FDRE                                         r  Address_in_reg[3]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.070     1.535    Address_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Vrx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnL_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  Vrx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Vrx_reg[1]/Q
                         net (fo=2, routed)           0.155     1.735    Vrx[1]
    SLICE_X30Y67         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  btnL_i_1/O
                         net (fo=1, routed)           0.000     1.780    btnL_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  btnL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.821     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  btnL_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.120     1.591    btnL_reg
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Vrx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.088%)  route 0.178ns (48.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  Vrx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Vrx_reg[0]/Q
                         net (fo=2, routed)           0.178     1.757    Vrx[0]
    SLICE_X30Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.802 r  btnR_i_1/O
                         net (fo=1, routed)           0.000     1.802    btnR_i_1_n_0
    SLICE_X30Y67         FDRE                                         r  btnR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.821     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y67         FDRE                                         r  btnR_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y67         FDRE (Hold_fdre_C_D)         0.121     1.592    btnR_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 nolabel_line225/display/V_SCAN_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line225/display/V_SCAN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.975%)  route 0.139ns (40.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.559     1.442    nolabel_line225/display/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y13         FDRE                                         r  nolabel_line225/display/V_SCAN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  nolabel_line225/display/V_SCAN_reg[2]/Q
                         net (fo=13, routed)          0.139     1.746    nolabel_line225/display/V_SCAN[2]
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  nolabel_line225/display/V_SCAN[6]_i_3/O
                         net (fo=1, routed)           0.000     1.791    nolabel_line225/display/V_SCAN[6]_i_3_n_0
    SLICE_X39Y13         FDRE                                         r  nolabel_line225/display/V_SCAN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.827     1.954    nolabel_line225/display/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  nolabel_line225/display/V_SCAN_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.091     1.546    nolabel_line225/display/V_SCAN_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line225/display/counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line225/display/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    nolabel_line225/display/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  nolabel_line225/display/counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  nolabel_line225/display/counter1_reg[14]/Q
                         net (fo=2, routed)           0.069     1.644    nolabel_line225/display/counter1[14]
    SLICE_X36Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.790 r  nolabel_line225/display/counter1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.790    nolabel_line225/display/counter1_reg[15]_i_1_n_5
    SLICE_X36Y23         FDRE                                         r  nolabel_line225/display/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.817     1.944    nolabel_line225/display/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  nolabel_line225/display/counter1_reg[15]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    nolabel_line225/display/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.547     1.430    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y74         FDRE (Prop_fdre_C_Q)         0.164     1.594 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.175     1.769    segment1/XLXI_47/CLK
    SLICE_X34Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.814    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.812     1.940    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y74         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.510     1.430    
    SLICE_X34Y74         FDRE (Hold_fdre_C_D)         0.120     1.550    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y73         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  delay_reg[15]/Q
                         net (fo=2, routed)           0.125     1.722    delay_reg_n_0_[15]
    SLICE_X30Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    data0[15]
    SLICE_X30Y73         FDRE                                         r  delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y73         FDRE                                         r  delay_reg[15]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y73         FDRE (Hold_fdre_C_D)         0.134     1.566    delay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.596 r  delay_reg[27]/Q
                         net (fo=2, routed)           0.125     1.722    delay_reg_n_0_[27]
    SLICE_X30Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.832 r  delay_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    data0[27]
    SLICE_X30Y76         FDRE                                         r  delay_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y76         FDRE                                         r  delay_reg[27]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.134     1.566    delay_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  delay_reg[11]/Q
                         net (fo=2, routed)           0.125     1.724    delay_reg_n_0_[11]
    SLICE_X30Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    data0[11]
    SLICE_X30Y72         FDRE                                         r  delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.816     1.944    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y72         FDRE                                         r  delay_reg[11]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.548     1.431    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y74         FDRE (Prop_fdre_C_Q)         0.164     1.595 r  delay_reg[19]/Q
                         net (fo=2, routed)           0.125     1.721    delay_reg_n_0_[19]
    SLICE_X30Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.831 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.831    data0[19]
    SLICE_X30Y74         FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=161, routed)         0.813     1.941    CLK100MHZ_IBUF_BUFG
    SLICE_X30Y74         FDRE                                         r  delay_reg[19]/C
                         clock pessimism             -0.510     1.431    
    SLICE_X30Y74         FDRE (Hold_fdre_C_D)         0.134     1.565    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y73   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y62   LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y62   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y72   LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y68   LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y62   LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y68   LED_reg[15]/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X29Y63   LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[19]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[20]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[21]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[22]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[23]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y70   delay_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y70   delay_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y73   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y72   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y67   Vrx_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y67   Vrx_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y67   Vrx_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y67   Vrx_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y67   Vrx_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y67   Vrx_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y67   Vrx_reg[3]/C



