# RISC-V-MYTH-Workshop

  This repository includes all the studies and the skills that have beed gained during the [RISC-V based MYTH](https://www.vlsisystemdesign.com/riscv-based-myth/) workshop , that talking about bulding RISC-V piplined core which has support of base interger RV32I using hardware programming langauge called TL-verilog on makerchip platfor

# Table of Contents
- [Day1](##Day1) 
  - [Introduction to RISC-V ISA](###introduction-to-risc-v-isa)


## Day 1
  ### introduction-to-risc-v-isa
  The RISC-V instruction set architecture (ISA) is is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Unlike most other ISA designs, RISC-V is provided under royalty-free open-source licenses
