<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">/*</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct"> * Academic License - for use in teaching, academic research, and meeting</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct"> * course requirements at degree granting institutions only.  Not for</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct"> * government, commercial, or other organizational use.</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct"> *</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct"> * File: sinPWM_3f_mukdik.c</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct"> *</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct"> * Code generated for Simulink model 'sinPWM_3f_mukdik'.</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct"> *</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct"> * Model version                  : 1.82</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct"> * Simulink Coder version         : 8.13 (R2017b) 24-Jul-2017</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="ct"> * C/C++ source code generated on : Mon Oct  1 22:04:31 2018</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td><span class="ct"> *</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="ct"> * Target selection: ert.tlc</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td><span class="ct"> * Embedded hardware selection: Texas Instruments-&gt;C2000</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct"> * Code generation objectives: Unspecified</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="ct"> * Validation result: Not run</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="ct"> */</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="pp">#include "sinPWM_3f_mukdik.h"</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#include "sinPWM_3f_mukdik_private.h"</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="ct">/* Block signals (auto storage) */</span></td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td><a id="24c1" class="tk">B_sinPWM_3f_mukdik_T</a> <a id="24c22" class="tk">sinPWM_3f_mukdik_B</a>;</td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="ct">/* Block states (auto storage) */</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><a id="27c1" class="tk">DW_sinPWM_3f_mukdik_T</a> <a id="27c23" class="tk">sinPWM_3f_mukdik_DW</a>;</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td></td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td><span class="ct">/* Real-time model */</span></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><a id="30c1" class="tk">RT_MODEL_sinPWM_3f_mukdik_T</a> <a id="30c29" class="tk">sinPWM_3f_mukdik_M_</a>;</td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><a id="31c1" class="tk">RT_MODEL_sinPWM_3f_mukdik_T</a> <a id="31c29" class="tk">*</a><span class="kw">const</span> <a id="31c36" class="tk">sinPWM_3f_mukdik_M</a> = <a id="31c57" class="tk">&amp;</a><a id="31c58" class="tk">sinPWM_3f_mukdik_M_</a>;</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="32c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>);</td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><a id="33c1" class="tk">uint32_T</a> <a id="33c10" class="tk">plook_u32u32u64n32_evenc_f</a>(<a id="33c37" class="tk">uint32_T</a> <a id="33c46" class="tk">u</a>, <a id="33c49" class="tk">uint32_T</a> <a id="33c58" class="tk">bp0</a>, <a id="33c63" class="tk">uint32_T</a> <a id="33c72" class="tk">bpSpace</a>,</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td>  <a id="34c3" class="tk">uint32_T</a> <a id="34c12" class="tk">maxIndex</a>, <a id="34c22" class="tk">uint64_T</a> <a id="34c31" class="tk">*</a><a id="34c32" class="tk">fraction</a>)</td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="br">{</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td>  <a id="36c3" class="tk">uint32_T</a> <a id="36c12" class="tk">bpIndex</a>;</td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td>  <a id="37c3" class="tk">uint32_T</a> <a id="37c12" class="tk">uAdjust</a>;</td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td></td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td>  <span class="ct">/* Prelookup - Index and Fraction</span></td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="ct">     Index Search method: 'even'</span></td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="ct">     Extrapolation method: 'Clip'</span></td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="ct">     Use previous index: 'off'</span></td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="ct">     Use last breakpoint for index at or above upper limit: 'off'</span></td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="ct">     Remove protection against out-of-range input in generated code: 'off'</span></td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="ct">     Rounding mode: 'floor'</span></td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="ct">   */</span></td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td>  <span class="kw">if</span> (<a id="47c7" class="tk">u</a> <a id="47c9" class="tk">&lt;=</a> <a id="47c12" class="tk">bp0</a>) <span class="br">{</span></td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td>    <a id="48c5" class="tk">bpIndex</a> = 0UL;</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td>    <a id="49c5" class="tk">*</a><a id="49c6" class="tk">fraction</a> = 0ULL;</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td>    <a id="51c5" class="tk">uAdjust</a> = <a id="51c15" class="tk">u</a> <a id="51c17" class="tk">-</a> <a id="51c19" class="tk">bp0</a>;</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td>    <a id="52c5" class="tk">bpIndex</a> = <a id="52c15" class="tk">uAdjust</a> <a id="52c23" class="tk">/</a> <a id="52c25" class="tk">bpSpace</a>;</td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td>    <span class="kw">if</span> (<a id="53c9" class="tk">bpIndex</a> <a id="53c17" class="tk">&lt;</a> <a id="53c19" class="tk">maxIndex</a>) <span class="br">{</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td>      <a id="54c7" class="tk">*</a><a id="54c8" class="tk">fraction</a> = ((<a id="54c21" class="tk">uint64_T</a>)(<a id="54c31" class="tk">uAdjust</a> <a id="54c39" class="tk">-</a> <a id="54c41" class="tk">bpIndex</a> <a id="54c49" class="tk">*</a> <a id="54c51" class="tk">bpSpace</a>) <a id="54c60" class="tk">&lt;&lt;</a> 32U) <a id="54c68" class="tk">/</a> <a id="54c70" class="tk">bpSpace</a>;</td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td>      <a id="56c7" class="tk">bpIndex</a> = <a id="56c17" class="tk">maxIndex</a> <a id="56c26" class="tk">-</a> 1UL;</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td>      <a id="57c7" class="tk">*</a><a id="57c8" class="tk">fraction</a> = 4294967296ULL;</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td>    <span class="br">}</span></td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td>  <span class="br">}</span></td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td></td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td>  <span class="kw">return</span> <a id="61c10" class="tk">bpIndex</a>;</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td><span class="br">}</span></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><a id="64c1" class="tk">int32_T</a> <a id="64c9" class="tk">intrp1d_s32s64s64u32u64n32l_f</a>(<a id="64c39" class="tk">uint32_T</a> <a id="64c48" class="tk">bpIndex</a>, <a id="64c57" class="tk">uint64_T</a> <a id="64c66" class="tk">frac</a>, <span class="kw">const</span></td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td>  <a id="65c3" class="tk">int32_T</a> <a id="65c11" class="tk">table</a>[])</td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="br">{</span></td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td>  <span class="ct">/* Interpolation 1-D</span></td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="ct">     Interpolation method: 'Linear'</span></td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="ct">     Use last breakpoint for index at or above upper limit: 'off'</span></td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="ct">     Rounding mode: 'floor'</span></td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="ct">     Overflow mode: 'wrapping'</span></td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="ct">   */</span></td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td>  <span class="kw">return</span> (<a id="73c11" class="tk">int32_T</a>)((((<a id="73c23" class="tk">int64_T</a>)<a id="73c31" class="tk">table</a>[<a id="73c37" class="tk">bpIndex</a> <a id="73c45" class="tk">+</a> 1UL] <a id="73c52" class="tk">-</a> <a id="73c54" class="tk">table</a>[<a id="73c60" class="tk">bpIndex</a>]) <a id="73c70" class="tk">*</a> (<a id="73c73" class="tk">int64_T</a>)</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td>                    <a id="74c21" class="tk">frac</a>) <a id="74c27" class="tk">&gt;&gt;</a> 32U) <a id="74c35" class="tk">+</a> <a id="74c37" class="tk">table</a>[<a id="74c43" class="tk">bpIndex</a>];</td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="br">}</span></td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><a id="77c1" class="tk">uint32_T</a> <a id="77c10" class="tk">plook_u32u16u64n48_evenc_f</a>(<a id="77c37" class="tk">uint16_T</a> <a id="77c46" class="tk">u</a>, <a id="77c49" class="tk">uint16_T</a> <a id="77c58" class="tk">bp0</a>, <a id="77c63" class="tk">uint16_T</a> <a id="77c72" class="tk">bpSpace</a>,</td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td>  <a id="78c3" class="tk">uint32_T</a> <a id="78c12" class="tk">maxIndex</a>, <a id="78c22" class="tk">uint64_T</a> <a id="78c31" class="tk">*</a><a id="78c32" class="tk">fraction</a>)</td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="br">{</span></td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td>  <a id="80c3" class="tk">uint32_T</a> <a id="80c12" class="tk">bpIndex</a>;</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td>  <a id="81c3" class="tk">uint16_T</a> <a id="81c12" class="tk">uAdjust</a>;</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td>  <a id="82c3" class="tk">uint16_T</a> <a id="82c12" class="tk">fbpIndex</a>;</td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td></td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td>  <span class="ct">/* Prelookup - Index and Fraction</span></td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="ct">     Index Search method: 'even'</span></td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="ct">     Extrapolation method: 'Clip'</span></td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="ct">     Use previous index: 'off'</span></td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="ct">     Use last breakpoint for index at or above upper limit: 'off'</span></td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="ct">     Remove protection against out-of-range input in generated code: 'off'</span></td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td><span class="ct">     Rounding mode: 'floor'</span></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">   */</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td>  <span class="kw">if</span> (<a id="92c7" class="tk">u</a> <a id="92c9" class="tk">&lt;=</a> <a id="92c12" class="tk">bp0</a>) <span class="br">{</span></td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td>    <a id="93c5" class="tk">bpIndex</a> = 0UL;</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td>    <a id="94c5" class="tk">*</a><a id="94c6" class="tk">fraction</a> = 0ULL;</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td>    <a id="96c5" class="tk">uAdjust</a> = <a id="96c15" class="tk">u</a> <a id="96c17" class="tk">-</a> <a id="96c19" class="tk">bp0</a>;</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td>    <a id="97c5" class="tk">fbpIndex</a> = <a id="97c16" class="tk">uAdjust</a> <a id="97c24" class="tk">/</a> <a id="97c26" class="tk">bpSpace</a>;</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td>    <span class="kw">if</span> (<a id="98c9" class="tk">fbpIndex</a> <a id="98c18" class="tk">&lt;</a> <a id="98c20" class="tk">maxIndex</a>) <span class="br">{</span></td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td>      <a id="99c7" class="tk">bpIndex</a> = <a id="99c17" class="tk">fbpIndex</a>;</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td>      <a id="100c7" class="tk">*</a><a id="100c8" class="tk">fraction</a> = ((<a id="100c21" class="tk">uint64_T</a>)(<a id="100c31" class="tk">uAdjust</a> <a id="100c39" class="tk">-</a> (<a id="100c42" class="tk">uint16_T</a>)<a id="100c51" class="tk">bpIndex</a> <a id="100c59" class="tk">*</a> <a id="100c61" class="tk">bpSpace</a>) <a id="100c70" class="tk">&lt;&lt;</a> 48U) <a id="100c78" class="tk">/</a></td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td>        <a id="101c9" class="tk">bpSpace</a>;</td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td>      <a id="103c7" class="tk">bpIndex</a> = <a id="103c17" class="tk">maxIndex</a> <a id="103c26" class="tk">-</a> 1UL;</td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td>      <a id="104c7" class="tk">*</a><a id="104c8" class="tk">fraction</a> = 281474976710656ULL;</td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td>    <span class="br">}</span></td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td>  <span class="br">}</span></td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td></td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td>  <span class="kw">return</span> <a id="108c10" class="tk">bpIndex</a>;</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="br">}</span></td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td></td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><a id="111c1" class="tk">int16_T</a> <a id="111c9" class="tk">intrp1d_s16s32s32u32u64n48l_f</a>(<a id="111c39" class="tk">uint32_T</a> <a id="111c48" class="tk">bpIndex</a>, <a id="111c57" class="tk">uint64_T</a> <a id="111c66" class="tk">frac</a>, <span class="kw">const</span></td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td>  <a id="112c3" class="tk">int16_T</a> <a id="112c11" class="tk">table</a>[])</td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="br">{</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td>  <span class="ct">/* Interpolation 1-D</span></td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="ct">     Interpolation method: 'Linear'</span></td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="ct">     Use last breakpoint for index at or above upper limit: 'off'</span></td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="ct">     Rounding mode: 'floor'</span></td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="ct">     Overflow mode: 'wrapping'</span></td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td><span class="ct">   */</span></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td>  <span class="kw">return</span> (<a id="120c11" class="tk">int16_T</a>)((((<a id="120c23" class="tk">int32_T</a>)<a id="120c31" class="tk">table</a>[<a id="120c37" class="tk">bpIndex</a> <a id="120c45" class="tk">+</a> 1UL] <a id="120c52" class="tk">-</a> <a id="120c54" class="tk">table</a>[<a id="120c60" class="tk">bpIndex</a>]) <a id="120c70" class="tk">*</a> (<a id="120c73" class="tk">int64_T</a>)</td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td>                    <a id="121c21" class="tk">frac</a>) <a id="121c27" class="tk">&gt;&gt;</a> 48U) <a id="121c35" class="tk">+</a> <a id="121c37" class="tk">table</a>[<a id="121c43" class="tk">bpIndex</a>];</td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="br">}</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">/*</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct"> * Set which subrates need to run this base step (base rate always runs).</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct"> * This function must be called prior to calling the model step function</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct"> * in order to "remember" which rates need to run this base step.  The</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct"> * buffering of events allows for overlapping preemption.</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct"> */</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="kw">void</span> <a id="130c6" class="tk">sinPWM_3f_mukdik_SetEventsForThisBaseStep</a>(<a id="130c48" class="tk">boolean_T</a> <a id="130c58" class="tk">*</a><a id="130c59" class="tk">eventFlags</a>)</td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="br">{</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td>  <span class="ct">/* Task runs when its counter is zero, computed via rtmStepTask macro */</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td>  <a id="133c3" class="tk">eventFlags</a>[1] = ((<a id="133c21" class="tk">boolean_T</a>)<a id="133c31" class="tk">rtmStepTask</a>(<a id="133c43" class="tk">sinPWM_3f_mukdik_M</a>, 1));</td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="br">}</span></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td></td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="ct">/*</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td><span class="ct"> *   This function updates active task flag for each subrate</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td><span class="ct"> * and rate transition flags for tasks that exchange data.</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td><span class="ct"> * The function assumes rate-monotonic multitasking scheduler.</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td><span class="ct"> * The function must be called at model base rate so that</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td><span class="ct"> * the generated code self-manages all its subrates and rate</span></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td><span class="ct"> * transition flags.</span></td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td><span class="ct"> */</span></td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="kw">static</span> <span class="kw">void</span> <a id="144c13" class="tk">rate_monotonic_scheduler</a>(<span class="kw">void</span>)</td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td><span class="br">{</span></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td>  <span class="ct">/* Compute which subrates run during the next base time step.  Subrates</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="ct">   * are an integer multiple of the base rate counter.  Therefore, the subtask</span></td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="ct">   * counter is reset when it reaches its limit (zero means run).</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td><span class="ct">   */</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>  (<a id="150c4" class="tk">sinPWM_3f_mukdik_M</a>-&gt;<a id="150c24" class="tk">Timing</a>.<a id="150c31" class="tk">TaskCounters</a>.<a id="150c44" class="tk">TID</a>[1])<a id="150c51" class="tk">++</a>;</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td>  <span class="kw">if</span> ((<a id="151c8" class="tk">sinPWM_3f_mukdik_M</a>-&gt;<a id="151c28" class="tk">Timing</a>.<a id="151c35" class="tk">TaskCounters</a>.<a id="151c48" class="tk">TID</a>[1]) <a id="151c56" class="tk">&gt;</a> 9) <span class="br">{</span><span class="ct">/* Sample time: [0.001s, 0.0s] */</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td>    <a id="152c5" class="tk">sinPWM_3f_mukdik_M</a>-&gt;<a id="152c25" class="tk">Timing</a>.<a id="152c32" class="tk">TaskCounters</a>.<a id="152c45" class="tk">TID</a>[1] = 0;</td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td>  <span class="br">}</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="br">}</span></td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td></td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="ct">/* Model step function for TID0 */</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td><span class="kw">void</span> <a id="157c6" class="tk">sinPWM_3f_mukdik_step0</a>(<span class="kw">void</span>)      <span class="ct">/* Sample time: [0.0001s, 0.0s] */</span></td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td><span class="br">{</span></td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>  <span class="ct">/* local block i/o variables */</span></td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td>  <a id="160c3" class="tk">real_T</a> <a id="160c10" class="tk">rtb_Add4</a>;</td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>  <a id="161c3" class="tk">real_T</a> <a id="161c10" class="tk">rtb_Add</a>;</td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>  <a id="162c3" class="tk">uint64_T</a> <a id="162c12" class="tk">frac</a>;</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td>  <a id="163c3" class="tk">real_T</a> <a id="163c10" class="tk">rtb_Switch</a>;</td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>  <a id="164c3" class="tk">real32_T</a> <a id="164c12" class="tk">rtb_Divide4</a>;</td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>  <a id="165c3" class="tk">boolean_T</a> <a id="165c13" class="tk">rtb_LTEp50</a>;</td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>  <a id="166c3" class="tk">uint32_T</a> <a id="166c12" class="tk">rtb_CastU16En16</a>;</td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td>  <a id="167c3" class="tk">int32_T</a> <a id="167c11" class="tk">rtb_LookUpTable</a>;</td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>  <a id="168c3" class="tk">uint16_T</a> <a id="168c12" class="tk">rtb_CastU16En16_c</a>;</td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>  <a id="169c3" class="tk">int16_T</a> <a id="169c11" class="tk">rtb_LookUpTable_g</a>;</td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td>  <a id="170c3" class="tk">real_T</a> <a id="170c10" class="tk">tmp</a>;</td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>  <a id="171c3" class="tk">real32_T</a> <a id="171c12" class="tk">tmp_0</a>;</td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td>  <span class="br">{</span>                                    <span class="ct">/* Sample time: [0.0001s, 0.0s] */</span></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>    <a id="174c5" class="tk">rate_monotonic_scheduler</a>();</td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td>  <span class="br">}</span></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="177">&lt;S3&gt;/Switch</a>' incorporates:</span></td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="178">&lt;S3&gt;/Restart</a>'</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td><span class="ct">   *  Delay: '<a class="ct blk" blk_line="179">&lt;S3&gt;/Delay</a>'</span></td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td><span class="ct">   */</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>  <span class="kw">if</span> (<a id="181c7" class="tk">sinPWM_3f_mukdik_DW</a>.<a id="181c27" class="tk">Delay_DSTATE</a> <a id="181c40" class="tk">&gt;</a> <a id="181c42" class="tk">sinPWM_3f_mukdik_P</a>.<a id="181c61" class="tk">Switch_Threshold</a>) <span class="br">{</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>    <a id="182c5" class="tk">rtb_Switch</a> = <a id="182c18" class="tk">sinPWM_3f_mukdik_P</a>.<a id="182c37" class="tk">Restart_Value</a>;</td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>    <a id="184c5" class="tk">rtb_Switch</a> = <a id="184c18" class="tk">sinPWM_3f_mukdik_DW</a>.<a id="184c38" class="tk">Delay_DSTATE</a>;</td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td>  <span class="br">}</span></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="187">&lt;S3&gt;/Switch</a>' */</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td>  <span class="ct">/* Product: '<a class="ct blk" blk_line="189">&lt;S3&gt;/Divide6</a>' incorporates:</span></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="190">&lt;S3&gt;/Finomitas</a>'</span></td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="191">&lt;S3&gt;/max freq adjust</a>'</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="192">&lt;S3&gt;/phase adjust </a>'</span></td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td><span class="ct">   */</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>  <a id="194c3" class="tk">rtb_Divide4</a> = (<a id="194c18" class="tk">real32_T</a>)((<a id="194c29" class="tk">real32_T</a>)((<a id="194c40" class="tk">real32_T</a>)(<a id="194c50" class="tk">rtb_Switch</a> <a id="194c61" class="tk">*</a></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>    <a id="195c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="195c24" class="tk">Finomitas_Value</a>) <a id="195c41" class="tk">*</a> <a id="195c43" class="tk">sinPWM_3f_mukdik_P</a>.<a id="195c62" class="tk">phaseadjust_Value</a>) <a id="195c81" class="tk">*</a></td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>    <a id="196c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="196c24" class="tk">maxfreqadjust_Value</a>);</td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td>  <span class="ct">/* DataTypeConversion: '<a class="ct blk" blk_line="198">&lt;S8&gt;/CastU16En16</a>' */</span></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <a id="199c3" class="tk">tmp_0</a> = (<a id="199c12" class="tk">real32_T</a>)<a id="199c21" class="tk">floor</a>(<a id="199c27" class="tk">rtb_Divide4</a> <a id="199c39" class="tk">*</a> 4.2949673E+9F);</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td>  <span class="kw">if</span> (<a id="200c7" class="tk">rtIsNaNF</a>(<a id="200c16" class="tk">tmp_0</a>) <a id="200c23" class="tk">||</a> <a id="200c26" class="tk">rtIsInfF</a>(<a id="200c35" class="tk">tmp_0</a>)) <span class="br">{</span></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>    <a id="201c5" class="tk">tmp_0</a> = 0.0F;</td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>    <a id="203c5" class="tk">tmp_0</a> = (<a id="203c14" class="tk">real32_T</a>)<a id="203c23" class="tk">fmod</a>(<a id="203c28" class="tk">tmp_0</a>, 4.294967296E+9);</td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <span class="br">}</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <a id="206c3" class="tk">rtb_CastU16En16</a> = <a id="206c21" class="tk">tmp_0</a> <a id="206c27" class="tk">&lt;</a> 0.0F <a id="206c34" class="tk">?</a> (<a id="206c37" class="tk">uint32_T</a>)<a id="206c46" class="tk">-</a>(<a id="206c48" class="tk">int32_T</a>)(<a id="206c57" class="tk">uint32_T</a>)<a id="206c66" class="tk">-</a><a id="206c67" class="tk">tmp_0</a> <a id="206c73" class="tk">:</a></td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td>    (<a id="207c6" class="tk">uint32_T</a>)<a id="207c15" class="tk">tmp_0</a>;</td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <span class="ct">/* End of DataTypeConversion: '<a class="ct blk" blk_line="209">&lt;S8&gt;/CastU16En16</a>' */</span></td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td>  <span class="ct">/* RelationalOperator: '<a class="ct blk" blk_line="211">&lt;S8&gt;/LTEp50</a>' incorporates:</span></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="212">&lt;S8&gt;/Point50</a>'</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct">   */</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td>  <a id="214c3" class="tk">rtb_LTEp50</a> = (<a id="214c17" class="tk">rtb_CastU16En16</a> <a id="214c33" class="tk">&lt;=</a> <a id="214c36" class="tk">sinPWM_3f_mukdik_P</a>.<a id="214c55" class="tk">Point50_Value</a>);</td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="216">&lt;S8&gt;/QuadHandle1</a>' incorporates:</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="217">&lt;S8&gt;/Point50</a>'</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="218">&lt;S8&gt;/Amp50</a>'</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">   */</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td>  <span class="kw">if</span> (<a id="220c7" class="tk">!</a><a id="220c8" class="tk">rtb_LTEp50</a>) <span class="br">{</span></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td>    <a id="221c5" class="tk">rtb_CastU16En16</a> <a id="221c21" class="tk">-=</a> <a id="221c24" class="tk">sinPWM_3f_mukdik_P</a>.<a id="221c43" class="tk">Point50_Value</a>;</td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>  <span class="br">}</span></td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="224">&lt;S8&gt;/QuadHandle1</a>' */</span></td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="226">&lt;S8&gt;/QuadHandle2</a>' incorporates:</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="227">&lt;S8&gt;/Point25</a>'</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="228">&lt;S8&gt;/Point50</a>'</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td><span class="ct">   *  RelationalOperator: '<a class="ct blk" blk_line="229">&lt;S8&gt;/LTEp25</a>'</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="230">&lt;S8&gt;/p50mA</a>'</span></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td><span class="ct">   */</span></td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>  <span class="kw">if</span> (<a id="232c7" class="tk">!</a>(<a id="232c9" class="tk">rtb_CastU16En16</a> <a id="232c25" class="tk">&lt;=</a> <a id="232c28" class="tk">sinPWM_3f_mukdik_P</a>.<a id="232c47" class="tk">Point25_Value</a>)) <span class="br">{</span></td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">rtb_CastU16En16</a> = <a id="233c23" class="tk">sinPWM_3f_mukdik_P</a>.<a id="233c42" class="tk">Point50_Value</a> <a id="233c56" class="tk">-</a> <a id="233c58" class="tk">rtb_CastU16En16</a>;</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td>  <span class="br">}</span></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="236">&lt;S8&gt;/QuadHandle2</a>' */</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td></td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>  <span class="ct">/* Lookup_n-D: '<a class="ct blk" blk_line="238">&lt;S7&gt;/Look-Up Table</a>' */</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>  <a id="239c3" class="tk">rtb_CastU16En16</a> = <a id="239c21" class="tk">plook_u32u32u64n32_evenc_f</a>(<a id="239c48" class="tk">rtb_CastU16En16</a>,</td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>    <a id="240c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="240c24" class="tk">LookUpTable_bp01Data</a>[0],</td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td>    <a id="241c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="241c24" class="tk">LookUpTable_bp01Data</a>[1] <a id="241c48" class="tk">-</a></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>    <a id="242c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="242c24" class="tk">LookUpTable_bp01Data</a>[0], 4096UL, <a id="242c57" class="tk">&amp;</a><a id="242c58" class="tk">frac</a>);</td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td>  <a id="243c3" class="tk">rtb_LookUpTable</a> = <a id="243c21" class="tk">intrp1d_s32s64s64u32u64n32l_f</a>(<a id="243c51" class="tk">rtb_CastU16En16</a>, <a id="243c68" class="tk">frac</a>,</td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td>    <a id="244c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="244c24" class="tk">LookUpTable_tableData</a>);</td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="246">&lt;S8&gt;/SignCorrected</a>' incorporates:</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="ct">   *  UnaryMinus: '<a class="ct blk" blk_line="247">&lt;S8&gt;/Negate</a>'</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct">   */</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td>  <span class="kw">if</span> (<a id="249c7" class="tk">!</a><a id="249c8" class="tk">rtb_LTEp50</a>) <span class="br">{</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td>    <a id="250c5" class="tk">rtb_LookUpTable</a> = <a id="250c23" class="tk">-</a><a id="250c24" class="tk">rtb_LookUpTable</a>;</td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td>  <span class="br">}</span></td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="253">&lt;S8&gt;/SignCorrected</a>' */</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td></td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td>  <span class="ct">/* Gain: '<a class="ct blk" blk_line="255">&lt;S1&gt;/Gain</a>' incorporates:</span></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="256">&lt;Root&gt;/UDC</a>'</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td><span class="ct">   */</span></td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td>  <a id="258c3" class="tk">rtb_Add4</a> = <a id="258c14" class="tk">sinPWM_3f_mukdik_P</a>.<a id="258c33" class="tk">Gain_Gain</a> <a id="258c43" class="tk">*</a> <a id="258c45" class="tk">sinPWM_3f_mukdik_P</a>.<a id="258c64" class="tk">UDC_Value</a>;</td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td>  <span class="ct">/* Product: '<a class="ct blk" blk_line="260">&lt;S1&gt;/Divide1</a>' incorporates:</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="261">&lt;Root&gt;/UAC </a>'</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="262">&lt;S1&gt;/Divide</a>'</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><span class="ct">   */</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td>  <a id="264c3" class="tk">rtb_Add</a> = (<a id="264c14" class="tk">real32_T</a>)((<a id="264c25" class="tk">real_T</a>)<a id="264c32" class="tk">rtb_LookUpTable</a> <a id="264c48" class="tk">*</a> 9.3132257461547852E-10 <a id="264c73" class="tk">*</a></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td>                       <a id="265c24" class="tk">sinPWM_3f_mukdik_P</a>.<a id="265c43" class="tk">UAC_Value</a>) <a id="265c54" class="tk">/</a> <a id="265c56" class="tk">rtb_Add4</a>;</td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td></td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="267">&lt;S1&gt;/Add</a>' incorporates:</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="268">&lt;S1&gt;/ABS offset</a>'</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="269">&lt;S1&gt;/Strech Const</a>'</span></td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="270">&lt;S1&gt;/Product1</a>'</span></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td><span class="ct">   */</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>  <a id="272c3" class="tk">rtb_Add</a> = <a id="272c13" class="tk">rtb_Add</a> <a id="272c21" class="tk">*</a> <a id="272c23" class="tk">sinPWM_3f_mukdik_P</a>.<a id="272c42" class="tk">StrechConst_Value</a> <a id="272c60" class="tk">+</a></td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td>    <a id="273c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="273c24" class="tk">ABSoffset_Value</a>;</td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td>  <span class="ct">/* DataTypeConversion: '<a class="ct blk" blk_line="275">&lt;S12&gt;/CastU16En16</a>' incorporates:</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="276">&lt;S1&gt;/Constant1</a>'</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="277">&lt;S1&gt;/120 fok tol√°s</a>'</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">   */</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td>  <a id="279c3" class="tk">tmp</a> = <a id="279c9" class="tk">floor</a>((<a id="279c16" class="tk">rtb_Divide4</a> <a id="279c28" class="tk">+</a> <a id="279c30" class="tk">sinPWM_3f_mukdik_P</a>.<a id="279c49" class="tk">Constant1_Value</a>) <a id="279c66" class="tk">*</a> 65536.0);</td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td>  <span class="kw">if</span> (<a id="280c7" class="tk">rtIsNaN</a>(<a id="280c15" class="tk">tmp</a>) <a id="280c20" class="tk">||</a> <a id="280c23" class="tk">rtIsInf</a>(<a id="280c31" class="tk">tmp</a>)) <span class="br">{</span></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td>    <a id="281c5" class="tk">tmp</a> = 0.0;</td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td>    <a id="283c5" class="tk">tmp</a> = <a id="283c11" class="tk">fmod</a>(<a id="283c16" class="tk">tmp</a>, 65536.0);</td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>  <span class="br">}</span></td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td></td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>  <a id="286c3" class="tk">rtb_CastU16En16_c</a> = <a id="286c23" class="tk">tmp</a> <a id="286c27" class="tk">&lt;</a> 0.0 <a id="286c33" class="tk">?</a> (<a id="286c36" class="tk">uint16_T</a>)<a id="286c45" class="tk">-</a>(<a id="286c47" class="tk">int16_T</a>)(<a id="286c56" class="tk">uint16_T</a>)<a id="286c65" class="tk">-</a><a id="286c66" class="tk">tmp</a> <a id="286c70" class="tk">:</a> (<a id="286c73" class="tk">uint16_T</a>)</td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td>    <a id="287c5" class="tk">tmp</a>;</td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>  <span class="ct">/* End of DataTypeConversion: '<a class="ct blk" blk_line="289">&lt;S12&gt;/CastU16En16</a>' */</span></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td></td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td>  <span class="ct">/* RelationalOperator: '<a class="ct blk" blk_line="291">&lt;S12&gt;/LTEp50</a>' incorporates:</span></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="292">&lt;S12&gt;/Point50</a>'</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td><span class="ct">   */</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>  <a id="294c3" class="tk">rtb_LTEp50</a> = (<a id="294c17" class="tk">rtb_CastU16En16_c</a> <a id="294c35" class="tk">&lt;=</a> <a id="294c38" class="tk">sinPWM_3f_mukdik_P</a>.<a id="294c57" class="tk">Point50_Value_e</a>);</td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="296">&lt;S12&gt;/QuadHandle1</a>' incorporates:</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="297">&lt;S12&gt;/Point50</a>'</span></td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="298">&lt;S12&gt;/Amp50</a>'</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td><span class="ct">   */</span></td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>  <span class="kw">if</span> (<a id="300c7" class="tk">!</a><a id="300c8" class="tk">rtb_LTEp50</a>) <span class="br">{</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td>    <a id="301c5" class="tk">rtb_CastU16En16_c</a> <a id="301c23" class="tk">-=</a> <a id="301c26" class="tk">sinPWM_3f_mukdik_P</a>.<a id="301c45" class="tk">Point50_Value_e</a>;</td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>  <span class="br">}</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="304">&lt;S12&gt;/QuadHandle1</a>' */</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td></td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="306">&lt;S12&gt;/QuadHandle2</a>' incorporates:</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="307">&lt;S12&gt;/Point25</a>'</span></td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="308">&lt;S12&gt;/Point50</a>'</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td><span class="ct">   *  RelationalOperator: '<a class="ct blk" blk_line="309">&lt;S12&gt;/LTEp25</a>'</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="310">&lt;S12&gt;/p50mA</a>'</span></td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td><span class="ct">   */</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td>  <span class="kw">if</span> (<a id="312c7" class="tk">!</a>(<a id="312c9" class="tk">rtb_CastU16En16_c</a> <a id="312c27" class="tk">&lt;=</a> <a id="312c30" class="tk">sinPWM_3f_mukdik_P</a>.<a id="312c49" class="tk">Point25_Value_k</a>)) <span class="br">{</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td>    <a id="313c5" class="tk">rtb_CastU16En16_c</a> = <a id="313c25" class="tk">sinPWM_3f_mukdik_P</a>.<a id="313c44" class="tk">Point50_Value_e</a> <a id="313c60" class="tk">-</a> <a id="313c62" class="tk">rtb_CastU16En16_c</a>;</td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>  <span class="br">}</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="316">&lt;S12&gt;/QuadHandle2</a>' */</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>  <span class="ct">/* Lookup_n-D: '<a class="ct blk" blk_line="318">&lt;S11&gt;/Look-Up Table</a>' */</span></td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>  <a id="319c3" class="tk">rtb_CastU16En16</a> = <a id="319c21" class="tk">plook_u32u16u64n48_evenc_f</a>(<a id="319c48" class="tk">rtb_CastU16En16_c</a>,</td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>    <a id="320c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="320c24" class="tk">LookUpTable_bp01Data_l</a>[0],</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>    <a id="321c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="321c24" class="tk">LookUpTable_bp01Data_l</a>[1] <a id="321c50" class="tk">-</a></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>    <a id="322c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="322c24" class="tk">LookUpTable_bp01Data_l</a>[0], 32UL, <a id="322c57" class="tk">&amp;</a><a id="322c58" class="tk">frac</a>);</td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>  <a id="323c3" class="tk">rtb_LookUpTable_g</a> = <a id="323c23" class="tk">intrp1d_s16s32s32u32u64n48l_f</a>(<a id="323c53" class="tk">rtb_CastU16En16</a>, <a id="323c70" class="tk">frac</a>,</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>    <a id="324c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="324c24" class="tk">LookUpTable_tableData_o</a>);</td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td>  <span class="ct">/* Switch: '<a class="ct blk" blk_line="326">&lt;S12&gt;/SignCorrected</a>' incorporates:</span></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td><span class="ct">   *  UnaryMinus: '<a class="ct blk" blk_line="327">&lt;S12&gt;/Negate</a>'</span></td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td><span class="ct">   */</span></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>  <span class="kw">if</span> (<a id="329c7" class="tk">!</a><a id="329c8" class="tk">rtb_LTEp50</a>) <span class="br">{</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td>    <a id="330c5" class="tk">rtb_LookUpTable_g</a> = <a id="330c25" class="tk">-</a><a id="330c26" class="tk">rtb_LookUpTable_g</a>;</td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <span class="br">}</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td>  <span class="ct">/* End of Switch: '<a class="ct blk" blk_line="333">&lt;S12&gt;/SignCorrected</a>' */</span></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td></td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td>  <span class="ct">/* Sum: '<a class="ct blk" blk_line="335">&lt;S1&gt;/Add4</a>' incorporates:</span></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="336">&lt;Root&gt;/UAC </a>'</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="337">&lt;S1&gt;/ABS offset</a>'</span></td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="338">&lt;S1&gt;/Strech Const</a>'</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="339">&lt;S1&gt;/Divide4</a>'</span></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="340">&lt;S1&gt;/Divide5</a>'</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct">   *  Product: '<a class="ct blk" blk_line="341">&lt;S1&gt;/Product3</a>'</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="ct">   */</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td>  <a id="343c3" class="tk">rtb_Add4</a> = (<a id="343c15" class="tk">real32_T</a>)((<a id="343c26" class="tk">real_T</a>)<a id="343c33" class="tk">rtb_LookUpTable_g</a> <a id="343c51" class="tk">*</a> 6.103515625E-5 <a id="343c68" class="tk">*</a></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td>                        <a id="344c25" class="tk">sinPWM_3f_mukdik_P</a>.<a id="344c44" class="tk">UAC_Value</a>) <a id="344c55" class="tk">/</a> <a id="344c57" class="tk">rtb_Add4</a> <a id="344c66" class="tk">*</a></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td>    <a id="345c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="345c24" class="tk">StrechConst_Value</a> <a id="345c42" class="tk">+</a> <a id="345c44" class="tk">sinPWM_3f_mukdik_P</a>.<a id="345c63" class="tk">ABSoffset_Value</a>;</td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td>  <span class="ct">/* S-Function (c2802xadc): '<a class="ct blk" blk_line="347">&lt;S1&gt;/innen j√∂n majd a bemenet 0-4095-ig 69-es pin</a>' */</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td>  <span class="br">{</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td>    <span class="ct">/*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td>    <span class="ct">/*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td>    <a id="351c5" class="tk">AdcRegs</a>.<a id="351c13" class="tk">ADCSOCFRC1</a>.<a id="351c24" class="tk">bit</a>.<a id="351c28" class="tk">SOC0</a> = 1;</td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td>    <span class="kw">asm</span>(" RPT #22 || NOP");</td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td>    <a id="353c5" class="tk">sinPWM_3f_mukdik_B</a>.<a id="353c24" class="tk">innenjnmajdabemenet04095ig69esp</a> = (<a id="353c59" class="tk">AdcResult</a>.<a id="353c69" class="tk">ADCRESULT0</a>);</td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td>  <span class="br">}</span></td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td></td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="356">&lt;S2&gt;/SPWM R</a>' */</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM1 --*/</span></td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>  <span class="br">{</span></td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>    <a id="360c5" class="tk">EPwm1Regs</a>.<a id="360c15" class="tk">CMPA</a>.<a id="360c20" class="tk">half</a>.<a id="360c25" class="tk">CMPA</a> = (<a id="360c33" class="tk">uint16_T</a>)(<a id="360c43" class="tk">rtb_Add</a>);</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td>  <span class="br">}</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="363">&lt;S2&gt;/SPWM S</a>' */</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM2 --*/</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td>  <span class="br">{</span></td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td>    <a id="367c5" class="tk">EPwm2Regs</a>.<a id="367c15" class="tk">CMPA</a>.<a id="367c20" class="tk">half</a>.<a id="367c25" class="tk">CMPA</a> = (<a id="367c33" class="tk">uint16_T</a>)(<a id="367c43" class="tk">rtb_Add</a>);</td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td>  <span class="br">}</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td>  <span class="ct">/* S-Function (c2802xpwm): '<a class="ct blk" blk_line="370">&lt;S2&gt;/SPWM T</a>' */</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td>  <span class="ct">/*-- Update CMPA value for ePWM3 --*/</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td>  <span class="br">{</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td>    <a id="374c5" class="tk">EPwm3Regs</a>.<a id="374c15" class="tk">CMPA</a>.<a id="374c20" class="tk">half</a>.<a id="374c25" class="tk">CMPA</a> = (<a id="374c33" class="tk">uint16_T</a>)(<a id="374c43" class="tk">rtb_Add4</a>);</td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td>  <span class="br">}</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td>  <span class="ct">/* Update for Delay: '<a class="ct blk" blk_line="377">&lt;S3&gt;/Delay</a>' incorporates:</span></td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td><span class="ct">   *  Constant: '<a class="ct blk" blk_line="378">&lt;S1&gt;/Constant</a>'</span></td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="ct">   *  Gain: '<a class="ct blk" blk_line="379">&lt;S1&gt;/Gain1</a>'</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td><span class="ct">   *  Gain: '<a class="ct blk" blk_line="380">&lt;S1&gt;/Gain2</a>'</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td><span class="ct">   *  Sum: '<a class="ct blk" blk_line="381">&lt;S3&gt;/Add1</a>'</span></td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td><span class="ct">   */</span></td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>  <a id="383c3" class="tk">sinPWM_3f_mukdik_DW</a>.<a id="383c23" class="tk">Delay_DSTATE</a> = <a id="383c38" class="tk">sinPWM_3f_mukdik_P</a>.<a id="383c57" class="tk">Gain1_Gain</a> <a id="383c68" class="tk">*</a></td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td>    <a id="384c5" class="tk">sinPWM_3f_mukdik_P</a>.<a id="384c24" class="tk">Constant_Value</a> <a id="384c39" class="tk">*</a> <a id="384c41" class="tk">sinPWM_3f_mukdik_P</a>.<a id="384c60" class="tk">Gain2_Gain</a> <a id="384c71" class="tk">+</a></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td>    <a id="385c5" class="tk">rtb_Switch</a>;</td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="br">}</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td><span class="ct">/* Model step function for TID1 */</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="kw">void</span> <a id="389c6" class="tk">sinPWM_3f_mukdik_step1</a>(<span class="kw">void</span>)      <span class="ct">/* Sample time: [0.001s, 0.0s] */</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="br">{</span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td>  <span class="ct">/* S-Function (c2802xaio_di): '<a class="ct blk" blk_line="391">&lt;S2&gt;/UDC </a>' */</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td>  <span class="br">{</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td>    <a id="393c5" class="tk">sinPWM_3f_mukdik_B</a>.<a id="393c24" class="tk">UDC</a> = <a id="393c30" class="tk">GpioDataRegs</a>.<a id="393c43" class="tk">AIODAT</a>.<a id="393c50" class="tk">bit</a>.<a id="393c54" class="tk">AIO6</a>;</td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td>  <span class="br">}</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td>  <span class="ct">/* S-Function (c2802xaio_di): '<a class="ct blk" blk_line="396">&lt;S2&gt;/UAC </a>' */</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td>  <span class="br">{</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td>    <a id="398c5" class="tk">sinPWM_3f_mukdik_B</a>.<a id="398c24" class="tk">UAC</a> = <a id="398c30" class="tk">GpioDataRegs</a>.<a id="398c43" class="tk">AIODAT</a>.<a id="398c50" class="tk">bit</a>.<a id="398c54" class="tk">AIO2</a>;</td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td>  <span class="br">}</span></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td><span class="br">}</span></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td></td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="ct">/* Model initialize function */</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td><span class="kw">void</span> <a id="403c6" class="tk">sinPWM_3f_mukdik_initialize</a>(<span class="kw">void</span>)</td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td><span class="br">{</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>  <span class="ct">/* Registration code */</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>  <span class="ct">/* initialize non-finites */</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>  <a id="408c3" class="tk">rt_InitInfAndNaN</a>(<span class="kw">sizeof</span>(<a id="408c27" class="tk">real_T</a>));</td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>  <span class="ct">/* initialize real-time model */</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>  (<span class="kw">void</span>) <a id="411c10" class="tk">memset</a>((<span class="kw">void</span> <a id="411c23" class="tk">*</a>)<a id="411c25" class="tk">sinPWM_3f_mukdik_M</a>, 0,</td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>                <span class="kw">sizeof</span>(<a id="412c24" class="tk">RT_MODEL_sinPWM_3f_mukdik_T</a>));</td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>  <span class="ct">/* block I/O */</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>  (<span class="kw">void</span>) <a id="415c10" class="tk">memset</a>(((<span class="kw">void</span> <a id="415c24" class="tk">*</a>) <a id="415c27" class="tk">&amp;</a><a id="415c28" class="tk">sinPWM_3f_mukdik_B</a>), 0,</td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>                <span class="kw">sizeof</span>(<a id="416c24" class="tk">B_sinPWM_3f_mukdik_T</a>));</td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>  <span class="ct">/* states (dwork) */</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>  (<span class="kw">void</span>) <a id="419c10" class="tk">memset</a>((<span class="kw">void</span> <a id="419c23" class="tk">*</a>)<a id="419c25" class="tk">&amp;</a><a id="419c26" class="tk">sinPWM_3f_mukdik_DW</a>, 0,</td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>                <span class="kw">sizeof</span>(<a id="420c24" class="tk">DW_sinPWM_3f_mukdik_T</a>));</td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>  <span class="ct">/* Start for S-Function (c2802xadc): '<a class="ct blk" blk_line="422">&lt;S1&gt;/innen j√∂n majd a bemenet 0-4095-ig 69-es pin</a>' */</span></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>  <a id="423c3" class="tk">InitAdc</a>();</td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>  <a id="424c3" class="tk">config_ADC_SOC0</a> ();</td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>  <span class="ct">/* Start for S-Function (c2802xaio_di): '<a class="ct blk" blk_line="426">&lt;S2&gt;/UDC </a>' */</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td>  <a id="427c3" class="tk">EALLOW</a>;</td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td>  <a id="428c3" class="tk">GpioCtrlRegs</a>.<a id="428c16" class="tk">AIOMUX1</a>.<a id="428c24" class="tk">bit</a>.<a id="428c28" class="tk">AIO6</a> = 0;</td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td>  <a id="429c3" class="tk">GpioCtrlRegs</a>.<a id="429c16" class="tk">AIODIR</a>.<a id="429c23" class="tk">bit</a>.<a id="429c27" class="tk">AIO6</a> = 0;</td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td>  <a id="430c3" class="tk">EDIS</a>;</td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td>  <span class="ct">/* Start for S-Function (c2802xaio_di): '<a class="ct blk" blk_line="432">&lt;S2&gt;/UAC </a>' */</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td>  <a id="433c3" class="tk">EALLOW</a>;</td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td>  <a id="434c3" class="tk">GpioCtrlRegs</a>.<a id="434c16" class="tk">AIOMUX1</a>.<a id="434c24" class="tk">bit</a>.<a id="434c28" class="tk">AIO2</a> = 0;</td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td>  <a id="435c3" class="tk">GpioCtrlRegs</a>.<a id="435c16" class="tk">AIODIR</a>.<a id="435c23" class="tk">bit</a>.<a id="435c27" class="tk">AIO2</a> = 0;</td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td>  <a id="436c3" class="tk">EDIS</a>;</td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td></td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="438">&lt;S2&gt;/SPWM R</a>' */</span></td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>  <span class="ct">/*** Initialize ePWM1 modules ***/</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>  <span class="br">{</span></td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td>    <a id="443c5" class="tk">EPwm1Regs</a>.<a id="443c15" class="tk">TBPRD</a> = 64000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="ct">       EPwm1Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td><span class="ct">     */</span></td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td>    <a id="455c5" class="tk">EPwm1Regs</a>.<a id="455c15" class="tk">TBCTL</a>.<a id="455c21" class="tk">all</a> = (<a id="455c28" class="tk">EPwm1Regs</a>.<a id="455c38" class="tk">TBCTL</a>.<a id="455c44" class="tk">all</a> <a id="455c48" class="tk">&amp;</a> <a id="455c50" class="tk">~</a>0x3FFF) <a id="455c59" class="tk">|</a> 0x30;</td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td><span class="ct">       EPwm1Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="ct">     */</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td>    <a id="460c5" class="tk">EPwm1Regs</a>.<a id="460c15" class="tk">TBPHS</a>.<a id="460c21" class="tk">all</a> = (<a id="460c28" class="tk">EPwm1Regs</a>.<a id="460c38" class="tk">TBPHS</a>.<a id="460c44" class="tk">all</a> <a id="460c48" class="tk">&amp;</a> <a id="460c50" class="tk">~</a>0xFFFF0000) <a id="460c63" class="tk">|</a> 0x0;</td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td>    <a id="463c5" class="tk">EPwm1Regs</a>.<a id="463c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td><span class="ct">       EPwm1Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td><span class="ct">     */</span></td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td>    <a id="472c5" class="tk">EPwm1Regs</a>.<a id="472c15" class="tk">CMPCTL</a>.<a id="472c22" class="tk">all</a> = (<a id="472c29" class="tk">EPwm1Regs</a>.<a id="472c39" class="tk">CMPCTL</a>.<a id="472c46" class="tk">all</a> <a id="472c50" class="tk">&amp;</a> <a id="472c52" class="tk">~</a>0x5F) <a id="472c59" class="tk">|</a> 0x0;</td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>    <a id="473c5" class="tk">EPwm1Regs</a>.<a id="473c15" class="tk">CMPA</a>.<a id="473c20" class="tk">half</a>.<a id="473c25" class="tk">CMPA</a> = 32000;  <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>    <a id="474c5" class="tk">EPwm1Regs</a>.<a id="474c15" class="tk">CMPB</a> = 16000;            <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>    <a id="477c5" class="tk">EPwm1Regs</a>.<a id="477c15" class="tk">AQCTLA</a>.<a id="477c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>    <a id="478c5" class="tk">EPwm1Regs</a>.<a id="478c15" class="tk">AQCTLB</a>.<a id="478c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td><span class="ct">       EPwm1Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td><span class="ct">     */</span></td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <a id="483c5" class="tk">EPwm1Regs</a>.<a id="483c15" class="tk">AQSFRC</a>.<a id="483c22" class="tk">all</a> = (<a id="483c29" class="tk">EPwm1Regs</a>.<a id="483c39" class="tk">AQSFRC</a>.<a id="483c46" class="tk">all</a> <a id="483c50" class="tk">&amp;</a> <a id="483c52" class="tk">~</a>0xC0) <a id="483c59" class="tk">|</a> 0x0;</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td><span class="ct">       EPwm1Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td><span class="ct">       EPwm1Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td><span class="ct">     */</span></td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>    <a id="489c5" class="tk">EPwm1Regs</a>.<a id="489c15" class="tk">AQCSFRC</a>.<a id="489c23" class="tk">all</a> = (<a id="489c30" class="tk">EPwm1Regs</a>.<a id="489c40" class="tk">AQCSFRC</a>.<a id="489c48" class="tk">all</a> <a id="489c52" class="tk">&amp;</a> <a id="489c54" class="tk">~</a>0xF) <a id="489c60" class="tk">|</a> 0x0;</td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td><span class="ct">       EPwm1Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="ct">     */</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>    <a id="498c5" class="tk">EPwm1Regs</a>.<a id="498c15" class="tk">DBCTL</a>.<a id="498c21" class="tk">all</a> = (<a id="498c28" class="tk">EPwm1Regs</a>.<a id="498c38" class="tk">DBCTL</a>.<a id="498c44" class="tk">all</a> <a id="498c48" class="tk">&amp;</a> <a id="498c50" class="tk">~</a>0x803F) <a id="498c59" class="tk">|</a> 0x0;</td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>    <a id="499c5" class="tk">EPwm1Regs</a>.<a id="499c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>    <a id="500c5" class="tk">EPwm1Regs</a>.<a id="500c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td></td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM1SOCA Period Select</span></td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="ct"></span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td><span class="ct"></span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM1SOCB Period Select</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.INTEN                = 0;          // EPWM1INTn Enable</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td><span class="ct">       EPwm1Regs.ETSEL.bit.INTSEL               = 1;          // EPWM1INTn Select</span></td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td><span class="ct"></span></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td><span class="ct">       EPwm1Regs.ETPS.bit.INTPRD                = 1;          // EPWM1INTn Period Select</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td><span class="ct">     */</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>    <a id="517c5" class="tk">EPwm1Regs</a>.<a id="517c15" class="tk">ETSEL</a>.<a id="517c21" class="tk">all</a> = (<a id="517c28" class="tk">EPwm1Regs</a>.<a id="517c38" class="tk">ETSEL</a>.<a id="517c44" class="tk">all</a> <a id="517c48" class="tk">&amp;</a> <a id="517c50" class="tk">~</a>0xFF0F) <a id="517c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td>    <a id="518c5" class="tk">EPwm1Regs</a>.<a id="518c15" class="tk">ETPS</a>.<a id="518c20" class="tk">all</a> = (<a id="518c27" class="tk">EPwm1Regs</a>.<a id="518c37" class="tk">ETPS</a>.<a id="518c42" class="tk">all</a> <a id="518c46" class="tk">&amp;</a> <a id="518c48" class="tk">~</a>0x3303) <a id="518c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td><span class="ct">       EPwm1Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td><span class="ct">     */</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>    <a id="527c5" class="tk">EPwm1Regs</a>.<a id="527c15" class="tk">PCCTL</a>.<a id="527c21" class="tk">all</a> = (<a id="527c28" class="tk">EPwm1Regs</a>.<a id="527c38" class="tk">PCCTL</a>.<a id="527c44" class="tk">all</a> <a id="527c48" class="tk">&amp;</a> <a id="527c50" class="tk">~</a>0x7FF) <a id="527c58" class="tk">|</a> 0x0;</td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>    <a id="530c5" class="tk">EALLOW</a>;</td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td>    <a id="531c5" class="tk">EPwm1Regs</a>.<a id="531c15" class="tk">TZSEL</a>.<a id="531c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM1A</span></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM1B</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM1A action on DCAEVT1</span></td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM1A action on DCAEVT2</span></td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM1B action on DCBEVT1</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td><span class="ct">       EPwm1Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM1B action on DCBEVT2</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td><span class="ct">     */</span></td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>    <a id="541c5" class="tk">EPwm1Regs</a>.<a id="541c15" class="tk">TZCTL</a>.<a id="541c21" class="tk">all</a> = (<a id="541c28" class="tk">EPwm1Regs</a>.<a id="541c38" class="tk">TZCTL</a>.<a id="541c44" class="tk">all</a> <a id="541c48" class="tk">&amp;</a> <a id="541c50" class="tk">~</a>0xFFF) <a id="541c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td></td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td><span class="ct">       EPwm1Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td><span class="ct">     */</span></td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>    <a id="551c5" class="tk">EPwm1Regs</a>.<a id="551c15" class="tk">TZEINT</a>.<a id="551c22" class="tk">all</a> = (<a id="551c29" class="tk">EPwm1Regs</a>.<a id="551c39" class="tk">TZEINT</a>.<a id="551c46" class="tk">all</a> <a id="551c50" class="tk">&amp;</a> <a id="551c52" class="tk">~</a>0x7E) <a id="551c59" class="tk">|</a> 0x0;</td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td></td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td><span class="ct">       EPwm1Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td><span class="ct">     */</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>    <a id="561c5" class="tk">EPwm1Regs</a>.<a id="561c15" class="tk">DCACTL</a>.<a id="561c22" class="tk">all</a> = (<a id="561c29" class="tk">EPwm1Regs</a>.<a id="561c39" class="tk">DCACTL</a>.<a id="561c46" class="tk">all</a> <a id="561c50" class="tk">&amp;</a> <a id="561c52" class="tk">~</a>0x30F) <a id="561c60" class="tk">|</a> 0x4;</td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td><span class="ct">       EPwm1Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td><span class="ct">     */</span></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>    <a id="571c5" class="tk">EPwm1Regs</a>.<a id="571c15" class="tk">DCBCTL</a>.<a id="571c22" class="tk">all</a> = (<a id="571c29" class="tk">EPwm1Regs</a>.<a id="571c39" class="tk">DCBCTL</a>.<a id="571c46" class="tk">all</a> <a id="571c50" class="tk">&amp;</a> <a id="571c52" class="tk">~</a>0x30F) <a id="571c60" class="tk">|</a> 0x0;</td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td></td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td><span class="ct"></span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td><span class="ct">       EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td><span class="ct">     */</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td>    <a id="580c5" class="tk">EPwm1Regs</a>.<a id="580c15" class="tk">DCTRIPSEL</a>.<a id="580c25" class="tk">all</a> = (<a id="580c32" class="tk">EPwm1Regs</a>.<a id="580c42" class="tk">DCTRIPSEL</a>.<a id="580c52" class="tk">all</a> <a id="580c56" class="tk">&amp;</a> <a id="580c58" class="tk">~</a> 0xFFFF) <a id="580c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td><span class="ct">       EPwm1Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="ct">     */</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td>    <a id="588c5" class="tk">EPwm1Regs</a>.<a id="588c15" class="tk">TZDCSEL</a>.<a id="588c23" class="tk">all</a> = (<a id="588c30" class="tk">EPwm1Regs</a>.<a id="588c40" class="tk">TZDCSEL</a>.<a id="588c48" class="tk">all</a> <a id="588c52" class="tk">&amp;</a> <a id="588c54" class="tk">~</a>0xFFF) <a id="588c62" class="tk">|</a> 0x0;</td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td><span class="ct">       EPwm1Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td><span class="ct">     */</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td>    <a id="596c5" class="tk">EPwm1Regs</a>.<a id="596c15" class="tk">DCFCTL</a>.<a id="596c22" class="tk">all</a> = (<a id="596c29" class="tk">EPwm1Regs</a>.<a id="596c39" class="tk">DCFCTL</a>.<a id="596c46" class="tk">all</a> <a id="596c50" class="tk">&amp;</a> <a id="596c52" class="tk">~</a>0x3F) <a id="596c59" class="tk">|</a> 0x10;</td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td>    <a id="597c5" class="tk">EPwm1Regs</a>.<a id="597c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td>    <a id="598c5" class="tk">EPwm1Regs</a>.<a id="598c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="ct">       EPwm1Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td><span class="ct">     */</span></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td>    <a id="603c5" class="tk">EPwm1Regs</a>.<a id="603c15" class="tk">DCCAPCTL</a>.<a id="603c24" class="tk">all</a> = (<a id="603c31" class="tk">EPwm1Regs</a>.<a id="603c41" class="tk">DCCAPCTL</a>.<a id="603c50" class="tk">all</a> <a id="603c54" class="tk">&amp;</a> <a id="603c56" class="tk">~</a>0x1) <a id="603c62" class="tk">|</a> 0x0;</td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct">       EPwm1Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="ct">       EPwm1Regs.HRCNFG.bit.SELOUTB             = 1;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="ct">     */</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td>    <a id="609c5" class="tk">EPwm1Regs</a>.<a id="609c15" class="tk">HRCNFG</a>.<a id="609c22" class="tk">all</a> = (<a id="609c29" class="tk">EPwm1Regs</a>.<a id="609c39" class="tk">HRCNFG</a>.<a id="609c46" class="tk">all</a> <a id="609c50" class="tk">&amp;</a> <a id="609c52" class="tk">~</a>0xA0) <a id="609c59" class="tk">|</a> 0x20;</td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td>    <a id="610c5" class="tk">EDIS</a>;</td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td>  <span class="br">}</span></td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="613">&lt;S2&gt;/SPWM S</a>' */</span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td></td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td>  <span class="ct">/*** Initialize ePWM2 modules ***/</span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td>  <span class="br">{</span></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td>    <a id="618c5" class="tk">EPwm2Regs</a>.<a id="618c15" class="tk">TBPRD</a> = 64000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td><span class="ct">       EPwm2Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td><span class="ct">     */</span></td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td>    <a id="630c5" class="tk">EPwm2Regs</a>.<a id="630c15" class="tk">TBCTL</a>.<a id="630c21" class="tk">all</a> = (<a id="630c28" class="tk">EPwm2Regs</a>.<a id="630c38" class="tk">TBCTL</a>.<a id="630c44" class="tk">all</a> <a id="630c48" class="tk">&amp;</a> <a id="630c50" class="tk">~</a>0x3FFF) <a id="630c59" class="tk">|</a> 0x30;</td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td><span class="ct">       EPwm2Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td><span class="ct">     */</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td>    <a id="635c5" class="tk">EPwm2Regs</a>.<a id="635c15" class="tk">TBPHS</a>.<a id="635c21" class="tk">all</a> = (<a id="635c28" class="tk">EPwm2Regs</a>.<a id="635c38" class="tk">TBPHS</a>.<a id="635c44" class="tk">all</a> <a id="635c48" class="tk">&amp;</a> <a id="635c50" class="tk">~</a>0xFFFF0000) <a id="635c63" class="tk">|</a> 0x0;</td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td>    <a id="638c5" class="tk">EPwm2Regs</a>.<a id="638c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td><span class="ct">       EPwm2Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td><span class="ct">     */</span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td>    <a id="647c5" class="tk">EPwm2Regs</a>.<a id="647c15" class="tk">CMPCTL</a>.<a id="647c22" class="tk">all</a> = (<a id="647c29" class="tk">EPwm2Regs</a>.<a id="647c39" class="tk">CMPCTL</a>.<a id="647c46" class="tk">all</a> <a id="647c50" class="tk">&amp;</a> <a id="647c52" class="tk">~</a>0x5F) <a id="647c59" class="tk">|</a> 0x0;</td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td>    <a id="648c5" class="tk">EPwm2Regs</a>.<a id="648c15" class="tk">CMPA</a>.<a id="648c20" class="tk">half</a>.<a id="648c25" class="tk">CMPA</a> = 32000;  <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td>    <a id="649c5" class="tk">EPwm2Regs</a>.<a id="649c15" class="tk">CMPB</a> = 16000;            <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td>    <a id="652c5" class="tk">EPwm2Regs</a>.<a id="652c15" class="tk">AQCTLA</a>.<a id="652c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td>    <a id="653c5" class="tk">EPwm2Regs</a>.<a id="653c15" class="tk">AQCTLB</a>.<a id="653c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="ct">       EPwm2Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td><span class="ct">     */</span></td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td>    <a id="658c5" class="tk">EPwm2Regs</a>.<a id="658c15" class="tk">AQSFRC</a>.<a id="658c22" class="tk">all</a> = (<a id="658c29" class="tk">EPwm2Regs</a>.<a id="658c39" class="tk">AQSFRC</a>.<a id="658c46" class="tk">all</a> <a id="658c50" class="tk">&amp;</a> <a id="658c52" class="tk">~</a>0xC0) <a id="658c59" class="tk">|</a> 0x0;</td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td></td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td><span class="ct">       EPwm2Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td><span class="ct">     */</span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td>    <a id="664c5" class="tk">EPwm2Regs</a>.<a id="664c15" class="tk">AQCSFRC</a>.<a id="664c23" class="tk">all</a> = (<a id="664c30" class="tk">EPwm2Regs</a>.<a id="664c40" class="tk">AQCSFRC</a>.<a id="664c48" class="tk">all</a> <a id="664c52" class="tk">&amp;</a> <a id="664c54" class="tk">~</a>0xF) <a id="664c60" class="tk">|</a> 0x0;</td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td><span class="ct">       EPwm2Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td><span class="ct">     */</span></td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td>    <a id="673c5" class="tk">EPwm2Regs</a>.<a id="673c15" class="tk">DBCTL</a>.<a id="673c21" class="tk">all</a> = (<a id="673c28" class="tk">EPwm2Regs</a>.<a id="673c38" class="tk">DBCTL</a>.<a id="673c44" class="tk">all</a> <a id="673c48" class="tk">&amp;</a> <a id="673c50" class="tk">~</a>0x803F) <a id="673c59" class="tk">|</a> 0x0;</td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td>    <a id="674c5" class="tk">EPwm2Regs</a>.<a id="674c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td>    <a id="675c5" class="tk">EPwm2Regs</a>.<a id="675c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM2SOCA Period Select</span></td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td><span class="ct"></span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td><span class="ct"></span></td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM2SOCB Period Select</span></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTEN                = 0;          // EPWM2INTn Enable</span></td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td><span class="ct">       EPwm2Regs.ETSEL.bit.INTSEL               = 1;          // EPWM2INTn Select</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td><span class="ct"></span></td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td><span class="ct">       EPwm2Regs.ETPS.bit.INTPRD                = 1;          // EPWM2INTn Period Select</span></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td><span class="ct">     */</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>    <a id="692c5" class="tk">EPwm2Regs</a>.<a id="692c15" class="tk">ETSEL</a>.<a id="692c21" class="tk">all</a> = (<a id="692c28" class="tk">EPwm2Regs</a>.<a id="692c38" class="tk">ETSEL</a>.<a id="692c44" class="tk">all</a> <a id="692c48" class="tk">&amp;</a> <a id="692c50" class="tk">~</a>0xFF0F) <a id="692c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>    <a id="693c5" class="tk">EPwm2Regs</a>.<a id="693c15" class="tk">ETPS</a>.<a id="693c20" class="tk">all</a> = (<a id="693c27" class="tk">EPwm2Regs</a>.<a id="693c37" class="tk">ETPS</a>.<a id="693c42" class="tk">all</a> <a id="693c46" class="tk">&amp;</a> <a id="693c48" class="tk">~</a>0x3303) <a id="693c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td></td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td><span class="ct">       EPwm2Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td><span class="ct">     */</span></td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>    <a id="702c5" class="tk">EPwm2Regs</a>.<a id="702c15" class="tk">PCCTL</a>.<a id="702c21" class="tk">all</a> = (<a id="702c28" class="tk">EPwm2Regs</a>.<a id="702c38" class="tk">PCCTL</a>.<a id="702c44" class="tk">all</a> <a id="702c48" class="tk">&amp;</a> <a id="702c50" class="tk">~</a>0x7FF) <a id="702c58" class="tk">|</a> 0x0;</td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td></td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td>    <a id="705c5" class="tk">EALLOW</a>;</td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td>    <a id="706c5" class="tk">EPwm2Regs</a>.<a id="706c15" class="tk">TZSEL</a>.<a id="706c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM2A</span></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM2B</span></td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM2A action on DCAEVT1</span></td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM2A action on DCAEVT2</span></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM2B action on DCBEVT1</span></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td><span class="ct">       EPwm2Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM2B action on DCBEVT2</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td><span class="ct">     */</span></td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td>    <a id="716c5" class="tk">EPwm2Regs</a>.<a id="716c15" class="tk">TZCTL</a>.<a id="716c21" class="tk">all</a> = (<a id="716c28" class="tk">EPwm2Regs</a>.<a id="716c38" class="tk">TZCTL</a>.<a id="716c44" class="tk">all</a> <a id="716c48" class="tk">&amp;</a> <a id="716c50" class="tk">~</a>0xFFF) <a id="716c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td><span class="ct">       EPwm2Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td><span class="ct">     */</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td>    <a id="726c5" class="tk">EPwm2Regs</a>.<a id="726c15" class="tk">TZEINT</a>.<a id="726c22" class="tk">all</a> = (<a id="726c29" class="tk">EPwm2Regs</a>.<a id="726c39" class="tk">TZEINT</a>.<a id="726c46" class="tk">all</a> <a id="726c50" class="tk">&amp;</a> <a id="726c52" class="tk">~</a>0x7E) <a id="726c59" class="tk">|</a> 0x0;</td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td><span class="ct">       EPwm2Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td><span class="ct">     */</span></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td>    <a id="736c5" class="tk">EPwm2Regs</a>.<a id="736c15" class="tk">DCACTL</a>.<a id="736c22" class="tk">all</a> = (<a id="736c29" class="tk">EPwm2Regs</a>.<a id="736c39" class="tk">DCACTL</a>.<a id="736c46" class="tk">all</a> <a id="736c50" class="tk">&amp;</a> <a id="736c52" class="tk">~</a>0x30F) <a id="736c60" class="tk">|</a> 0x4;</td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td></td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td><span class="ct">       EPwm2Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td><span class="ct">     */</span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td>    <a id="746c5" class="tk">EPwm2Regs</a>.<a id="746c15" class="tk">DCBCTL</a>.<a id="746c22" class="tk">all</a> = (<a id="746c29" class="tk">EPwm2Regs</a>.<a id="746c39" class="tk">DCBCTL</a>.<a id="746c46" class="tk">all</a> <a id="746c50" class="tk">&amp;</a> <a id="746c52" class="tk">~</a>0x30F) <a id="746c60" class="tk">|</a> 0x0;</td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td></td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td><span class="ct"></span></td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td><span class="ct">       EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td><span class="ct">     */</span></td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>    <a id="755c5" class="tk">EPwm2Regs</a>.<a id="755c15" class="tk">DCTRIPSEL</a>.<a id="755c25" class="tk">all</a> = (<a id="755c32" class="tk">EPwm2Regs</a>.<a id="755c42" class="tk">DCTRIPSEL</a>.<a id="755c52" class="tk">all</a> <a id="755c56" class="tk">&amp;</a> <a id="755c58" class="tk">~</a> 0xFFFF) <a id="755c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td></td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td><span class="ct">       EPwm2Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td><span class="ct">     */</span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>    <a id="763c5" class="tk">EPwm2Regs</a>.<a id="763c15" class="tk">TZDCSEL</a>.<a id="763c23" class="tk">all</a> = (<a id="763c30" class="tk">EPwm2Regs</a>.<a id="763c40" class="tk">TZDCSEL</a>.<a id="763c48" class="tk">all</a> <a id="763c52" class="tk">&amp;</a> <a id="763c54" class="tk">~</a>0xFFF) <a id="763c62" class="tk">|</a> 0x0;</td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td><span class="ct">       EPwm2Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td><span class="ct">     */</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td>    <a id="771c5" class="tk">EPwm2Regs</a>.<a id="771c15" class="tk">DCFCTL</a>.<a id="771c22" class="tk">all</a> = (<a id="771c29" class="tk">EPwm2Regs</a>.<a id="771c39" class="tk">DCFCTL</a>.<a id="771c46" class="tk">all</a> <a id="771c50" class="tk">&amp;</a> <a id="771c52" class="tk">~</a>0x3F) <a id="771c59" class="tk">|</a> 0x10;</td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td>    <a id="772c5" class="tk">EPwm2Regs</a>.<a id="772c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td>    <a id="773c5" class="tk">EPwm2Regs</a>.<a id="773c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td></td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td><span class="ct">       EPwm2Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td><span class="ct">     */</span></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td>    <a id="778c5" class="tk">EPwm2Regs</a>.<a id="778c15" class="tk">DCCAPCTL</a>.<a id="778c24" class="tk">all</a> = (<a id="778c31" class="tk">EPwm2Regs</a>.<a id="778c41" class="tk">DCCAPCTL</a>.<a id="778c50" class="tk">all</a> <a id="778c54" class="tk">&amp;</a> <a id="778c56" class="tk">~</a>0x1) <a id="778c62" class="tk">|</a> 0x0;</td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td><span class="ct">       EPwm2Regs.HRCNFG.bit.SELOUTB             = 1;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td><span class="ct">     */</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td>    <a id="784c5" class="tk">EPwm2Regs</a>.<a id="784c15" class="tk">HRCNFG</a>.<a id="784c22" class="tk">all</a> = (<a id="784c29" class="tk">EPwm2Regs</a>.<a id="784c39" class="tk">HRCNFG</a>.<a id="784c46" class="tk">all</a> <a id="784c50" class="tk">&amp;</a> <a id="784c52" class="tk">~</a>0xA0) <a id="784c59" class="tk">|</a> 0x20;</td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td>    <a id="785c5" class="tk">EDIS</a>;</td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td>  <span class="br">}</span></td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td></td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td>  <span class="ct">/* Start for S-Function (c2802xpwm): '<a class="ct blk" blk_line="788">&lt;S2&gt;/SPWM T</a>' */</span></td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td>  <span class="ct">/*** Initialize ePWM3 modules ***/</span></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>  <span class="br">{</span></td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td>    <span class="ct">/*-- Setup Time-Base (TB) Submodule --*/</span></td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>    <a id="793c5" class="tk">EPwm3Regs</a>.<a id="793c15" class="tk">TBPRD</a> = 64000;           <span class="ct">// Time Base Period Register</span></td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td></td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>    <span class="ct">/*  // Time Base Control Register</span></td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.CTRMODE              = 0;          // Counter Mode</span></td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.SYNCOSEL             = 3;          // Sync Output Select</span></td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PRDLD                = 0;          // Shadow select</span></td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PHSEN                = 0;          // Phase Load Enable</span></td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.PHSDIR               = 0;          // Phase Direction Bit</span></td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.HSPCLKDIV            = 0;          // High Speed TBCLK Pre-scaler</span></td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.CLKDIV               = 0;          // Time Base Clock Pre-scaler</span></td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td><span class="ct">       EPwm3Regs.TBCTL.bit.SWFSYNC              = 0;          // Software Force Sync Pulse</span></td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td><span class="ct">     */</span></td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>    <a id="805c5" class="tk">EPwm3Regs</a>.<a id="805c15" class="tk">TBCTL</a>.<a id="805c21" class="tk">all</a> = (<a id="805c28" class="tk">EPwm3Regs</a>.<a id="805c38" class="tk">TBCTL</a>.<a id="805c44" class="tk">all</a> <a id="805c48" class="tk">&amp;</a> <a id="805c50" class="tk">~</a>0x3FFF) <a id="805c59" class="tk">|</a> 0x30;</td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td></td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td>    <span class="ct">/* // Time-Base Phase Register</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td><span class="ct">       EPwm3Regs.TBPHS.half.TBPHS               = 0;          // Phase offset register</span></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td><span class="ct">     */</span></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td>    <a id="810c5" class="tk">EPwm3Regs</a>.<a id="810c15" class="tk">TBPHS</a>.<a id="810c21" class="tk">all</a> = (<a id="810c28" class="tk">EPwm3Regs</a>.<a id="810c38" class="tk">TBPHS</a>.<a id="810c44" class="tk">all</a> <a id="810c48" class="tk">&amp;</a> <a id="810c50" class="tk">~</a>0xFFFF0000) <a id="810c63" class="tk">|</a> 0x0;</td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td>    <span class="ct">// Time Base Counter Register</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td>    <a id="813c5" class="tk">EPwm3Regs</a>.<a id="813c15" class="tk">TBCTR</a> = 0x0000;          <span class="ct">/* Clear counter*/</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td>    <span class="ct">/*-- Setup Counter_Compare (CC) Submodule --*/</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td>    <span class="ct">/*	// Counter Compare Control Register</span></td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.SHDWAMODE           = 0;  // Compare A Register Block Operating Mode</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.SHDWBMODE           = 0;  // Compare B Register Block Operating Mode</span></td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.LOADAMODE           = 0;          // Active Compare A Load</span></td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td><span class="ct">       EPwm3Regs.CMPCTL.bit.LOADBMODE           = 0;          // Active Compare B Load</span></td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td><span class="ct">     */</span></td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td>    <a id="822c5" class="tk">EPwm3Regs</a>.<a id="822c15" class="tk">CMPCTL</a>.<a id="822c22" class="tk">all</a> = (<a id="822c29" class="tk">EPwm3Regs</a>.<a id="822c39" class="tk">CMPCTL</a>.<a id="822c46" class="tk">all</a> <a id="822c50" class="tk">&amp;</a> <a id="822c52" class="tk">~</a>0x5F) <a id="822c59" class="tk">|</a> 0x0;</td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td>    <a id="823c5" class="tk">EPwm3Regs</a>.<a id="823c15" class="tk">CMPA</a>.<a id="823c20" class="tk">half</a>.<a id="823c25" class="tk">CMPA</a> = 32000;  <span class="ct">// Counter Compare A Register</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>    <a id="824c5" class="tk">EPwm3Regs</a>.<a id="824c15" class="tk">CMPB</a> = 16000;            <span class="ct">// Counter Compare B Register</span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td></td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>    <span class="ct">/*-- Setup Action-Qualifier (AQ) Submodule --*/</span></td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>    <a id="827c5" class="tk">EPwm3Regs</a>.<a id="827c15" class="tk">AQCTLA</a>.<a id="827c22" class="tk">all</a> = 150;        <span class="ct">// Action Qualifier Control Register For Output A</span></td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>    <a id="828c5" class="tk">EPwm3Regs</a>.<a id="828c15" class="tk">AQCTLB</a>.<a id="828c22" class="tk">all</a> = 2310;       <span class="ct">// Action Qualifier Control Register For Output B</span></td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td></td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>    <span class="ct">/*	// Action Qualifier Software Force Register</span></td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td><span class="ct">       EPwm3Regs.AQSFRC.bit.RLDCSF              = 0;          // Reload from Shadow Options</span></td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td><span class="ct">     */</span></td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>    <a id="833c5" class="tk">EPwm3Regs</a>.<a id="833c15" class="tk">AQSFRC</a>.<a id="833c22" class="tk">all</a> = (<a id="833c29" class="tk">EPwm3Regs</a>.<a id="833c39" class="tk">AQSFRC</a>.<a id="833c46" class="tk">all</a> <a id="833c50" class="tk">&amp;</a> <a id="833c52" class="tk">~</a>0xC0) <a id="833c59" class="tk">|</a> 0x0;</td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td></td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td>    <span class="ct">/*	// Action Qualifier Continuous S/W Force Register</span></td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td><span class="ct">       EPwm3Regs.AQCSFRC.bit.CSFA               = 0;          // Continuous Software Force on output A</span></td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td><span class="ct">       EPwm3Regs.AQCSFRC.bit.CSFB               = 0;          // Continuous Software Force on output B</span></td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td><span class="ct">     */</span></td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td>    <a id="839c5" class="tk">EPwm3Regs</a>.<a id="839c15" class="tk">AQCSFRC</a>.<a id="839c23" class="tk">all</a> = (<a id="839c30" class="tk">EPwm3Regs</a>.<a id="839c40" class="tk">AQCSFRC</a>.<a id="839c48" class="tk">all</a> <a id="839c52" class="tk">&amp;</a> <a id="839c54" class="tk">~</a>0xF) <a id="839c60" class="tk">|</a> 0x0;</td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td></td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td>    <span class="ct">/*-- Setup Dead-Band Generator (DB) Submodule --*/</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td>    <span class="ct">/*	// Dead-Band Generator Control Register</span></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.OUT_MODE             = 0;          // Dead Band Output Mode Control</span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.IN_MODE              = 0;          // Dead Band Input Select Mode Control</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.POLSEL               = 0;          // Polarity Select Control</span></td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td><span class="ct">       EPwm3Regs.DBCTL.bit.HALFCYCLE            = 0;          // Half Cycle Clocking Enable</span></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td><span class="ct">     */</span></td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td>    <a id="848c5" class="tk">EPwm3Regs</a>.<a id="848c15" class="tk">DBCTL</a>.<a id="848c21" class="tk">all</a> = (<a id="848c28" class="tk">EPwm3Regs</a>.<a id="848c38" class="tk">DBCTL</a>.<a id="848c44" class="tk">all</a> <a id="848c48" class="tk">&amp;</a> <a id="848c50" class="tk">~</a>0x803F) <a id="848c59" class="tk">|</a> 0x0;</td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td>    <a id="849c5" class="tk">EPwm3Regs</a>.<a id="849c15" class="tk">DBRED</a> = 0;               <span class="ct">// Dead-Band Generator Rising Edge Delay Count Register</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td>    <a id="850c5" class="tk">EPwm3Regs</a>.<a id="850c15" class="tk">DBFED</a> = 0;               <span class="ct">// Dead-Band Generator Falling Edge Delay Count Register</span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td>    <span class="ct">/*-- Setup Event-Trigger (ET) Submodule --*/</span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td>    <span class="ct">/*	// Event Trigger Selection and Pre-Scale Register</span></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCAEN               = 0;          // Start of Conversion A Enable</span></td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCASEL              = 0;          // Start of Conversion A Select</span></td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.SOCAPRD               = 1;          // EPWM3SOCA Period Select</span></td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td><span class="ct"></span></td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCBEN               = 0;          // Start of Conversion B Enable</span></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td><span class="ct"></span></td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.SOCBSEL              = 1;          // Start of Conversion B Select</span></td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.SOCBPRD               = 1;          // EPWM3SOCB Period Select</span></td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.INTEN                = 0;          // EPWM3INTn Enable</span></td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td><span class="ct">       EPwm3Regs.ETSEL.bit.INTSEL               = 1;          // EPWM3INTn Select</span></td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td><span class="ct"></span></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td><span class="ct">       EPwm3Regs.ETPS.bit.INTPRD                = 1;          // EPWM3INTn Period Select</span></td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td><span class="ct">     */</span></td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td>    <a id="867c5" class="tk">EPwm3Regs</a>.<a id="867c15" class="tk">ETSEL</a>.<a id="867c21" class="tk">all</a> = (<a id="867c28" class="tk">EPwm3Regs</a>.<a id="867c38" class="tk">ETSEL</a>.<a id="867c44" class="tk">all</a> <a id="867c48" class="tk">&amp;</a> <a id="867c50" class="tk">~</a>0xFF0F) <a id="867c59" class="tk">|</a> 0x1001;</td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td>    <a id="868c5" class="tk">EPwm3Regs</a>.<a id="868c15" class="tk">ETPS</a>.<a id="868c20" class="tk">all</a> = (<a id="868c27" class="tk">EPwm3Regs</a>.<a id="868c37" class="tk">ETPS</a>.<a id="868c42" class="tk">all</a> <a id="868c46" class="tk">&amp;</a> <a id="868c48" class="tk">~</a>0x3303) <a id="868c57" class="tk">|</a> 0x1101;</td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td></td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td>    <span class="ct">/*-- Setup PWM-Chopper (PC) Submodule --*/</span></td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td>    <span class="ct">/*	// PWM Chopper Control Register</span></td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPEN                = 0;          // PWM chopping enable</span></td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPFREQ              = 0;          // Chopping clock frequency</span></td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.OSHTWTH              = 0;          // One-shot pulse width</span></td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td><span class="ct">       EPwm3Regs.PCCTL.bit.CHPDUTY              = 0;          // Chopping clock Duty cycle</span></td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td><span class="ct">     */</span></td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td>    <a id="877c5" class="tk">EPwm3Regs</a>.<a id="877c15" class="tk">PCCTL</a>.<a id="877c21" class="tk">all</a> = (<a id="877c28" class="tk">EPwm3Regs</a>.<a id="877c38" class="tk">PCCTL</a>.<a id="877c44" class="tk">all</a> <a id="877c48" class="tk">&amp;</a> <a id="877c50" class="tk">~</a>0x7FF) <a id="877c58" class="tk">|</a> 0x0;</td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td></td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td>    <span class="ct">/*-- Set up Trip-Zone (TZ) Submodule --*/</span></td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td>    <a id="880c5" class="tk">EALLOW</a>;</td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td>    <a id="881c5" class="tk">EPwm3Regs</a>.<a id="881c15" class="tk">TZSEL</a>.<a id="881c21" class="tk">all</a> = 0;           <span class="ct">// Trip Zone Select Register</span></td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td></td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td>    <span class="ct">/*	// Trip Zone Control Register</span></td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.TZA                  = 3;          // TZ1 to TZ6 Trip Action On EPWM3A</span></td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.TZB                  = 3;          // TZ1 to TZ6 Trip Action On EPWM3B</span></td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCAEVT1              = 3;          // EPWM3A action on DCAEVT1</span></td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCAEVT2              = 3;          // EPWM3A action on DCAEVT2</span></td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCBEVT1              = 3;          // EPWM3B action on DCBEVT1</span></td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td><span class="ct">       EPwm3Regs.TZCTL.bit.DCBEVT2              = 3;          // EPWM3B action on DCBEVT2</span></td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td><span class="ct">     */</span></td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td>    <a id="891c5" class="tk">EPwm3Regs</a>.<a id="891c15" class="tk">TZCTL</a>.<a id="891c21" class="tk">all</a> = (<a id="891c28" class="tk">EPwm3Regs</a>.<a id="891c38" class="tk">TZCTL</a>.<a id="891c44" class="tk">all</a> <a id="891c48" class="tk">&amp;</a> <a id="891c50" class="tk">~</a>0xFFF) <a id="891c58" class="tk">|</a> 0xFFF;</td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td></td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td>    <span class="ct">/*	// Trip Zone Enable Interrupt Register</span></td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.OST                 = 0;          // Trip Zones One Shot Int Enable</span></td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.CBC                 = 0;          // Trip Zones Cycle By Cycle Int Enable</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCAEVT1             = 0;          // Digital Compare A Event 1 Int Enable</span></td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCAEVT2             = 0;          // Digital Compare A Event 2 Int Enable</span></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCBEVT1             = 0;          // Digital Compare B Event 1 Int Enable</span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td><span class="ct">       EPwm3Regs.TZEINT.bit.DCBEVT2             = 0;          // Digital Compare B Event 2 Int Enable</span></td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td><span class="ct">     */</span></td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td>    <a id="901c5" class="tk">EPwm3Regs</a>.<a id="901c15" class="tk">TZEINT</a>.<a id="901c22" class="tk">all</a> = (<a id="901c29" class="tk">EPwm3Regs</a>.<a id="901c39" class="tk">TZEINT</a>.<a id="901c46" class="tk">all</a> <a id="901c50" class="tk">&amp;</a> <a id="901c52" class="tk">~</a>0x7E) <a id="901c59" class="tk">|</a> 0x0;</td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td>    <span class="ct">/*	// Digital Compare A Control Register</span></td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SYNCE           = 0;          // DCAEVT1 SYNC Enable</span></td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SOCE            = 1;          // DCAEVT1 SOC Enable</span></td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0;          // DCAEVT1 Force Sync Signal</span></td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT1SRCSEL          = 0;          // DCAEVT1 Source Signal</span></td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0;          // DCAEVT2 Force Sync Signal</span></td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td><span class="ct">       EPwm3Regs.DCACTL.bit.EVT2SRCSEL          = 0;          // DCAEVT2 Source Signal</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td><span class="ct">     */</span></td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td>    <a id="911c5" class="tk">EPwm3Regs</a>.<a id="911c15" class="tk">DCACTL</a>.<a id="911c22" class="tk">all</a> = (<a id="911c29" class="tk">EPwm3Regs</a>.<a id="911c39" class="tk">DCACTL</a>.<a id="911c46" class="tk">all</a> <a id="911c50" class="tk">&amp;</a> <a id="911c52" class="tk">~</a>0x30F) <a id="911c60" class="tk">|</a> 0x4;</td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td></td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td>    <span class="ct">/*	// Digital Compare B Control Register</span></td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SYNCE           = 0;          // DCBEVT1 SYNC Enable</span></td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SOCE            = 0;          // DCBEVT1 SOC Enable</span></td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0;          // DCBEVT1 Force Sync Signal</span></td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT1SRCSEL          = 0;          // DCBEVT1 Source Signal</span></td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0;          // DCBEVT2 Force Sync Signal</span></td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td><span class="ct">       EPwm3Regs.DCBCTL.bit.EVT2SRCSEL          = 0;          // DCBEVT2 Source Signal</span></td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td><span class="ct">     */</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td>    <a id="921c5" class="tk">EPwm3Regs</a>.<a id="921c15" class="tk">DCBCTL</a>.<a id="921c22" class="tk">all</a> = (<a id="921c29" class="tk">EPwm3Regs</a>.<a id="921c39" class="tk">DCBCTL</a>.<a id="921c46" class="tk">all</a> <a id="921c50" class="tk">&amp;</a> <a id="921c52" class="tk">~</a>0x30F) <a id="921c60" class="tk">|</a> 0x0;</td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td>    <span class="ct">/*	// Digital Compare Trip Select Register</span></td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0;          // Digital Compare A High COMP Input Select</span></td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td><span class="ct"></span></td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1;          // Digital Compare A Low COMP Input Select</span></td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0;          // Digital Compare B High COMP Input Select</span></td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td><span class="ct">       EPwm3Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1;          // Digital Compare B Low COMP Input Select</span></td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td><span class="ct">     */</span></td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td>    <a id="930c5" class="tk">EPwm3Regs</a>.<a id="930c15" class="tk">DCTRIPSEL</a>.<a id="930c25" class="tk">all</a> = (<a id="930c32" class="tk">EPwm3Regs</a>.<a id="930c42" class="tk">DCTRIPSEL</a>.<a id="930c52" class="tk">all</a> <a id="930c56" class="tk">&amp;</a> <a id="930c58" class="tk">~</a> 0xFFFF) <a id="930c68" class="tk">|</a> 0x1010;</td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td></td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td>    <span class="ct">/*	// Trip Zone Digital Comparator Select Register</span></td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCAEVT1            = 0;          // Digital Compare Output A Event 1</span></td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCAEVT2            = 0;          // Digital Compare Output A Event 2</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCBEVT1            = 0;          // Digital Compare Output B Event 1</span></td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td><span class="ct">       EPwm3Regs.TZDCSEL.bit.DCBEVT2            = 0;          // Digital Compare Output B Event 2</span></td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td><span class="ct">     */</span></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td>    <a id="938c5" class="tk">EPwm3Regs</a>.<a id="938c15" class="tk">TZDCSEL</a>.<a id="938c23" class="tk">all</a> = (<a id="938c30" class="tk">EPwm3Regs</a>.<a id="938c40" class="tk">TZDCSEL</a>.<a id="938c48" class="tk">all</a> <a id="938c52" class="tk">&amp;</a> <a id="938c54" class="tk">~</a>0xFFF) <a id="938c62" class="tk">|</a> 0x0;</td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td></td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td>    <span class="ct">/*	// Digital Compare Filter Control Register</span></td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.BLANKE              = 0;          // Blanking Enable/Disable</span></td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.PULSESEL            = 1;          // Pulse Select for Blanking &amp; Capture Alignment</span></td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.BLANKINV            = 0;          // Blanking Window Inversion</span></td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td><span class="ct">       EPwm3Regs.DCFCTL.bit.SRCSEL              = 0;          // Filter Block Signal Source Select</span></td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td><span class="ct">     */</span></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td>    <a id="946c5" class="tk">EPwm3Regs</a>.<a id="946c15" class="tk">DCFCTL</a>.<a id="946c22" class="tk">all</a> = (<a id="946c29" class="tk">EPwm3Regs</a>.<a id="946c39" class="tk">DCFCTL</a>.<a id="946c46" class="tk">all</a> <a id="946c50" class="tk">&amp;</a> <a id="946c52" class="tk">~</a>0x3F) <a id="946c59" class="tk">|</a> 0x10;</td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td>    <a id="947c5" class="tk">EPwm3Regs</a>.<a id="947c15" class="tk">DCFOFFSET</a> = 0;           <span class="ct">// Digital Compare Filter Offset Register</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td>    <a id="948c5" class="tk">EPwm3Regs</a>.<a id="948c15" class="tk">DCFWINDOW</a> = 0;           <span class="ct">// Digital Compare Filter Window Register</span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td>    <span class="ct">/*	// Digital Compare Capture Control Register</span></td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td><span class="ct">       EPwm3Regs.DCCAPCTL.bit.CAPE              = 0;          // Counter Capture Enable</span></td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td><span class="ct">     */</span></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td>    <a id="953c5" class="tk">EPwm3Regs</a>.<a id="953c15" class="tk">DCCAPCTL</a>.<a id="953c24" class="tk">all</a> = (<a id="953c31" class="tk">EPwm3Regs</a>.<a id="953c41" class="tk">DCCAPCTL</a>.<a id="953c50" class="tk">all</a> <a id="953c54" class="tk">&amp;</a> <a id="953c56" class="tk">~</a>0x1) <a id="953c62" class="tk">|</a> 0x0;</td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td></td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td>    <span class="ct">/*	// HRPWM Configuration Register</span></td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td><span class="ct">       EPwm3Regs.HRCNFG.bit.SWAPAB              = 0;          // Swap EPWMA and EPWMB Outputs Bit</span></td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td><span class="ct">       EPwm3Regs.HRCNFG.bit.SELOUTB             = 1;          // EPWMB Output Selection Bit</span></td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td><span class="ct">     */</span></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td>    <a id="959c5" class="tk">EPwm3Regs</a>.<a id="959c15" class="tk">HRCNFG</a>.<a id="959c22" class="tk">all</a> = (<a id="959c29" class="tk">EPwm3Regs</a>.<a id="959c39" class="tk">HRCNFG</a>.<a id="959c46" class="tk">all</a> <a id="959c50" class="tk">&amp;</a> <a id="959c52" class="tk">~</a>0xA0) <a id="959c59" class="tk">|</a> 0x20;</td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td>    <a id="960c5" class="tk">EDIS</a>;</td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td>  <span class="br">}</span></td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td></td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>  <span class="ct">/* InitializeConditions for Delay: '<a class="ct blk" blk_line="963">&lt;S3&gt;/Delay</a>' */</span></td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>  <a id="964c3" class="tk">sinPWM_3f_mukdik_DW</a>.<a id="964c23" class="tk">Delay_DSTATE</a> = <a id="964c38" class="tk">sinPWM_3f_mukdik_P</a>.<a id="964c57" class="tk">Delay_InitialCondition</a>;</td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td><span class="br">}</span></td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td></td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td><span class="ct">/* Model terminate function */</span></td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td><span class="kw">void</span> <a id="968c6" class="tk">sinPWM_3f_mukdik_terminate</a>(<span class="kw">void</span>)</td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td><span class="br">{</span></td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td>  <span class="ct">/* (no terminate code required) */</span></td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td><span class="br">}</span></td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td></td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td><span class="ct">/*</span></td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td><span class="ct"> * File trailer for generated code.</span></td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td><span class="ct"> *</span></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td><span class="ct"> * [EOF]</span></td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td><span class="ct"> */</span></td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
