use crate::{
    assert_static_aux_index, field::JoltField, impl_r1cs_input_lc_conversions, input_range,
    jolt::vm::rv32i_vm::C,
};

use super::{
    builder::{R1CSBuilder, R1CSConstraintBuilder},
    ops::{ConstraintInput, Variable, LC},
};

// TODO(#377): Dedupe OpFlags / CircuitFlags
// TODO(#378): Explicit unit test for comparing OpFlags and InstructionFlags
#[allow(non_camel_case_types)]
#[derive(
    strum_macros::EnumIter,
    strum_macros::EnumCount,
    Clone,
    Copy,
    Debug,
    PartialEq,
    Eq,
    PartialOrd,
    Ord,
)]
#[repr(usize)]
pub enum JoltIn {
    PcIn,

    Bytecode_A, // Virtual address
    // Bytecode_V
    Bytecode_ELFAddress,
    Bytecode_Opcode,
    Bytecode_RS1,
    Bytecode_RS2,
    Bytecode_RD,
    Bytecode_Imm,

    RAM_A,
    // Ram_V
    RAM_Read_RS1,
    RAM_Read_RS2,
    RAM_Read_RD, // TODO(sragss): Appears to be unused?
    RAM_Read_Byte0,
    RAM_Read_Byte1,
    RAM_Read_Byte2,
    RAM_Read_Byte3,
    RAM_Write_RD,
    RAM_Write_Byte0,
    RAM_Write_Byte1,
    RAM_Write_Byte2,
    RAM_Write_Byte3,

    ChunksX_0,
    ChunksX_1,
    ChunksX_2,
    ChunksX_3,

    ChunksY_0,
    ChunksY_1,
    ChunksY_2,
    ChunksY_3,

    ChunksQ_0,
    ChunksQ_1,
    ChunksQ_2,
    ChunksQ_3,

    LookupOutput,

    // Should match rv_trace.to_circuit_flags()
    OpFlags_IsRs1Rs2,
    OpFlags_IsImm,
    OpFlags_IsLbu,
    OpFlags_IsLhu,
    OpFlags_IsLw,
    OpFlags_IsJmp,
    OpFlags_IsBranch,
    OpFlags_LookupOutToRd,
    OpFlags_SignImm,
    OpFlags_IsConcat,
    OpFlags_IsVirtualSequence,
    OpFlags_IsVirtual,

    // Instruction Flags
    // Should match JoltInstructionSet
    IF_Add,
    IF_Sub,
    IF_And,
    IF_Or,
    IF_Xor,
    IF_Lb,
    IF_Lh,
    IF_Sb,
    IF_Sh,
    IF_Sw,
    IF_Beq,
    IF_Bge,
    IF_Bgeu,
    IF_Bne,
    IF_Slt,
    IF_Sltu,
    IF_Sll,
    IF_Sra,
    IF_Srl,
    IF_Movsign,
    IF_Mul,
    IF_MulU,
    IF_MulHu,
}
impl_r1cs_input_lc_conversions!(JoltIn);
impl ConstraintInput for JoltIn {}

pub const PC_START_ADDRESS: i64 = 0x80000000;
const PC_NOOP_SHIFT: i64 = 4;
const LOG_M: usize = 16;
const OPERAND_SIZE: usize = LOG_M / 2;
pub const PC_BRANCH_AUX_INDEX: usize = 15;

pub struct JoltConstraints {
    memory_start: u64,
}

impl JoltConstraints {
    pub fn new(memory_start: u64) -> Self {
        Self { memory_start }
    }
}

impl<F: JoltField> R1CSConstraintBuilder<F> for JoltConstraints {
    type Inputs = JoltIn;
    fn build_constraints(&self, cs: &mut R1CSBuilder<F, Self::Inputs>) {
        let flags = input_range!(JoltIn::OpFlags_IsRs1Rs2, JoltIn::IF_MulHu);
        for flag in flags {
            cs.constrain_binary(flag);
        }

        cs.constrain_eq(JoltIn::PcIn, JoltIn::Bytecode_A);

        cs.constrain_pack_be(flags.to_vec(), JoltIn::Bytecode_Opcode, 1);

        let real_pc = LC::sum2(4i64 * JoltIn::PcIn, PC_START_ADDRESS - PC_NOOP_SHIFT);
        let x = cs.allocate_if_else(JoltIn::OpFlags_IsRs1Rs2, real_pc, JoltIn::RAM_Read_RS1);
        let y = cs.allocate_if_else(
            JoltIn::OpFlags_IsImm,
            JoltIn::Bytecode_Imm,
            JoltIn::RAM_Read_RS2,
        );

        // Converts from unsigned to twos-complement representation
        let signed_output = LC::sub2(JoltIn::Bytecode_Imm, 0xffffffffi64 + 1i64);
        let imm_signed =
            cs.allocate_if_else(JoltIn::OpFlags_SignImm, signed_output, JoltIn::Bytecode_Imm);

        // let flag_0_or_1_condition = LC::sum2(JoltIn::OpFlags_IsLoad, JoltIn::OpFlags_IsStore);
        // let memory_start: i64 = self.memory_start.try_into().unwrap();
        // cs.constrain_eq_conditional(
        //     flag_0_or_1_condition,
        //     LC::sum2(JoltIn::RAM_Read_RS1, imm_signed),
        //     LC::sum2(JoltIn::RAM_A, memory_start),
        // );

        // cs.constrain_eq_conditional(
        //     JoltIn::OpFlags_IsLoad,
        //     JoltIn::RAM_Read_Byte0,
        //     JoltIn::RAM_Write_Byte0,
        // );
        // cs.constrain_eq_conditional(
        //     JoltIn::OpFlags_IsLoad,
        //     JoltIn::RAM_Read_Byte1,
        //     JoltIn::RAM_Write_Byte1,
        // );
        // cs.constrain_eq_conditional(
        //     JoltIn::OpFlags_IsLoad,
        //     JoltIn::RAM_Read_Byte2,
        //     JoltIn::RAM_Write_Byte2,
        // );
        // cs.constrain_eq_conditional(
        //     JoltIn::OpFlags_IsLoad,
        //     JoltIn::RAM_Read_Byte3,
        //     JoltIn::RAM_Write_Byte3,
        // );

        // let ram_writes = input_range!(JoltIn::RAM_Write_Byte0, JoltIn::RAM_Write_Byte3);
        // let packed_load_store = cs.allocate_pack_le(ram_writes.to_vec(), 8);
        // cs.constrain_eq_conditional(
        //     JoltIn::OpFlags_IsStore,
        //     packed_load_store,
        //     JoltIn::LookupOutput,
        // );

        // let packed_query = cs.allocate_pack_be(
        //     input_range!(JoltIn::ChunksQ_0, JoltIn::ChunksQ_3).to_vec(),
        //     LOG_M,
        // );

        // cs.constrain_eq_conditional(JoltIn::IF_Add, packed_query, x + y);
        // // Converts from unsigned to twos-complement representation
        // cs.constrain_eq_conditional(JoltIn::IF_Sub, packed_query, x - y + (0xffffffffi64 + 1));
        // cs.constrain_eq_conditional(JoltIn::OpFlags_IsLoad, packed_query, packed_load_store);
        // cs.constrain_eq_conditional(JoltIn::OpFlags_IsStore, packed_query, JoltIn::RAM_Read_RS2);

        // // TODO(sragss): Uses 2 excess constraints for condition gating. Could make constrain_pack_be_conditional... Or make everything conditional...
        // let chunked_x = cs.allocate_pack_be(
        //     input_range!(JoltIn::ChunksX_0, JoltIn::ChunksX_3).to_vec(),
        //     OPERAND_SIZE,
        // );
        // let chunked_y = cs.allocate_pack_be(
        //     input_range!(JoltIn::ChunksY_0, JoltIn::ChunksY_3).to_vec(),
        //     OPERAND_SIZE,
        // );
        // cs.constrain_eq_conditional(JoltIn::OpFlags_IsConcat, chunked_x, x);
        // cs.constrain_eq_conditional(JoltIn::OpFlags_IsConcat, chunked_y, y);

        // // if is_shift ? chunks_query[i] == zip(chunks_x[i], chunks_y[C-1]) : chunks_query[i] == zip(chunks_x[i], chunks_y[i])
        // let is_shift = JoltIn::IF_Sll + JoltIn::IF_Srl + JoltIn::IF_Sra;
        // let chunks_x = input_range!(JoltIn::ChunksX_0, JoltIn::ChunksX_3);
        // let chunks_y = input_range!(JoltIn::ChunksY_0, JoltIn::ChunksY_3);
        // let chunks_query = input_range!(JoltIn::ChunksQ_0, JoltIn::ChunksQ_3);
        // for i in 0..C {
        //     let relevant_chunk_y =
        //         cs.allocate_if_else(is_shift.clone(), chunks_y[C - 1], chunks_y[i]);
        //     cs.constrain_eq_conditional(
        //         JoltIn::OpFlags_IsConcat,
        //         chunks_query[i],
        //         (1i64 << 8) * chunks_x[i] + relevant_chunk_y,
        //     );
        // }

        // // if (rd != 0 && update_rd_with_lookup_output == 1) constrain(rd_val == LookupOutput)
        // // if (rd != 0 && is_jump_instr == 1) constrain(rd_val == 4 * PC)
        // let rd_nonzero_and_lookup_to_rd =
        //     cs.allocate_prod(JoltIn::Bytecode_RD, JoltIn::OpFlags_LookupOutToRd);
        // cs.constrain_eq_conditional(
        //     rd_nonzero_and_lookup_to_rd,
        //     JoltIn::RAM_Write_RD,
        //     JoltIn::LookupOutput,
        // );
        // let rd_nonzero_and_jmp = cs.allocate_prod(JoltIn::Bytecode_RD, JoltIn::OpFlags_IsJmp);
        // let lhs = LC::sum2(JoltIn::PcIn, PC_START_ADDRESS - PC_NOOP_SHIFT);
        // let rhs = JoltIn::RAM_Write_RD;
        // cs.constrain_eq_conditional(rd_nonzero_and_jmp, lhs, rhs);

        // let branch_and_lookup_output =
        //     cs.allocate_prod(JoltIn::OpFlags_IsBranch, JoltIn::LookupOutput);
        // let next_pc_jump = cs.allocate_if_else(
        //     JoltIn::OpFlags_IsJmp,
        //     JoltIn::LookupOutput + 4,
        //     4 * JoltIn::PcIn + PC_START_ADDRESS + 4,
        // );

        // let next_pc_jump_branch = cs.allocate_if_else(
        //     branch_and_lookup_output,
        //     4 * JoltIn::PcIn + PC_START_ADDRESS + imm_signed,
        //     next_pc_jump,
        // );
        // assert_static_aux_index!(next_pc_jump_branch, PC_BRANCH_AUX_INDEX);
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    use crate::r1cs::builder::{CombinedUniformBuilder, OffsetEqConstraint};

    use ark_bn254::Fr;
    use strum::EnumCount;

    #[test]
    fn single_instruction_jolt() {
        let mut uniform_builder = R1CSBuilder::<Fr, JoltIn>::new();

        let jolt_constraints = JoltConstraints::new(0);
        jolt_constraints.build_constraints(&mut uniform_builder);

        let num_steps = 1;
        let combined_builder = CombinedUniformBuilder::construct(
            uniform_builder,
            num_steps,
            OffsetEqConstraint::empty(),
        );
        let mut inputs = vec![vec![Fr::zero(); num_steps]; JoltIn::COUNT];

        // ADD instruction
        inputs[JoltIn::PcIn as usize][0] = Fr::from(10);
        inputs[JoltIn::Bytecode_A as usize][0] = Fr::from(10);
        inputs[JoltIn::Bytecode_Opcode as usize][0] = Fr::from(0);
        inputs[JoltIn::Bytecode_RS1 as usize][0] = Fr::from(2);
        inputs[JoltIn::Bytecode_RS2 as usize][0] = Fr::from(3);
        inputs[JoltIn::Bytecode_RD as usize][0] = Fr::from(4);

        inputs[JoltIn::RAM_Read_RD as usize][0] = Fr::from(0);
        inputs[JoltIn::RAM_Read_RS1 as usize][0] = Fr::from(100);
        inputs[JoltIn::RAM_Read_RS2 as usize][0] = Fr::from(200);
        inputs[JoltIn::RAM_Write_RD as usize][0] = Fr::from(300);
        // remainder RAM == 0

        // rv_trace::to_circuit_flags
        // all zero for ADD
        inputs[JoltIn::OpFlags_IsRs1Rs2 as usize][0] = Fr::zero(); // first_operand = rs1
        inputs[JoltIn::OpFlags_IsImm as usize][0] = Fr::zero(); // second_operand = rs2 => immediate

        let aux = combined_builder.compute_aux(&inputs);
        let (az, bz, cz) = combined_builder.compute_spartan(&inputs, &aux);

        combined_builder.assert_valid(&az, &bz, &cz);
    }
}
