{
  "id": "ot_stateDiagram_00009",
  "source": "other",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/47f8a16641658f570a69c3af3c9724b29ea39187/projects/components/stream/docs/stream_has/assets/mermaid/05_channel_fsm.mmd",
  "source_type": "github_search_special",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "diagram_type": "stateDiagram",
  "code": "%%{init: {'theme': 'base', 'themeVariables': { 'primaryColor': '#e8f4e8', 'primaryTextColor': '#000', 'primaryBorderColor': '#228B22', 'lineColor': '#404040', 'secondaryColor': '#f5f5f5', 'tertiaryColor': '#fff'}}}%%\nstateDiagram-v2\n    [*] --> IDLE\n    IDLE --> FETCH: Kick-off\n    FETCH --> PARSE: Complete\n    PARSE --> ARB_READ: Valid\n    PARSE --> ERROR: Invalid\n    ARB_READ --> READ: Grant\n    READ --> ARB_WRITE: Complete\n    ARB_WRITE --> WRITE: Grant\n    WRITE --> CHAIN: Complete\n    CHAIN --> FETCH: Next\n    CHAIN --> COMPLETE: Last\n    COMPLETE --> IDLE: IRQ sent\n    ERROR --> IDLE: SW clear\n",
  "content_size": 607,
  "collected_at": "2026-02-06T10:36:43.251921",
  "compilation_status": "failed",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z",
  "compilation_error": "[WinError 2] 系统找不到指定的文件。"
}