#define _device_name "LFE3-70EA"
#define _ch0_pll_rxsrc "REFCLK_EXT"
#define _ch0_mode "DISABLED"
#define _ch0_protocol "G8B10B"
#define _ch0_ldr "DISABLED"
#define _ch0_tx_data_rate "FULL"
#define _ch0_tx_data_width "8"
#define _ch0_tx_fifo "ENABLED"
#define _ch0_tx_ficlk_rate 150.0
#define _ch0_rx_datarange "MEDHIGH"
#define _ch0_rx_data_rate "FULL"
#define _ch0_rxrefclk_rate "250.0"
#define _ch0_rx_data_width "8"
#define _ch0_rx_fifo "ENABLED"
#define _ch0_rx_ficlk_rate 250.0
#define _ch0_tdrv "0"
#define _ch0_tx_pre "DISABLED"
#define _ch0_rterm_tx "50"
#define _ch0_rx_eq "DISABLED"
#define _ch0_rterm_rx "50"
#define _ch0_rx_dcc "AC"
#define _los_threshold_lo0 "2"
#define _ch0_tx_sb "DISABLED"
#define _ch0_tx_8b10b "ENABLED"
#define _ch0_rx_sb "DISABLED"
#define _ch0_ird "DISABLED"
#define _ch0_rx_8b10b "ENABLED"
#define _ch0_rxwa "ENABLED"
#define _ch0_ilsm "ENABLED"
#define _ch0_scomma "K28P157"
#define _ch0_comma_a "1100000101"
#define _ch0_comma_b "0011111010"
#define _ch0_comma_m "1111111100"
#define _ch0_ctc "DISABLED"
#define _ch0_cc_match_mode "1"
#define _ch0_byten "0000000000"
#define _ch0_byten1 "0000000000"
#define _ch0_byten2 "0100011100"
#define _ch0_byten3 "0100011100"
#define _ch0_cc_min_ipg "3"
#define _ch0_lbtype "DISABLED"
#define _ch0_teidle "DISABLED"
#define _ch0_rx_lol_port "INTERNAL"

#define _ch1_pll_rxsrc "REFCLK_EXT"
#define _ch1_mode "DISABLED"
#define _ch1_protocol "G8B10B"
#define _ch1_ldr "DISABLED"
#define _ch1_tx_data_rate "FULL"
#define _ch1_tx_data_width "8"
#define _ch1_tx_fifo "ENABLED"
#define _ch1_tx_ficlk_rate 150.0
#define _ch1_rx_datarange "MEDHIGH"
#define _ch1_rx_data_rate "FULL"
#define _ch1_rxrefclk_rate "250.0"
#define _ch1_rx_data_width "8"
#define _ch1_rx_fifo "ENABLED"
#define _ch1_rx_ficlk_rate 250.0
#define _ch1_tdrv "0"
#define _ch1_tx_pre "DISABLED"
#define _ch1_rterm_tx "50"
#define _ch1_rx_eq "DISABLED"
#define _ch1_rterm_rx "50"
#define _ch1_rx_dcc "AC"
#define _los_threshold_lo1 "2"
#define _ch1_tx_sb "DISABLED"
#define _ch1_tx_8b10b "ENABLED"
#define _ch1_rx_sb "DISABLED"
#define _ch1_ird "DISABLED"
#define _ch1_rx_8b10b "ENABLED"
#define _ch1_rxwa "ENABLED"
#define _ch1_ilsm "ENABLED"
#define _ch1_scomma "K28P157"
#define _ch1_comma_a "1100000101"
#define _ch1_comma_b "0011111010"
#define _ch1_comma_m "1111111100"
#define _ch1_ctc "DISABLED"
#define _ch1_cc_match_mode "1"
#define _ch1_byten "0000000000"
#define _ch1_byten1 "0000000000"
#define _ch1_byten2 "0100011100"
#define _ch1_byten3 "0100011100"
#define _ch1_cc_min_ipg "3"
#define _ch1_lbtype "DISABLED"
#define _ch1_teidle "DISABLED"
#define _ch1_rx_lol_port "INTERNAL"

#define _ch2_pll_rxsrc "REFCLK_EXT"
#define _ch2_mode "DISABLED"
#define _ch2_protocol "G8B10B"
#define _ch2_ldr "DISABLED"
#define _ch2_tx_data_rate "FULL"
#define _ch2_tx_data_width "8"
#define _ch2_tx_fifo "ENABLED"
#define _ch2_tx_ficlk_rate 150.0
#define _ch2_rx_datarange "MEDHIGH"
#define _ch2_rx_data_rate "FULL"
#define _ch2_rxrefclk_rate "250.0"
#define _ch2_rx_data_width "8"
#define _ch2_rx_fifo "ENABLED"
#define _ch2_rx_ficlk_rate 250.0
#define _ch2_tdrv "0"
#define _ch2_tx_pre "DISABLED"
#define _ch2_rterm_tx "50"
#define _ch2_rx_eq "DISABLED"
#define _ch2_rterm_rx "50"
#define _ch2_rx_dcc "AC"
#define _los_threshold_lo2 "2"
#define _ch2_tx_sb "DISABLED"
#define _ch2_tx_8b10b "ENABLED"
#define _ch2_rx_sb "DISABLED"
#define _ch2_ird "DISABLED"
#define _ch2_rx_8b10b "ENABLED"
#define _ch2_rxwa "ENABLED"
#define _ch2_ilsm "ENABLED"
#define _ch2_scomma "K28P157"
#define _ch2_comma_a "1100000101"
#define _ch2_comma_b "0011111010"
#define _ch2_comma_m "1111111100"
#define _ch2_ctc "DISABLED"
#define _ch2_cc_match_mode "1"
#define _ch2_byten "0000000000"
#define _ch2_byten1 "0000000000"
#define _ch2_byten2 "0100011100"
#define _ch2_byten3 "0100011100"
#define _ch2_cc_min_ipg "3"
#define _ch2_lbtype "DISABLED"
#define _ch2_teidle "DISABLED"
#define _ch2_rx_lol_port "INTERNAL"

#define _ch3_pll_rxsrc "REFCLK_EXT"
#define _ch3_mode "RXTX"
#define _ch3_protocol "G8B10B"
#define _ch3_ldr "DISABLED"
#define _ch3_tx_data_rate "FULL"
#define _ch3_tx_data_width "8"
#define _ch3_tx_fifo "ENABLED"
#define _ch3_tx_ficlk_rate 150.0
#define _ch3_rx_datarange "MED"
#define _ch3_rx_data_rate "FULL"
#define _ch3_rxrefclk_rate "150.0"
#define _ch3_rx_data_width "8"
#define _ch3_rx_fifo "ENABLED"
#define _ch3_rx_ficlk_rate 150.0
#define _ch3_tdrv "0"
#define _ch3_tx_pre "DISABLED"
#define _ch3_rterm_tx "50"
#define _ch3_rx_eq "DISABLED"
#define _ch3_rterm_rx "50"
#define _ch3_rx_dcc "AC"
#define _los_threshold_lo3 "2"
#define _ch3_tx_sb "DISABLED"
#define _ch3_tx_8b10b "ENABLED"
#define _ch3_rx_sb "DISABLED"
#define _ch3_ird "DISABLED"
#define _ch3_rx_8b10b "ENABLED"
#define _ch3_rxwa "ENABLED"
#define _ch3_ilsm "DISABLED"
#define _ch3_scomma "K28P157"
#define _ch3_comma_a "1100000101"
#define _ch3_comma_b "0011111010"
#define _ch3_comma_m "1111111100"
#define _ch3_ctc "ENABLED"
#define _ch3_cc_match_mode "4"
#define _ch3_byten "0100011100"
#define _ch3_byten1 "0100011100"
#define _ch3_byten2 "0100011100"
#define _ch3_byten3 "0100011100"
#define _ch3_cc_min_ipg "3"
#define _ch3_lbtype "DISABLED"
#define _ch3_teidle "DISABLED"
#define _ch3_rx_lol_port "INTERNAL"

#define _datarange "MED"
#define _pll_txsrc "REFCLK_EXT"
#define _refclk_mult "10X"
#define _refclk_rate 150.0
#define _pll_term "50"
#define _pll_dcc "AC"
#define _pll_lol_set "3"
#define _cchmark "9"
#define _cclmark "7"
#define _rst_gen "ENABLED"
#define _sci_ports "DISABLED"
#define _sci_int_port "DISABLED"
#define _refck2core "ENABLED"
#define _circuit_name sata_port_controller
#define _lang vhdl

#include <pcs/PCSD.vhd>
#include <pcs/pcsd_cfg.txt>
