vhdl work "C:\Users\Mikkel Jaedicke\Dropbox\Semesterprojekt F14\FPGA\ver5\display_debug.vhd"
