"use strict";(self.webpackChunkkinderheim=self.webpackChunkkinderheim||[]).push([[8529],{3905:function(e,t,a){a.d(t,{Zo:function(){return s},kt:function(){return u}});var r=a(7294);function i(e,t,a){return t in e?Object.defineProperty(e,t,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[t]=a,e}function n(e,t){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);t&&(r=r.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),a.push.apply(a,r)}return a}function o(e){for(var t=1;t<arguments.length;t++){var a=null!=arguments[t]?arguments[t]:{};t%2?n(Object(a),!0).forEach((function(t){i(e,t,a[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):n(Object(a)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(a,t))}))}return e}function l(e,t){if(null==e)return{};var a,r,i=function(e,t){if(null==e)return{};var a,r,i={},n=Object.keys(e);for(r=0;r<n.length;r++)a=n[r],t.indexOf(a)>=0||(i[a]=e[a]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(r=0;r<n.length;r++)a=n[r],t.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(i[a]=e[a])}return i}var p=r.createContext({}),m=function(e){var t=r.useContext(p),a=t;return e&&(a="function"==typeof e?e(t):o(o({},t),e)),a},s=function(e){var t=m(e.components);return r.createElement(p.Provider,{value:t},e.children)},h={inlineCode:"code",wrapper:function(e){var t=e.children;return r.createElement(r.Fragment,{},t)}},c=r.forwardRef((function(e,t){var a=e.components,i=e.mdxType,n=e.originalType,p=e.parentName,s=l(e,["components","mdxType","originalType","parentName"]),c=m(a),u=i,f=c["".concat(p,".").concat(u)]||c[u]||h[u]||n;return a?r.createElement(f,o(o({ref:t},s),{},{components:a})):r.createElement(f,o({ref:t},s))}));function u(e,t){var a=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=a.length,o=new Array(n);o[0]=c;var l={};for(var p in t)hasOwnProperty.call(t,p)&&(l[p]=t[p]);l.originalType=e,l.mdxType="string"==typeof e?e:i,o[1]=l;for(var m=2;m<n;m++)o[m]=a[m];return r.createElement.apply(null,o)}return r.createElement.apply(null,a)}c.displayName="MDXCreateElement"},4775:function(e,t,a){a.r(t),a.d(t,{assets:function(){return s},contentTitle:function(){return p},default:function(){return u},frontMatter:function(){return l},metadata:function(){return m},toc:function(){return h}});var r=a(7462),i=a(3366),n=(a(7294),a(3905)),o=["components"],l={title:"Field-programmable gate array"},p="[Field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array)",m={unversionedId:"hardware/fpga",id:"hardware/fpga",title:"Field-programmable gate array",description:"Links",source:"@site/docs/hardware/fpga.md",sourceDirName:"hardware",slug:"/hardware/fpga",permalink:"/kinderheim/hardware/fpga",draft:!1,editUrl:"https://github.com/ecioran/kinderheim/docs/hardware/fpga.md",tags:[],version:"current",frontMatter:{title:"Field-programmable gate array"},sidebar:"tutorialSidebar",previous:{title:"Firmware",permalink:"/kinderheim/hardware/firmware"},next:{title:"GPU",permalink:"/kinderheim/hardware/gpu/"}},s={},h=[{value:"Links",id:"links",level:2}],c={toc:h};function u(e){var t=e.components,a=(0,i.Z)(e,o);return(0,n.kt)("wrapper",(0,r.Z)({},c,a,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("h1",{id:"field-programmable-gate-array"},(0,n.kt)("a",{parentName:"h1",href:"https://en.wikipedia.org/wiki/Field-programmable_gate_array"},"Field-programmable gate array")),(0,n.kt)("h2",{id:"links"},"Links"),(0,n.kt)("ul",null,(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.walknsqualk.com/post/014-tiny-fpga-bx/"},"FPGA design for Software Engineers (2019)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=21277580"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.cs.cornell.edu/~asampson/blog/fpgaabstraction.html"},"FPGAs Have the Wrong Abstraction (2019)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/analogdevicesinc/no-OS"},"no-OS")," - Software drivers for systems without OS."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/YosysHQ/nextpnr"},"nextpnr")," - Portable FPGA place and route tool."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://johnwickerson.wordpress.com/2020/02/27/highlights-from-fpga-2020/"},"Highlights from FPGA 2020")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=22439021"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://arxiv.org/pdf/2003.06308.pdf"},"Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/enjoy-digital/litepcie"},"LitePCIe")," - Provides a small footprint and configurable PCIe core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/lastweek/fpga_readings"},"Cook FPGA")," - Collection of useful resources and links rather than a thorough FPGA tutorial."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://ulx3s.github.io/"},"ULX3S: Hackable FPGA that runs Linux on RISC-V")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=23513152"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://yowasp.org/"},"YoWASP")," - Unofficial WebAssembly-based packages for Yosys, nextpnr, and more."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/sylefeb/Silice"},"Silice")," - Language for hardcoding Algorithms into FPGA hardware."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://geeklan.co.uk/files/ossg16072020-repurposing_obsolete_fpga_and_dev_kits.pdf"},"Repurposing FPGA-based Products as Development Kits")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/bprw37/repurposing_fpga_based_products_as"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://queue.acm.org/detail.cfm?id=3411759"},"The History, Status, and Future of FPGAs (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=23927992"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://joelw.id.au/FPGA/CheapFPGADevelopmentBoards"},"Cheap FPGA Development Boards")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/uqc8vi/cheap_fpga_development_boards"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"http://blog.notdot.net/2012/10/Build-your-own-FPGA"},"Build your own FPGA (2012)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24252737"},"HN"),") (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=31557041"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=KuNB4ocZDXA"},"FPGA based mobile phone: Creating a truly open and trustable mobile communications device (2019)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"http://www.righto.com/2020/09/reverse-engineering-first-fpga-chip.html"},"Reverse-engineering the first FPGA chip, the XC2064 (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/firesim/firesim"},"FireSim")," - Easy-to-use, Scalable, FPGA-accelerated Cycle-accurate Hardware Simulation."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://semiengineering.com/are-fpgas-more-secure-than-processors/"},"Are FPGAs More Secure Than Processors? (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://k155la3.blog/2020/10/09/conways-game-of-life-on-fpga/"},"Conway's Game of Life on FPGA (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=27402485"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.analogue.co/duo/"},"Analogue Duo")," - FPGA Based TurboGrafx-16/PC Engine Clone. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24802193"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://felixleger.com/posts/20201018-misterfpga/"},"Dream Machine: MiSTer FPGA (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://fpgawars.github.io/"},"FPGAwars")," - Exploring the Open Side of the FPGAs. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24940201"},"HN"),") (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/FPGAwars"},"GitHub"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ZipCPU/autofpga"},"AutoFPGA")," - Utility for Composing FPGA designs from Peripherals."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ZipCPU/wb2axip"},"WB2AXIP")," - Bus interconnects, bridges, and other components."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://zipcpu.com/about/gisselquist-technology.html"},"Gisselquist Technology")," - Offering services specializing in both embedded and FPGA solutions as well as digital signal processing solutions."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/daveshah1/prjoxide"},"Project Oxide")," - Documenting Lattice's 28nm FPGA parts."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/SymbiFlow/python-fpga-interchange"},"FPGA Interchange")," - Python interface to FPGA interchange format."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/AndresNavarro82/vt52-fpga"},"fpga-vt52")," - Serial terminal implemented on a FPGA. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25014323"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://bdtechtalks.com/2020/11/09/fpga-vs-gpu-deep-learning/"},"FPGAs could replace GPUs in many deep learning applications (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/gregdavill/OrangeCrab"},"OrangeCrab")," - ECP5 FPGA Feather development board."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/gregdavill/OrangeCrab-examples"},"OrangeCrab example projects")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/SpinalHDL/VexRiscv"},"VexRiscv")," - FPGA friendly 32 bit RISC-V CPU implementation."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/litex-hub"},"LiteX-Hub")," - Collaborative FPGA projects around LiteX."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/litex-hub/fpga_101"},"FPGA 101 lessons/labs")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://fpgahackathon.com/"},"FPGA Hackathon & Conference")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://workshop.fomu.im/en/latest/"},"FPGA Tomu workshop")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/im-tomu/fomu-workshop"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Xilinx/FPGA_as_a_Service"},"FPGA as a service")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Xilinx/XRT"},"Xilinx Run Time for FPGA")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Xilinx/finn"},"Finn")," - Fast, Scalable Quantized Neural Network Inference on FPGAs."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://projectf.io/"},"Project F - FPGA Development Blog")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/projf/projf-explore"},"SystemVerilog designs"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/trabucayre/openFPGALoader"},"openFPGALoader")," - Universal utility for programming FPGA."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/BrunoLevy/learn-fpga"},"Learning FPGA, yosys, nextpnr, and RISC-V")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/corundum/corundum"},"Corundum")," - Open-source, high-performance FPGA-based NIC."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/tinyvision-ai-inc/UPduino-v3.0"},"UPduino 3.0")," - FPGA dev board that's cheap, simple and supported by OSS toolchain. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25720531"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.joelw.id.au/FPGA/CheapFPGADevelopmentBoards"},"Cheap FPGA Development Boards")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://projectf.io/posts/fpga-graphics/"},"Exploring FPGA Graphics (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25998154"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Obijuan/open-fpga-verilog-tutorial/wiki/Home_EN"},"Digital Design for FPGAs, with free tools")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://research.wand.net.nz/hardware/ntp.php"},"FPGA NTP Server")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.fpgatutorial.com/"},"FPGA Developer Tutorials")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/os-fpga/open-source-fpga-resource"},"Related Projects of Open Source FPGA Foundation")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/MiSTer-devel/Main_MiSTer/wiki"},"MiSTer")," - Open project that aims to recreate various classic computers, game consoles and arcade machines, using modern hardware. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=26772151"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=EVy4KEj9kZg"},"Architecture All Access: Modern FPGA Architecture (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://zipcpu.com/blog/2021/03/06/asic-lsns.html"},"Lessons learned while building an ASIC design (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/schlae/graphics-gremlin"},"Graphics Gremlin")," - FPGA-based ISA video card specifically designed to emulate certain old video standards."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/gatecat/hrt"},"HRT")," - Proof-of-concept of loading a modified FPGA design without losing state, using the partial reconfiguration-like features of the ECP5."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://zipcpu.com/blog/2017/05/19/fpga-hell.html"},"FPGA Hell (2017)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.cs.cornell.edu/~asampson/media/papers/reticle-pldi2021.pdf"},"Reticle: A Virtual Machine for Programming Modern FPGAs (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://twitter.com/lukego/status/1393495710671282177"},"Tweet"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/icebreaker-fpga/icebreaker"},"iCEBreaker FPGA")," - Low cost, open-source educational FPGA development board."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Xilinx/RapidWright"},"RapidWright")," - Build Customized FPGA Implementations for Vivado. (",(0,n.kt)("a",{parentName:"li",href:"http://www.rapidwright.io/"},"Web"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/stnolting/captouch"},"captouch")," - Capacitive Buttons for any FPGA."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/stnolting/fpga_torture"},"FPGA Torture")," - Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://justanotherelectronicsblog.com/?p=986"},"A Dive into the Sipeed Tang FPGA (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/tommythorn/Reduceron"},"Reduceron")," - High performance FPGA softcore for running lazy functional programs, complete with hardware garbage collection."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/tommythorn/fpgammix"},"Partial implementation of Knuth's MMIX processor (FPGA softcore)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/fastmachinelearning/hls4ml"},"hls4ml")," - Machine learning in FPGAs using HLS. (",(0,n.kt)("a",{parentName:"li",href:"https://fastmachinelearning.org/hls4ml/"},"Docs"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/m1kal/charbel"},"Charbel")," - Write synthesizable FPGA code with Clojure syntax."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.renesas.com/us/en/about/press-room/renesas-enters-fpga-market-first-ultra-low-power-low-cost-family-addressing-low-density-high-volume"},"Renesas enters FPGA market with the first ultra-low-power, low-cost family (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29261574"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/stnolting/fpga_puf"},"fpga_puf")," - Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://arxiv.org/abs/2111.00082"},"PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/CMU-SAFARI/PiDRAM"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://unsafeperform.io/retroclash/"},"Retrocomputing with Clash: Haskell for FPGA Hardware Design")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29313350"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/QuickLogic-Corp/quicklogic-fpga-toolchain"},"Quicklogic FPGA Toolchain")," - Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"http://fpgacpu.ca/fpga/"},"FPGA Design Elements")," - Self-contained online book containing a library of FPGA design elements and related coding/design guides. (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/laforest/FPGADesignElements"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://twitter.com/willflux/status/1465268154733637633"},"FPGA Advent Calendar (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29613850"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/skordal/potato"},"Potato Processor")," - Simple RISC-V processor written in VHDL for use in FPGAs."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/YosysHQ/apicula"},"Project Apicula")," - Bitstream documentation for Gowin FPGAs."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/FPGAwars/apio"},"Apio")," - Open source ecosystem for open FPGA boards."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://icestudio.io/"},"Ice Studio")," - Visual editor for open FPGA boards. (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/FPGAwars/icestudio"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mmicko/prjtang"},"Project Tang")," - Documenting the Anlogic FPGA bit-stream format."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mmicko/fpga101-workshop"},"FPGA 101 - Workshop materials")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://projectf.io/posts/multiplication-fpga-dsps/"},"Multiplication with FPGA DSPs (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/hdl/constraints"},"FPGA board constraints")," - Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards. (",(0,n.kt)("a",{parentName:"li",href:"https://hdl.github.io/constraints/"},"Docs"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/slaclab/surf"},"SURF")," - Huge VHDL library for FPGA development."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/open-sdr/openwifi"},"openwifi")," - Linux mac80211 compatible full-stack IEEE802.11/Wi-Fi design based on SDR (Software Defined Radio)."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://opensource.googleblog.com/2022/02/FPGA%20Interchange%20format%20to%20enable%20interoperable%20FPGA%20tooling.html"},"FPGA Interchange format to enable interoperable FPGA tooling (2022)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30317317"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/chipsalliance/fpga-interchange-schema"},"FPGA interchange schema definitions")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/standardsemiconductor/VELDT-getting-started"},"Where Lions Roam: Haskell & Hardware on the VELDT")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://groupgets.com/campaigns/1003-clear-the-open-source-fpga-asic-by-chipignite"},"Clear")," - Open Source FPGA ASIC. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30437021"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://k155la3.blog/2022/03/06/tensil-tutorial-for-ultra96-v2/"},"ML models on FPGA with Tensil and Ultra96 (2022)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ikwzm/fclkcfg"},"FPGA Clock Configuration Device Driver for Linux")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/lnis-uofu/OpenFPGA"},"OpenFPGA")," - Open-source FPGA IP Generator."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/greatscottgadgets/luna"},"LUNA")," - USB multitool + Amaranth HDL framework for monitoring, hacking, and developing USB devices."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/inaccel/docker"},"Simplifying FPGA management in Docker")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/FPGA-Systems/fpga-awesome-list"},"FPGA Awesome list")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/wfjm/w11"},"w11")," - PDP-11/70 CPU core and SoC."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/noasic/noasic"},"Noasic")," - Open-source VHDL library for FPGA design."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://arxiv.org/abs/2205.05464"}," Raw Filtering of JSON Data on FPGAs (2022)"))))}u.isMDXComponent=!0}}]);