
**** 10/22/17 17:28:36 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "GATE-gate"  [ C:\Users\katerina\Desktop\synodeutiko_yliko\gates\dcml\XOR\45nm\dcml_xor_45-pspicefiles\gate\gate.sim ] 


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "gate.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
.LIB "C:/Users/katerina/Desktop/ptyxiaki/ptm_library/PTM_Models.lib" 
.STMLIB "../../../dcml_xor_45-pspicefiles/dcml_xor_45.stl" 
* From [PSPICE NETLIST] section of C:\Users\katerina\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice/16.6.0/PSpice.ini file:
.lib "nom.lib" 

*Analysis directives: 
.TRAN  0 5ns 0 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\GATE.net" 



**** INCLUDING GATE.net ****
* source DCML_XOR_45
M_XOR/XNOR_M4         XOR/XNOR_N00739 B XOR/XNOR_N00719 XOR/XNOR_N00719
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M2         XOR/XNOR_N00723 A N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M13         N00980 N06437 XOR/XNOR_N00767 XOR/XNOR_N00767
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M11         N00976 N06437 XOR/XNOR_N00763 XOR/XNOR_N00763
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M9         XOR/XNOR_N00767 N06388 XOR/XNOR_N00739 XOR/XNOR_N00739
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M7         XOR/XNOR_N00763 N06388 XOR/XNOR_N00809 XOR/XNOR_N00809
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M5         XOR/XNOR_N00739 N06384 XOR/XNOR_N00723 XOR/XNOR_N00723
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M3         XOR/XNOR_N00809 N06384 XOR/XNOR_N00719 XOR/XNOR_N00719
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M1         XOR/XNOR_N00719 N06280 N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M14         N00976 D XOR/XNOR_N00767 XOR/XNOR_N00767 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M12         N00980 D XOR/XNOR_N00763 XOR/XNOR_N00763 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M10         XOR/XNOR_N00767 C XOR/XNOR_N00809 XOR/XNOR_N00809
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M8         XOR/XNOR_N00763 C XOR/XNOR_N00739 XOR/XNOR_N00739
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_XOR/XNOR_M6         XOR/XNOR_N00809 B XOR/XNOR_N00723 XOR/XNOR_N00723
+  pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
C_C2         0 N00984  1f  TC=0,0 
M_DCML_M7         N00984 CLK N01008 N01008 pMOS_45nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_DCML_M15         DCML_N12198 DCML_N12198 0 0 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M4         N00984 N12507 DCML_N12214 DCML_N12214 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M10         N00984 N12507 DCML_N12208 DCML_N12208 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M1         N12507 N00984 N01008 N01008 pMOS_45nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_DCML_M13         DCML_N12188 DCML_N12182 0 0 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M2         N00984 N12507 N01008 N01008 pMOS_45nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_DCML_M3         N12507 N00984 DCML_N12214 DCML_N12214 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M11         N00980 N00984 DCML_N12198 DCML_N12198 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M5         DCML_N12214 CLK 0 0 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M12         DCML_N12182 DCML_N12182 0 0 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M8         N00976 N12507 DCML_N12182 DCML_N12182 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M6         N12507 CLK N01008 N01008 pMOS_45nm_PTM  
+ L={ p_size_l }  
+ W={ p_size_w }         
M_DCML_M14         DCML_N12208 DCML_N12198 0 0 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
M_DCML_M9         N12507 N00984 DCML_N12188 DCML_N12188 nMOS_45nm_PTM  
+ L={ n_size_l }  
+ W={ n_size_w }         
C_C1         0 N12507  1f  TC=0,0 
V_VDD         N01008 0 {vdd_nominal}
M_not_A_M2         N06280 A 0 0 nMOS_45nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_not_A_M1         N06280 A N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
V_CLK         CLK 0  
+PULSE {vdd_nominal} 0 0 10p 10p 0.5n 1n
V_V1         A 0   STIMULUS=stim_A
V_V2         B 0   STIMULUS=stim_B
V_V3         C 0   STIMULUS=stim_C
V_V4         D 0   STIMULUS=stim_D
M_not_B_M2         N06384 B 0 0 nMOS_45nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_not_B_M1         N06384 B N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_not_C_M2         N06388 C 0 0 nMOS_45nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_not_C_M1         N06388 C N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
M_not_D_M2         N06437 D 0 0 nMOS_45nm_PTM  
+ L={n_size_l}  
+ W={n_size_w}         
M_not_D_M1         N06437 D N01008 N01008 pMOS_45nm_PTM  
+ L={p_size_l}  
+ W={p_size_w}         
.PARAM  n_size_l=50nm p_to_n_ratio=1.44 p_size_w={ p_to_n_ratio * n_size_w }
+  n_size_w=800nm p_size_l={n_size_l} vdd_nominal=1.5

**** RESUMING gate.cir ****
.END

* C:\Users\katerina\Desktop\ptyxiaki\projects\xor\16nm\dcml_xor_4_16-PSpiceFiles\DCML_XOR_4_16.stl written on Tue Oct 10 16:39:21 20
* by Stimulus Editor -- Serial Number: 1920102210 -- Version 16.6.0
;!Stimulus Get
;! stim_D Analog stim_C Analog stim_B Analog stim_A Analog
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 16ns
;!Yrange 0 1
;!AutoUniverse
;!XminRes 100ps
;!YminRes 100m
;!Ok
.STIMULUS stim_D PULSE( 0 1.5 0 10p 70p 8n 16n )
.STIMULUS stim_C PULSE( 0 1.5 0 10p 70p 4n 8n )
.STIMULUS stim_B PULSE( 0 1.5 0 10p 70p 2n 4n )
.STIMULUS stim_A PULSE( 0 1.5 0 10p 70p 1n 2n )

**** 10/22/17 17:28:36 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "GATE-gate"  [ C:\Users\katerina\Desktop\synodeutiko_yliko\gates\dcml\XOR\45nm\dcml_xor_45-pspicefiles\gate\gate.sim ] 


 ****     MOSFET MODEL PARAMETERS


******************************************************************************




               pMOS_45nm_PTM   nMOS_45nm_PTM   
               PMOS            NMOS            
  T_Measured   27              27            
   T_Current   27              27            
       LEVEL    5               5            
           L   50.000000E-09   50.000000E-09 
           W   50.000000E-09   50.000000E-09 
         VTO    -.98666          .98666      
          KP   42.000000E-06   42.000000E-06 
       GAMMA    1               1            
         PHI     .7              .7          
      LAMBDA     .5              .5          
         RSH    5               5            
          IS   10.000000E-15   10.000000E-15 
          JS    0               0            
          PB     .8              .8          
        PBSW     .8              .8          
          CJ    0               0            
        CJSW    0               0            
        CGSO  110.000000E-12  110.000000E-12 
        CGDO  110.000000E-12  110.000000E-12 
        CGBO   25.600000E-12   25.600000E-12 
         TOX  100.000000E-09  100.000000E-09 
          XJ   14.000000E-09   14.000000E-09 
       DELTA     .01             .01         
      DIOMOD    1               1            
         VFB    -.55            -.55         
          K1     .4              .4          
          K2    -.01            0            
        LETA     .1              .1          
        WETA     .25             .25         
          U0     .021            .049        
        TEMP    0               0            
         VDD    5               5            
       XPART    0               0            
        VTH0    -.587            .62261      
          K3    0               0            
        DVT0    1               1            
        DVT1    2               2            
          UA    2.000000E-09  600.000000E-12 
          UB  500.000000E-21    1.200000E-18 
          UC    0               0            
        VSAT   90.000000E+03  130.000000E+03 
        RDSW  250             210            
        VOFF    -.126           -.13         
     NFACTOR    1.8             1.6          
        CDSC    0               0            
        PCLM     .12             .02         
      PDIBL1    1.000000E-03    1.000000E-03 
      PDIBL2    1.000000E-03    1.000000E-03 
       DROUT                     .5          
      PSCBE1  814.000000E+06  814.000000E+06 
      PSCBE2  958.000000E-09  100.000000E-09 
          A0    1               1            
          A1    0               0            
          A2    1               1            
         UA1    4.310000E-09    4.310000E-09 
         UB1    7.610000E-18    7.610000E-18 
         UC1  -56.000000E-12  -56.000000E-12 
        PVAG   10.000000E-21   10.000000E-21 
        KETA                     .04         
        ETA0     .0125           .0125       
        ETAB    0               0            
        DVT2                    0            
        DSUB     .1              .1          
       NGATE  100.000000E+21  100.000000E+21 
      MOBMOD    0               0            
         AGS   10.000000E-21                 
       DVT1W    0               0            
       DVT2W    0               0            
        PRWG    0               0            
     PDIBLCB   34.000000E-09   -5.000000E-03 
      ALPHA0     .074            .074        
        CGSL  265.300000E-12  265.300000E-12 
        CGDL  265.300000E-12  265.300000E-12 
        WINT    5.000000E-09    5.000000E-09 
    PARAMCHK    1               1            
     VERSION    4               4            
      ALPHA1    5.000000E-03    5.000000E-03 
        TOXM    1.820000E-09    1.800000E-09 
         TPB    5.000000E-03    5.000000E-03 
         TCJ    1.000000E-03    1.000000E-03 
       TPBSW    5.000000E-03    5.000000E-03 
       TCJSW    1.000000E-03    1.000000E-03 
      TPBSWG    5.000000E-03    5.000000E-03 
      TCJSWG    1.000000E-03    1.000000E-03 
        NOFF     .9              .9          
      VOFFCV     .02             .02         
         COX  700.000000E-06  700.000000E-06 
          E0    1.000000E+12    1.000000E+12 
    rbodyMod    1               1            
    rgateMod    1               1            
      geoMod    1               1            
      igcMod    1               1            
      igbMod    1               1            
        toxe    1.820000E-09    1.800000E-09 
        toxp    1.500000E-09    1.500000E-09 
        dtox  320.000000E-12  300.000000E-12 
        ndep    2.440000E+18    3.240000E+18 
         nsd  200.000000E+18  200.000000E+18 
       dvtp0   10.000000E-12  100.000000E-12 
       dvtp1     .05             .1          
        lpe0    0               0            
        minv     .05             .05         
         rsw   75              80            
         rdw   75              80            
      fprout     .2              .2          
       pdits     .08             .08         
      pditsd     .23             .23         
      pditsl    2.300000E+06    2.300000E+06 
       agidl  200.000000E-06  200.000000E-06 
       bgidl    2.100000E+09    2.100000E+09 
       cgidl  200.000000E-06  200.000000E-06 
        aigc    9.700000E-03     .015211     
        bigc    1.250000E-03    2.743200E-03 
        cigc  800.000000E-06    2.000000E-03 
       aigsd    9.700000E-03     .015211     
       bigsd    1.250000E-03    2.743200E-03 
       cigsd  800.000000E-06    2.000000E-03 
     aigbacc     .012            .012        
     bigbacc    2.800000E-03    2.800000E-03 
     cigbacc    2.000000E-03    2.000000E-03 
     aigbinv     .014            .014        
     bigbinv    4.000000E-03    4.000000E-03 
     cigbinv    4.000000E-03    4.000000E-03 
      xrcrg2    5               5            
      toxref    1.820000E-09    1.800000E-09 
    ijthdfwd     .01             .01         
    ijthsfwd     .01             .01         
    ijthdrev    1.000000E-03    1.000000E-03 
    ijthsrev    1.000000E-03    1.000000E-03 
       gbmin  100.000000E-12  100.000000E-12 
        rbdb   15              15            
        rbsb   15              15            
        rbpb    5               5            
        rbps   15              15            
        rbpd   15              15            
     ckappas     .03             .03         
     ckappad     .03             .03         
         dwj    0               0            
        rshg     .4              .4          
      CJSWGD  500.000000E-12  500.000000E-12 
      PBSWGD    1               1            
      MJSWGD     .33             .33         
      CJSWGS  300.000000E-12  300.000000E-12 
      PBSWGS    1               1            
      MJSWGS     .33             .33         
        JSWS   10.000000E-12   10.000000E-12 
       JSWGS  100.000000E-12  100.000000E-12 
        JSWD   10.000000E-12   10.000000E-12 
       JSWGD  100.000000E-12  100.000000E-12 


**** 10/22/17 17:28:36 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "GATE-gate"  [ C:\Users\katerina\Desktop\synodeutiko_yliko\gates\dcml\XOR\45nm\dcml_xor_45-pspicefiles\gate\gate.sim ] 


 ****     INITIAL TRANSIENT SOLUTION       TEMPERATURE =   27.000 DEG C


******************************************************************************



 NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE     NODE   VOLTAGE


(    A)    0.0000  (    B)    0.0000  (    C)    0.0000  (    D)    0.0000      

(  CLK)    1.5000  (N00976)    1.4768 (N00980)     .9641 (N00984)    1.5000     

(N01008)    1.5000 (N06280)    1.5000 (N06384)    1.5000 (N06388)    1.5000     

(N06437)    1.5000 (N12507) 2.013E-06 (DCML_N12182)     .1271                   

(DCML_N12188) 2.013E-06               (DCML_N12198)     .6981                   

(DCML_N12208) 3.003E-06               (DCML_N12214) 1.124E-06                   

(XOR/XNOR_N00719)    1.0035           (XOR/XNOR_N00723)    1.4926               

(XOR/XNOR_N00739)     .9981           (XOR/XNOR_N00763)     .9864               

(XOR/XNOR_N00767)    1.4798           (XOR/XNOR_N00809)    1.4851           




    VOLTAGE SOURCE CURRENTS
    NAME         CURRENT

    V_VDD       -4.172E-06
    V_CLK        0.000E+00
    V_V1         0.000E+00
    V_V2         0.000E+00
    V_V3         0.000E+00
    V_V4         0.000E+00

    TOTAL POWER DISSIPATION   6.26E-06  WATTS



          JOB CONCLUDED

**** 10/22/17 17:28:36 ***** PSpice 16.6.0 (October 2012) ***** ID# 0 ********

 ** Profile: "GATE-gate"  [ C:\Users\katerina\Desktop\synodeutiko_yliko\gates\dcml\XOR\45nm\dcml_xor_45-pspicefiles\gate\gate.sim ] 


 ****     JOB STATISTICS SUMMARY


******************************************************************************



  Total job time (using Solver 1)   =         .11
