INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul8_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sources_1/new/mul8_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul8_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab1/lab1.srcs/sim_1/new/mul8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul8_tb
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/labs/lab1/lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
