

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Nov 11 13:02:37 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.792 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_monte_carlo_both_pri_fu_87  |monte_carlo_both_pri  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 10000000)" [monte-carlo.cpp:22]   --->   Operation 9 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:23]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { double, double } @monte_carlo_both_pri()" [monte-carlo.cpp:17]   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:24]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.78>
ST_4 : Operation 13 [1/2] (7.78ns)   --->   "%call_ret = call fastcc { double, double } @monte_carlo_both_pri()" [monte-carlo.cpp:17]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 7.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%result_call = extractvalue { double, double } %call_ret, 0" [monte-carlo.cpp:17]   --->   Operation 14 'extractvalue' 'result_call' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%result_put = extractvalue { double, double } %call_ret, 1" [monte-carlo.cpp:17]   --->   Operation 15 'extractvalue' 'result_put' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:25]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 8.37>
ST_5 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:26]   --->   Operation 17 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%reg_V = bitcast double %result_call to i64" [monte-carlo.cpp:28]   --->   Operation 18 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln310 = trunc i64 %reg_V to i63" [monte-carlo.cpp:28]   --->   Operation 19 'trunc' 'trunc_ln310' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [monte-carlo.cpp:28]   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s_9 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V, i32 52, i32 62)" [monte-carlo.cpp:28]   --->   Operation 21 'partselect' 'p_Result_s_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%exp_V = zext i11 %p_Result_s_9 to i12" [monte-carlo.cpp:28]   --->   Operation 22 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln318 = trunc i64 %reg_V to i52" [monte-carlo.cpp:28]   --->   Operation 23 'trunc' 'trunc_ln318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i64 %reg_V to i32" [monte-carlo.cpp:28]   --->   Operation 24 'trunc' 'trunc_ln331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318)" [monte-carlo.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (2.78ns)   --->   "%icmp_ln326 = icmp eq i63 %trunc_ln310, 0" [monte-carlo.cpp:28]   --->   Operation 26 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (1.54ns)   --->   "%sh_amt = sub i12 1075, %exp_V" [monte-carlo.cpp:28]   --->   Operation 27 'sub' 'sh_amt' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%sext_ln329 = sext i12 %sh_amt to i32" [monte-carlo.cpp:28]   --->   Operation 28 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.88ns)   --->   "%icmp_ln330 = icmp eq i11 %p_Result_s_9, -973" [monte-carlo.cpp:28]   --->   Operation 29 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (1.99ns)   --->   "%icmp_ln332 = icmp sgt i12 %sh_amt, 0" [monte-carlo.cpp:28]   --->   Operation 30 'icmp' 'icmp_ln332' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln333 = icmp slt i12 %sh_amt, 54" [monte-carlo.cpp:28]   --->   Operation 31 'icmp' 'icmp_ln333' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%zext_ln334 = zext i32 %sext_ln329 to i53" [monte-carlo.cpp:28]   --->   Operation 32 'zext' 'zext_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%lshr_ln334 = lshr i53 %tmp, %zext_ln334" [monte-carlo.cpp:28]   --->   Operation 33 'lshr' 'lshr_ln334' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%trunc_ln334 = trunc i53 %lshr_ln334 to i32" [monte-carlo.cpp:28]   --->   Operation 34 'trunc' 'trunc_ln334' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V, i32 63)" [monte-carlo.cpp:28]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%select_ln336 = select i1 %tmp_4, i32 -1, i32 0" [monte-carlo.cpp:28]   --->   Operation 36 'select' 'select_ln336' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.97ns)   --->   "%or_ln330 = or i1 %icmp_ln326, %icmp_ln330" [monte-carlo.cpp:28]   --->   Operation 37 'or' 'or_ln330' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%xor_ln330 = xor i1 %or_ln330, true" [monte-carlo.cpp:28]   --->   Operation 38 'xor' 'xor_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333 = and i1 %icmp_ln333, %xor_ln330" [monte-carlo.cpp:28]   --->   Operation 39 'and' 'and_ln333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln333)   --->   "%and_ln333_1 = and i1 %and_ln333, %icmp_ln332" [monte-carlo.cpp:28]   --->   Operation 40 'and' 'and_ln333_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333 = select i1 %and_ln333_1, i32 %trunc_ln334, i32 %select_ln336" [monte-carlo.cpp:28]   --->   Operation 41 'select' 'select_ln333' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast double %result_put to i64" [monte-carlo.cpp:29]   --->   Operation 42 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln310_1 = trunc i64 %reg_V_1 to i63" [monte-carlo.cpp:29]   --->   Operation 43 'trunc' 'trunc_ln310_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)" [monte-carlo.cpp:29]   --->   Operation 44 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %reg_V_1, i32 52, i32 62)" [monte-carlo.cpp:29]   --->   Operation 45 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i11 %p_Result_2 to i12" [monte-carlo.cpp:29]   --->   Operation 46 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%trunc_ln318_1 = trunc i64 %reg_V_1 to i52" [monte-carlo.cpp:29]   --->   Operation 47 'trunc' 'trunc_ln318_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i64 %reg_V_1 to i32" [monte-carlo.cpp:29]   --->   Operation 48 'trunc' 'trunc_ln331_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln318_1)" [monte-carlo.cpp:29]   --->   Operation 49 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (2.78ns)   --->   "%icmp_ln326_1 = icmp eq i63 %trunc_ln310_1, 0" [monte-carlo.cpp:29]   --->   Operation 50 'icmp' 'icmp_ln326_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12 1075, %exp_V_1" [monte-carlo.cpp:29]   --->   Operation 51 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%sext_ln329_1 = sext i12 %sh_amt_2 to i32" [monte-carlo.cpp:29]   --->   Operation 52 'sext' 'sext_ln329_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.88ns)   --->   "%icmp_ln330_1 = icmp eq i11 %p_Result_2, -973" [monte-carlo.cpp:29]   --->   Operation 53 'icmp' 'icmp_ln330_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.99ns)   --->   "%icmp_ln332_1 = icmp sgt i12 %sh_amt_2, 0" [monte-carlo.cpp:29]   --->   Operation 54 'icmp' 'icmp_ln332_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (1.99ns)   --->   "%icmp_ln333_1 = icmp slt i12 %sh_amt_2, 54" [monte-carlo.cpp:29]   --->   Operation 55 'icmp' 'icmp_ln333_1' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%zext_ln334_1 = zext i32 %sext_ln329_1 to i53" [monte-carlo.cpp:29]   --->   Operation 56 'zext' 'zext_ln334_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%lshr_ln334_1 = lshr i53 %tmp_1, %zext_ln334_1" [monte-carlo.cpp:29]   --->   Operation 57 'lshr' 'lshr_ln334_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%trunc_ln334_1 = trunc i53 %lshr_ln334_1 to i32" [monte-carlo.cpp:29]   --->   Operation 58 'trunc' 'trunc_ln334_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %reg_V_1, i32 63)" [monte-carlo.cpp:29]   --->   Operation 59 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%select_ln336_1 = select i1 %tmp_7, i32 -1, i32 0" [monte-carlo.cpp:29]   --->   Operation 60 'select' 'select_ln336_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns)   --->   "%or_ln330_1 = or i1 %icmp_ln326_1, %icmp_ln330_1" [monte-carlo.cpp:29]   --->   Operation 61 'or' 'or_ln330_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%xor_ln330_1 = xor i1 %or_ln330_1, true" [monte-carlo.cpp:29]   --->   Operation 62 'xor' 'xor_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%and_ln333_2 = and i1 %icmp_ln333_1, %xor_ln330_1" [monte-carlo.cpp:29]   --->   Operation 63 'and' 'and_ln333_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln333_1)   --->   "%and_ln333_3 = and i1 %and_ln333_2, %icmp_ln332_1" [monte-carlo.cpp:29]   --->   Operation 64 'and' 'and_ln333_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln333_1 = select i1 %and_ln333_3, i32 %trunc_ln334_1, i32 %select_ln336_1" [monte-carlo.cpp:29]   --->   Operation 65 'select' 'select_ln333_1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.45>
ST_6 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)" [monte-carlo.cpp:27]   --->   Operation 66 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 67 [1/1] (1.54ns)   --->   "%sh_amt_1 = sub i12 0, %sh_amt" [monte-carlo.cpp:28]   --->   Operation 67 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%sext_ln342 = sext i12 %sh_amt_1 to i32" [monte-carlo.cpp:28]   --->   Operation 68 'sext' 'sext_ln342' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)" [monte-carlo.cpp:28]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.48ns)   --->   "%icmp_ln343 = icmp slt i7 %tmp_3, 1" [monte-carlo.cpp:28]   --->   Operation 70 'icmp' 'icmp_ln343' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%shl_ln345 = shl i32 %trunc_ln331, %sext_ln342" [monte-carlo.cpp:28]   --->   Operation 71 'shl' 'shl_ln345' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%select_ln343 = select i1 %icmp_ln343, i32 %shl_ln345, i32 0" [monte-carlo.cpp:28]   --->   Operation 72 'select' 'select_ln343' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%select_ln326 = select i1 %icmp_ln326, i32 0, i32 %select_ln333" [monte-carlo.cpp:28]   --->   Operation 73 'select' 'select_ln326' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%xor_ln326 = xor i1 %icmp_ln326, true" [monte-carlo.cpp:28]   --->   Operation 74 'xor' 'xor_ln326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %icmp_ln330, %xor_ln326" [monte-carlo.cpp:28]   --->   Operation 75 'and' 'and_ln330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i32 %trunc_ln331, i32 %select_ln326" [monte-carlo.cpp:28]   --->   Operation 76 'select' 'select_ln330' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln332)   --->   "%or_ln332 = or i1 %or_ln330, %icmp_ln332" [monte-carlo.cpp:28]   --->   Operation 77 'or' 'or_ln332' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln332 = select i1 %or_ln332, i32 %select_ln330, i32 %select_ln343" [monte-carlo.cpp:28]   --->   Operation 78 'select' 'select_ln332' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.54ns)   --->   "%sh_amt_3 = sub i12 0, %sh_amt_2" [monte-carlo.cpp:29]   --->   Operation 79 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%sext_ln342_1 = sext i12 %sh_amt_3 to i32" [monte-carlo.cpp:29]   --->   Operation 80 'sext' 'sext_ln342_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_3, i32 5, i32 11)" [monte-carlo.cpp:29]   --->   Operation 81 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.48ns)   --->   "%icmp_ln343_1 = icmp slt i7 %tmp_6, 1" [monte-carlo.cpp:29]   --->   Operation 82 'icmp' 'icmp_ln343_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%shl_ln345_1 = shl i32 %trunc_ln331_1, %sext_ln342_1" [monte-carlo.cpp:29]   --->   Operation 83 'shl' 'shl_ln345_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%select_ln343_1 = select i1 %icmp_ln343_1, i32 %shl_ln345_1, i32 0" [monte-carlo.cpp:29]   --->   Operation 84 'select' 'select_ln343_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%select_ln326_1 = select i1 %icmp_ln326_1, i32 0, i32 %select_ln333_1" [monte-carlo.cpp:29]   --->   Operation 85 'select' 'select_ln326_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%xor_ln326_1 = xor i1 %icmp_ln326_1, true" [monte-carlo.cpp:29]   --->   Operation 86 'xor' 'xor_ln326_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_1)   --->   "%and_ln330_1 = and i1 %icmp_ln330_1, %xor_ln326_1" [monte-carlo.cpp:29]   --->   Operation 87 'and' 'and_ln330_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln330_1 = select i1 %and_ln330_1, i32 %trunc_ln331_1, i32 %select_ln326_1" [monte-carlo.cpp:29]   --->   Operation 88 'select' 'select_ln330_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%or_ln332_1 = or i1 %or_ln330_1, %icmp_ln332_1" [monte-carlo.cpp:29]   --->   Operation 89 'or' 'or_ln332_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (4.42ns) (out node of the LUT)   --->   "%select_ln332_1 = select i1 %or_ln332_1, i32 %select_ln330_1, i32 %select_ln343_1" [monte-carlo.cpp:29]   --->   Operation 90 'select' 'select_ln332_1' <Predicate = true> <Delay = 4.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 91 [1/1] (2.55ns)   --->   "%sub_ln461 = sub i32 0, %select_ln332" [monte-carlo.cpp:28]   --->   Operation 91 'sub' 'sub_ln461' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.69ns)   --->   "%tmp_V = select i1 %p_Result_s, i32 %sub_ln461, i32 %select_ln332" [monte-carlo.cpp:28]   --->   Operation 92 'select' 'tmp_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)" [monte-carlo.cpp:28]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 94 [1/1] (2.55ns)   --->   "%sub_ln461_1 = sub i32 0, %select_ln332_1" [monte-carlo.cpp:29]   --->   Operation 94 'sub' 'sub_ln461_1' <Predicate = (p_Result_1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.69ns)   --->   "%tmp_V_1 = select i1 %p_Result_1, i32 %sub_ln461_1, i32 %select_ln332_1" [monte-carlo.cpp:29]   --->   Operation 95 'select' 'tmp_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str18)"   --->   Operation 96 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !82"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_1)" [monte-carlo.cpp:29]   --->   Operation 99 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [monte-carlo.cpp:30]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ seed]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
write_ln22        (write         ) [ 000000000]
write_ln23        (write         ) [ 000000000]
write_ln24        (write         ) [ 000000000]
call_ret          (call          ) [ 000000000]
result_call       (extractvalue  ) [ 000001000]
result_put        (extractvalue  ) [ 000001000]
write_ln25        (write         ) [ 000000000]
write_ln26        (write         ) [ 000000000]
reg_V             (bitcast       ) [ 000000000]
trunc_ln310       (trunc         ) [ 000000000]
p_Result_s        (bitselect     ) [ 000000110]
p_Result_s_9      (partselect    ) [ 000000000]
exp_V             (zext          ) [ 000000000]
trunc_ln318       (trunc         ) [ 000000000]
trunc_ln331       (trunc         ) [ 000000100]
tmp               (bitconcatenate) [ 000000000]
icmp_ln326        (icmp          ) [ 000000100]
sh_amt            (sub           ) [ 000000100]
sext_ln329        (sext          ) [ 000000000]
icmp_ln330        (icmp          ) [ 000000100]
icmp_ln332        (icmp          ) [ 000000100]
icmp_ln333        (icmp          ) [ 000000000]
zext_ln334        (zext          ) [ 000000000]
lshr_ln334        (lshr          ) [ 000000000]
trunc_ln334       (trunc         ) [ 000000000]
tmp_4             (bitselect     ) [ 000000000]
select_ln336      (select        ) [ 000000000]
or_ln330          (or            ) [ 000000100]
xor_ln330         (xor           ) [ 000000000]
and_ln333         (and           ) [ 000000000]
and_ln333_1       (and           ) [ 000000000]
select_ln333      (select        ) [ 000000100]
reg_V_1           (bitcast       ) [ 000000000]
trunc_ln310_1     (trunc         ) [ 000000000]
p_Result_1        (bitselect     ) [ 000000110]
p_Result_2        (partselect    ) [ 000000000]
exp_V_1           (zext          ) [ 000000000]
trunc_ln318_1     (trunc         ) [ 000000000]
trunc_ln331_1     (trunc         ) [ 000000100]
tmp_1             (bitconcatenate) [ 000000000]
icmp_ln326_1      (icmp          ) [ 000000100]
sh_amt_2          (sub           ) [ 000000100]
sext_ln329_1      (sext          ) [ 000000000]
icmp_ln330_1      (icmp          ) [ 000000100]
icmp_ln332_1      (icmp          ) [ 000000100]
icmp_ln333_1      (icmp          ) [ 000000000]
zext_ln334_1      (zext          ) [ 000000000]
lshr_ln334_1      (lshr          ) [ 000000000]
trunc_ln334_1     (trunc         ) [ 000000000]
tmp_7             (bitselect     ) [ 000000000]
select_ln336_1    (select        ) [ 000000000]
or_ln330_1        (or            ) [ 000000100]
xor_ln330_1       (xor           ) [ 000000000]
and_ln333_2       (and           ) [ 000000000]
and_ln333_3       (and           ) [ 000000000]
select_ln333_1    (select        ) [ 000000100]
write_ln27        (write         ) [ 000000000]
sh_amt_1          (sub           ) [ 000000000]
sext_ln342        (sext          ) [ 000000000]
tmp_3             (partselect    ) [ 000000000]
icmp_ln343        (icmp          ) [ 000000000]
shl_ln345         (shl           ) [ 000000000]
select_ln343      (select        ) [ 000000000]
select_ln326      (select        ) [ 000000000]
xor_ln326         (xor           ) [ 000000000]
and_ln330         (and           ) [ 000000000]
select_ln330      (select        ) [ 000000000]
or_ln332          (or            ) [ 000000000]
select_ln332      (select        ) [ 000000010]
sh_amt_3          (sub           ) [ 000000000]
sext_ln342_1      (sext          ) [ 000000000]
tmp_6             (partselect    ) [ 000000000]
icmp_ln343_1      (icmp          ) [ 000000000]
shl_ln345_1       (shl           ) [ 000000000]
select_ln343_1    (select        ) [ 000000000]
select_ln326_1    (select        ) [ 000000000]
xor_ln326_1       (xor           ) [ 000000000]
and_ln330_1       (and           ) [ 000000000]
select_ln330_1    (select        ) [ 000000000]
or_ln332_1        (or            ) [ 000000000]
select_ln332_1    (select        ) [ 000000010]
sub_ln461         (sub           ) [ 000000000]
tmp_V             (select        ) [ 000000000]
write_ln28        (write         ) [ 000000000]
sub_ln461_1       (sub           ) [ 000000000]
tmp_V_1           (select        ) [ 000000001]
empty             (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
spectopmodule_ln0 (spectopmodule ) [ 000000000]
write_ln29        (write         ) [ 000000000]
ret_ln30          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monte_carlo_both_pri"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="grp_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/1 write_ln23/2 write_ln24/3 write_ln25/4 write_ln26/5 write_ln27/6 write_ln28/7 write_ln29/8 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_monte_carlo_both_pri_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="128" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="result_call_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="128" slack="0"/>
<pin id="95" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_call/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="result_put_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="128" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_put/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="reg_V_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V/5 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln310_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln310/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Result_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Result_s_9_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="7" slack="0"/>
<pin id="120" dir="0" index="3" bw="7" slack="0"/>
<pin id="121" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_9/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exp_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="trunc_ln318_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln331_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="53" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="52" slack="0"/>
<pin id="142" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln326_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="63" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sh_amt_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln329_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln330_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="11" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln332_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln333_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln334_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="lshr_ln334_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="53" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln334/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="trunc_ln334_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="53" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln334/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="7" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="select_ln336_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln336/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln330_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln330_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln333_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln333_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_1/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln333_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="reg_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="1"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V_1/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln310_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln310_1/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="64" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exp_V_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V_1/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln318_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln318_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln331_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln331_1/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="53" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="52" slack="0"/>
<pin id="283" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln326_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="63" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326_1/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sh_amt_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="0"/>
<pin id="296" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln329_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329_1/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln330_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="11" slack="0"/>
<pin id="305" dir="0" index="1" bw="11" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330_1/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln332_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="12" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln332_1/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln333_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln333_1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln334_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="12" slack="0"/>
<pin id="323" dir="1" index="1" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="lshr_ln334_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="53" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln334_1/5 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln334_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="53" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln334_1/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln336_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln336_1/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln330_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln330_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="xor_ln330_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln330_1/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln333_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_2/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln333_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_3/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln333_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="32" slack="0"/>
<pin id="379" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333_1/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sh_amt_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="1"/>
<pin id="386" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln342_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="12" slack="0"/>
<pin id="395" dir="0" index="2" bw="4" slack="0"/>
<pin id="396" dir="0" index="3" bw="5" slack="0"/>
<pin id="397" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln343_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln345_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="0" index="1" bw="12" slack="0"/>
<pin id="411" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln345/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="select_ln343_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln326_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="32" slack="1"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln326/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="xor_ln326_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln326/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="and_ln330_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln330_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="1"/>
<pin id="440" dir="0" index="2" bw="32" slack="0"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln332_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="1" slack="1"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln332/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="select_ln332_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="32" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sh_amt_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="12" slack="1"/>
<pin id="459" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln342_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln342_1/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="12" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="0" index="3" bw="5" slack="0"/>
<pin id="470" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln343_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln343_1/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="shl_ln345_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="12" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln345_1/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln343_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343_1/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln326_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="32" slack="1"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln326_1/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln326_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln326_1/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="and_ln330_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln330_1/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln330_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="1"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln330_1/6 "/>
</bind>
</comp>

<comp id="517" class="1004" name="or_ln332_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln332_1/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln332_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="32" slack="0"/>
<pin id="525" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln332_1/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sub_ln461_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="1"/>
<pin id="532" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/7 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="32" slack="1"/>
<pin id="538" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sub_ln461_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="1"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461_1/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_V_1_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="2"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="1"/>
<pin id="550" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1/7 "/>
</bind>
</comp>

<comp id="552" class="1005" name="result_call_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="1"/>
<pin id="554" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_call "/>
</bind>
</comp>

<comp id="557" class="1005" name="result_put_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_put "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_Result_s_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="2"/>
<pin id="564" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln331_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln331 "/>
</bind>
</comp>

<comp id="573" class="1005" name="icmp_ln326_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln326 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sh_amt_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="12" slack="1"/>
<pin id="581" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="584" class="1005" name="icmp_ln330_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="589" class="1005" name="icmp_ln332_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="1"/>
<pin id="591" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln332 "/>
</bind>
</comp>

<comp id="594" class="1005" name="or_ln330_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln330 "/>
</bind>
</comp>

<comp id="599" class="1005" name="select_ln333_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333 "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_Result_1_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="2"/>
<pin id="606" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="trunc_ln331_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln331_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="icmp_ln326_1_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln326_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sh_amt_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="1"/>
<pin id="623" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="icmp_ln330_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln330_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln332_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln332_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="or_ln330_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln330_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="select_ln333_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="select_ln332_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln332 "/>
</bind>
</comp>

<comp id="652" class="1005" name="select_ln332_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="1"/>
<pin id="654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln332_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_V_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="40" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="96"><net_src comp="87" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="87" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="101" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="129"><net_src comp="116" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="101" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="101" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="130" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="104" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="126" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="152" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="116" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="152" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="152" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="158" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="138" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="101" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="146" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="162" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="26" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="174" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="168" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="190" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="202" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="14" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="242" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="22" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="270"><net_src comp="257" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="242" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="242" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="26" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="271" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="245" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="28" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="267" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="257" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="293" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="34" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="293" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="299" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="279" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="242" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="16" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="287" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="303" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="315" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="309" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="331" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="343" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="34" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="42" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="383" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="44" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="401"><net_src comp="46" pin="0"/><net_sink comp="392" pin=3"/></net>

<net id="406"><net_src comp="392" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="388" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="402" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="408" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="12" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="427" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="421" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="437" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="413" pin="3"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="456" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="456" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="44" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="46" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="479"><net_src comp="465" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="461" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="475" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="12" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="12" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="26" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="500" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="494" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="510" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="486" pin="3"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="12" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="540"><net_src comp="534" pin="3"/><net_sink comp="76" pin=2"/></net>

<net id="545"><net_src comp="12" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="93" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="560"><net_src comp="97" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="565"><net_src comp="108" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="570"><net_src comp="134" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="576"><net_src comp="146" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="582"><net_src comp="152" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="587"><net_src comp="162" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="592"><net_src comp="168" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="597"><net_src comp="210" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="602"><net_src comp="234" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="607"><net_src comp="249" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="612"><net_src comp="275" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="614"><net_src comp="609" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="618"><net_src comp="287" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="620"><net_src comp="615" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="624"><net_src comp="293" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="629"><net_src comp="303" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="634"><net_src comp="309" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="639"><net_src comp="351" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="644"><net_src comp="375" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="649"><net_src comp="448" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="655"><net_src comp="521" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="661"><net_src comp="546" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="76" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {1 2 3 4 5 6 7 8 }
	Port: seed | {3 4 }
 - Input state : 
	Port: dut : seed | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		result_call : 1
		result_put : 1
	State 5
		trunc_ln310 : 1
		p_Result_s : 1
		p_Result_s_9 : 1
		exp_V : 2
		trunc_ln318 : 1
		trunc_ln331 : 1
		tmp : 2
		icmp_ln326 : 2
		sh_amt : 3
		sext_ln329 : 4
		icmp_ln330 : 2
		icmp_ln332 : 4
		icmp_ln333 : 4
		zext_ln334 : 5
		lshr_ln334 : 6
		trunc_ln334 : 7
		tmp_4 : 1
		select_ln336 : 2
		or_ln330 : 3
		xor_ln330 : 3
		and_ln333 : 3
		and_ln333_1 : 3
		select_ln333 : 8
		trunc_ln310_1 : 1
		p_Result_1 : 1
		p_Result_2 : 1
		exp_V_1 : 2
		trunc_ln318_1 : 1
		trunc_ln331_1 : 1
		tmp_1 : 2
		icmp_ln326_1 : 2
		sh_amt_2 : 3
		sext_ln329_1 : 4
		icmp_ln330_1 : 2
		icmp_ln332_1 : 4
		icmp_ln333_1 : 4
		zext_ln334_1 : 5
		lshr_ln334_1 : 6
		trunc_ln334_1 : 7
		tmp_7 : 1
		select_ln336_1 : 2
		or_ln330_1 : 3
		xor_ln330_1 : 3
		and_ln333_2 : 3
		and_ln333_3 : 3
		select_ln333_1 : 8
	State 6
		sext_ln342 : 1
		tmp_3 : 1
		icmp_ln343 : 2
		shl_ln345 : 2
		select_ln343 : 3
		select_ln332 : 4
		sext_ln342_1 : 1
		tmp_6 : 1
		icmp_ln343_1 : 2
		shl_ln345_1 : 2
		select_ln343_1 : 3
		select_ln332_1 : 4
	State 7
		tmp_V : 1
		write_ln28 : 2
		tmp_V_1 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_monte_carlo_both_pri_fu_87 |    76   |  65.384 |  24865  |  31724  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       select_ln336_fu_202      |    0    |    0    |    0    |    2    |
|          |       select_ln333_fu_234      |    0    |    0    |    0    |    32   |
|          |      select_ln336_1_fu_343     |    0    |    0    |    0    |    2    |
|          |      select_ln333_1_fu_375     |    0    |    0    |    0    |    32   |
|          |       select_ln343_fu_413      |    0    |    0    |    0    |    32   |
|          |       select_ln326_fu_421      |    0    |    0    |    0    |    32   |
|  select  |       select_ln330_fu_437      |    0    |    0    |    0    |    32   |
|          |       select_ln332_fu_448      |    0    |    0    |    0    |    32   |
|          |      select_ln343_1_fu_486     |    0    |    0    |    0    |    32   |
|          |      select_ln326_1_fu_494     |    0    |    0    |    0    |    32   |
|          |      select_ln330_1_fu_510     |    0    |    0    |    0    |    32   |
|          |      select_ln332_1_fu_521     |    0    |    0    |    0    |    32   |
|          |          tmp_V_fu_534          |    0    |    0    |    0    |    32   |
|          |         tmp_V_1_fu_546         |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|   lshr   |        lshr_ln334_fu_184       |    0    |    0    |    0    |   160   |
|          |       lshr_ln334_1_fu_325      |    0    |    0    |    0    |   160   |
|----------|--------------------------------|---------|---------|---------|---------|
|    shl   |        shl_ln345_fu_408        |    0    |    0    |    0    |   101   |
|          |       shl_ln345_1_fu_481       |    0    |    0    |    0    |   101   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln326_fu_146       |    0    |    0    |    0    |    29   |
|          |        icmp_ln330_fu_162       |    0    |    0    |    0    |    13   |
|          |        icmp_ln332_fu_168       |    0    |    0    |    0    |    13   |
|          |        icmp_ln333_fu_174       |    0    |    0    |    0    |    13   |
|   icmp   |       icmp_ln326_1_fu_287      |    0    |    0    |    0    |    29   |
|          |       icmp_ln330_1_fu_303      |    0    |    0    |    0    |    13   |
|          |       icmp_ln332_1_fu_309      |    0    |    0    |    0    |    13   |
|          |       icmp_ln333_1_fu_315      |    0    |    0    |    0    |    13   |
|          |        icmp_ln343_fu_402       |    0    |    0    |    0    |    11   |
|          |       icmp_ln343_1_fu_475      |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          sh_amt_fu_152         |    0    |    0    |    0    |    12   |
|          |         sh_amt_2_fu_293        |    0    |    0    |    0    |    12   |
|    sub   |         sh_amt_1_fu_383        |    0    |    0    |    0    |    12   |
|          |         sh_amt_3_fu_456        |    0    |    0    |    0    |    12   |
|          |        sub_ln461_fu_529        |    0    |    0    |    0    |    39   |
|          |       sub_ln461_1_fu_541       |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        and_ln333_fu_222        |    0    |    0    |    0    |    2    |
|          |       and_ln333_1_fu_228       |    0    |    0    |    0    |    2    |
|    and   |       and_ln333_2_fu_363       |    0    |    0    |    0    |    2    |
|          |       and_ln333_3_fu_369       |    0    |    0    |    0    |    2    |
|          |        and_ln330_fu_432        |    0    |    0    |    0    |    2    |
|          |       and_ln330_1_fu_505       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln330_fu_210        |    0    |    0    |    0    |    2    |
|    or    |        or_ln330_1_fu_351       |    0    |    0    |    0    |    2    |
|          |         or_ln332_fu_444        |    0    |    0    |    0    |    2    |
|          |        or_ln332_1_fu_517       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln330_fu_216        |    0    |    0    |    0    |    2    |
|    xor   |       xor_ln330_1_fu_357       |    0    |    0    |    0    |    2    |
|          |        xor_ln326_fu_427        |    0    |    0    |    0    |    2    |
|          |       xor_ln326_1_fu_500       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_76        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|extractvalue|        result_call_fu_93       |    0    |    0    |    0    |    0    |
|          |        result_put_fu_97        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       trunc_ln310_fu_104       |    0    |    0    |    0    |    0    |
|          |       trunc_ln318_fu_130       |    0    |    0    |    0    |    0    |
|          |       trunc_ln331_fu_134       |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln334_fu_190       |    0    |    0    |    0    |    0    |
|          |      trunc_ln310_1_fu_245      |    0    |    0    |    0    |    0    |
|          |      trunc_ln318_1_fu_271      |    0    |    0    |    0    |    0    |
|          |      trunc_ln331_1_fu_275      |    0    |    0    |    0    |    0    |
|          |      trunc_ln334_1_fu_331      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        p_Result_s_fu_108       |    0    |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_194          |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_249       |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_335          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_9_fu_116      |    0    |    0    |    0    |    0    |
|partselect|        p_Result_2_fu_257       |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_392          |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_465          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          exp_V_fu_126          |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln334_fu_180       |    0    |    0    |    0    |    0    |
|          |         exp_V_1_fu_267         |    0    |    0    |    0    |    0    |
|          |       zext_ln334_1_fu_321      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|           tmp_fu_138           |    0    |    0    |    0    |    0    |
|          |          tmp_1_fu_279          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        sext_ln329_fu_158       |    0    |    0    |    0    |    0    |
|   sext   |       sext_ln329_1_fu_299      |    0    |    0    |    0    |    0    |
|          |        sext_ln342_fu_388       |    0    |    0    |    0    |    0    |
|          |       sext_ln342_1_fu_461      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    76   |  65.384 |  24865  |  32946  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| icmp_ln326_1_reg_615 |    1   |
|  icmp_ln326_reg_573  |    1   |
| icmp_ln330_1_reg_626 |    1   |
|  icmp_ln330_reg_584  |    1   |
| icmp_ln332_1_reg_631 |    1   |
|  icmp_ln332_reg_589  |    1   |
|  or_ln330_1_reg_636  |    1   |
|   or_ln330_reg_594   |    1   |
|  p_Result_1_reg_604  |    1   |
|  p_Result_s_reg_562  |    1   |
|  result_call_reg_552 |   64   |
|  result_put_reg_557  |   64   |
|select_ln332_1_reg_652|   32   |
| select_ln332_reg_646 |   32   |
|select_ln333_1_reg_641|   32   |
| select_ln333_reg_599 |   32   |
|   sh_amt_2_reg_621   |   12   |
|    sh_amt_reg_579    |   12   |
|    tmp_V_1_reg_658   |   32   |
| trunc_ln331_1_reg_609|   32   |
|  trunc_ln331_reg_567 |   32   |
+----------------------+--------+
|         Total        |   386  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_76 |  p2  |   6  |  32  |   192  ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   192  ||  1.952  ||    21   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   76   |   65   |  24865 |  32946 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   21   |
|  Register |    -   |    -   |   386  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   76   |   67   |  25251 |  32967 |
+-----------+--------+--------+--------+--------+
