delete_bd_objs [get_bd_nets ps_e_pl_clk0]
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.CLKOUT1_JITTER {102.086}] [get_bd_cells clk_wiz_0]
set_property location {3 1201 562} [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins ps_e/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e/maxihpm0_fpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e/maxihpm0_lpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e/saxihpc0_fpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e/saxihpc1_fpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_ps_e_99M/slowest_sync_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_0/ip_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_0/s00_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_1/ip_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_1/s00_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_2/ip_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_2/s00_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_3/ip_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins interrupt_generator_3/s00_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter1_hpc_1_if/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter1_hpc_1_if/acc_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter2_hpc_1_if/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter2_hpc_1_if/acc_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter3_hpc_1_if/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter3_hpc_1_if/acc_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter4_hpc_1_if/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter4_hpc_1_if/acc_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/S00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/M00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/M01_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/M02_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ps_e_axi_periph/M03_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/S00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M01_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M02_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M03_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/M00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S01_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S02_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S03_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S04_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC0_FPD/S05_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/M00_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S01_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S02_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S03_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S04_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_S_AXI_HPC1_FPD/S05_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_0/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_0/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_1/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_1/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_2/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_2/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_3/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_3/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_4/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_4/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_5/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_5/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_6/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_6/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_7/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_7/m_axi_mm2s_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_8/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_8/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_9/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_9/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_10/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_10/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_11/s_axi_lite_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dm_11/m_axi_s2mm_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter1_hpc_1_if/s_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter1_hpc_1_if/s_axis_fifo_1_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter1_hpc_1_if/m_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter2_hpc_1_if/s_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter2_hpc_1_if/s_axis_fifo_1_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter2_hpc_1_if/m_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter3_hpc_1_if/s_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter3_hpc_1_if/s_axis_fifo_1_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter3_hpc_1_if/m_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter4_hpc_1_if/s_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter4_hpc_1_if/s_axis_fifo_1_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins sobel_filter4_hpc_1_if/m_axis_fifo_0_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M04_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M05_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M06_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M07_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M08_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M09_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M10_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M11_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M12_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M13_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M14_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_ic_ps_e_M_AXI_HPM0_FPD/M15_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_0_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_1_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_2_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_3_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_4_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_5_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_6_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_7_tx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_8_rx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_9_rx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_10_rx_0/aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_dwc_dm_11_rx_0/aclk]
save_bd_design
validate_bd_design