
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122021                       # Number of seconds simulated
sim_ticks                                122020622220                       # Number of ticks simulated
final_tick                               1176587149311                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  22333                       # Simulator instruction rate (inst/s)
host_op_rate                                    28198                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2477338                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877128                       # Number of bytes of host memory used
host_seconds                                 49254.73                       # Real time elapsed on the host
sim_insts                                  1100000000                       # Number of instructions simulated
sim_ops                                    1388882552                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      1237120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1238784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       812800                       # Number of bytes written to this memory
system.physmem.bytes_written::total            812800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         9665                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9678                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6350                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6350                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        13637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     10138614                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                10152251                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        13637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6661169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6661169                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6661169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        13637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     10138614                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               16813420                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                146483341                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         22750771                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18754029                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      2033014                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9370148                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          8721503                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2388397                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        89726                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    110936027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              124978393                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            22750771                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11109900                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26114614                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6011049                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        3372502                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          12868204                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1683195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    144367280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.063120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.483419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        118252666     81.91%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1351004      0.94%     82.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1917672      1.33%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2523395      1.75%     85.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2829785      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2104557      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1216035      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1792310      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12379856      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    144367280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.155313                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.853192                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109713627                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5002984                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          25646980                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         59781                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        3943902                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      3634566                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           238                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      150829718                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1314                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        3943902                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        110467870                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1084349                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2558503                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          24955664                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1356987                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      149832427                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           657                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         272944                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        561444                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          489                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    208949436                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     699984028                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    699984028                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     170749012                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         38200399                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        39653                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        22984                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4101259                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14231519                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7399468                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       122240                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1609133                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          145630085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        39613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         136319177                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        26876                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     20905605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     49295286                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         6277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    144367280                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.944253                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.505205                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     86692053     60.05%     60.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     23230941     16.09%     76.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12859814      8.91%     85.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      8296259      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      7625004      5.28%     96.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3037377      2.10%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1842962      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       527802      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       255068      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    144367280                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           65649     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          96838     33.50%     56.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126610     43.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     114454639     83.96%     83.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2078904      1.53%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12426136      9.12%     94.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7342829      5.39%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      136319177                       # Type of FU issued
system.switch_cpus.iq.rate                   0.930612                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              289097                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.002121                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    417321604                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    166575645                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    133718328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      136608274                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       331826                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      2963591                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       177024                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          125                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        3943902                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          821612                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        111654                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    145669698                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1339231                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14231519                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7399468                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        22945                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          85364                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1195718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1147340                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2343058                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     134474655                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12256490                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1844519                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19597873                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         18841703                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7341383                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.918020                       # Inst execution rate
system.switch_cpus.iew.wb_sent              133718604                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             133718328                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          78309864                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         212747740                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.912857                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.368088                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     22774425                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2066280                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    140423378                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.875242                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.682618                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     90602500     64.52%     64.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23953575     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9411346      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      4838686      3.45%     91.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4224086      3.01%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2028493      1.44%     96.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1758470      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       827307      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2778915      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    140423378                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      122904423                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18490372                       # Number of memory references committed
system.switch_cpus.commit.loads              11267928                       # Number of loads committed
system.switch_cpus.commit.membars               16668                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17627285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110781810                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2778915                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            283323311                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           295301666                       # The number of ROB writes
system.switch_cpus.timesIdled                   46737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 2116061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.464833                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.464833                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.682671                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.682671                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        605926686                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       185522012                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       141274225                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33336                       # number of misc regfile writes
system.l2.replacements                           9679                       # number of replacements
system.l2.tagsinuse                       8191.980615                       # Cycle average of tags in use
system.l2.total_refs                           557572                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17871                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.199821                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.066050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       7.749771                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4033.308664                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3789.856131                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.044075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.492347                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.462629                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        42688                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   42688                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25258                       # number of Writeback hits
system.l2.Writeback_hits::total                 25258                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         42688                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42688                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        42688                       # number of overall hits
system.l2.overall_hits::total                   42688                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         9662                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9675                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9665                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9678                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9665                       # number of overall misses
system.l2.overall_misses::total                  9678                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2372852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   1755572828                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1757945680                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data       630108                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        630108                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2372852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1756202936                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1758575788                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2372852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1756202936                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1758575788                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        52350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               52363                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25258                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25258                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        52353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52366                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        52353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52366                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.184565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.184768                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.184612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184815                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.184612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184815                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 182527.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 181698.698820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 181699.811886                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data       210036                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       210036                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 182527.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 181707.494671                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 181708.595578                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 182527.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 181707.494671                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 181708.595578                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6350                       # number of writebacks
system.l2.writebacks::total                      6350                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         9662                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9675                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9678                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9678                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1615266                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   1190735748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1192351014                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data       454531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       454531                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1615266                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   1191190279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1192805545                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1615266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   1191190279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1192805545                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.184565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.184768                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.184612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.184612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184815                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 123239.054854                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 123240.414884                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 151510.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 151510.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 123247.830212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 123249.178033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 124251.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 123247.830212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 123249.178033                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                495.996265                       # Cycle average of tags in use
system.cpu.icache.total_refs               1012875805                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    496                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2042088.316532                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    12.996265                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            483                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.020827                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.774038                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.794866                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     12868188                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12868188                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     12868188                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12868188                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     12868188                       # number of overall hits
system.cpu.icache.overall_hits::total        12868188                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3104897                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3104897                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3104897                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3104897                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3104897                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3104897                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     12868204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12868204                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     12868204                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12868204                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     12868204                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12868204                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 194056.062500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 194056.062500                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 194056.062500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 194056.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 194056.062500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 194056.062500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            3                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           13                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           13                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2480952                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2480952                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2480952                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2480952                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2480952                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2480952                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 190842.461538                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 190842.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 190842.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 190842.461538                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  52353                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                172318619                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  52609                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3275.458933                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   233.281131                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      22.718869                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.911254                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.088746                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9126082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9126082                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7185122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7185122                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        17577                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        17577                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16668                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16311204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16311204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16311204                       # number of overall hits
system.cpu.dcache.overall_hits::total        16311204                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       152089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152089                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         2980                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2980                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       155069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       155069                       # number of overall misses
system.cpu.dcache.overall_misses::total        155069                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  17025692139                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17025692139                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data    527593044                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    527593044                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  17553285183                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17553285183                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  17553285183                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17553285183                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9278171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9278171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        17577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16466273                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16466273                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16466273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16466273                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016392                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016392                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000415                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000415                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009417                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009417                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 111945.585407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 111945.585407                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 177044.645638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 177044.645638                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 113196.610431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 113196.610431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 113196.610431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 113196.610431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1795806                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 163255.090909                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25258                       # number of writebacks
system.cpu.dcache.writebacks::total             25258                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        99739                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        99739                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data         2977                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2977                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       102716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       102716                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       102716                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       102716                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        52350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52350                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        52353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        52353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        52353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        52353                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4631248373                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4631248373                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data       655008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       655008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   4631903381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4631903381                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   4631903381                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4631903381                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005642                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003179                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 88467.017631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88467.017631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data       218336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       218336                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 88474.459553                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88474.459553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 88474.459553                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88474.459553                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
