
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,1,0,24}                            Premise(F2)
	S3= ICache[addr]={16,1,0,24}                                Premise(F3)
	S4= CP0[EPC]=epc                                            Premise(F4)
	S5= [PIDReg]=a                                              Premise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= CP0.EPC=epc                                             CP0-Read-EPC(S4)
	S9= PIDReg.Out=a                                            PIDReg-Out(S5)
	S10= PIDReg.Out1_0={a}[1:0]                                 PIDReg-Out(S5)
	S11= PIDReg.Out4_0={a}[4:0]                                 PIDReg-Out(S5)
	S12= CP0.ASID=>IMMU.PID                                     Premise(F6)
	S13= IMMU.PID=pid                                           Path(S6,S12)
	S14= PC.Out=>IMMU.IEA                                       Premise(F7)
	S15= IMMU.IEA=addr                                          Path(S7,S14)
	S16= IMMU.Addr={pid,addr}                                   IMMU-Search(S13,S15)
	S17= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S13,S15)
	S18= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S19= IAddrReg.In={pid,addr}                                 Path(S16,S18)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F9)
	S21= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S17,S20)
	S22= PC.Out=>ICache.IEA                                     Premise(F10)
	S23= ICache.IEA=addr                                        Path(S7,S22)
	S24= ICache.Hit=ICacheHit(addr)                             ICache-Search(S23)
	S25= ICache.Out={16,1,0,24}                                 ICache-Search(S23,S3)
	S26= ICache.Out=>IR_IMMU.In                                 Premise(F11)
	S27= IR_IMMU.In={16,1,0,24}                                 Path(S25,S26)
	S28= ICache.Out=>ICacheReg.In                               Premise(F12)
	S29= ICacheReg.In={16,1,0,24}                               Path(S25,S28)
	S30= ICache.Hit=>CU_IF.ICacheHit                            Premise(F13)
	S31= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S24,S30)
	S32= ICache.Out=>IR_ID.In                                   Premise(F14)
	S33= IR_ID.In={16,1,0,24}                                   Path(S25,S32)
	S34= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F15)
	S35= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S36= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F17)
	S37= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F18)
	S38= ICache.Hit=>FU.ICacheHit                               Premise(F19)
	S39= FU.ICacheHit=ICacheHit(addr)                           Path(S24,S38)
	S40= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S41= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S42= CtrlASIDIn=0                                           Premise(F22)
	S43= CtrlCP0=0                                              Premise(F23)
	S44= CP0[ASID]=pid                                          CP0-Hold(S0,S43)
	S45= CP0[EPC]=epc                                           CP0-Hold(S4,S43)
	S46= CtrlEPCIn=0                                            Premise(F24)
	S47= CtrlExCodeIn=0                                         Premise(F25)
	S48= CtrlIMMU=0                                             Premise(F26)
	S49= CtrlPC=0                                               Premise(F27)
	S50= CtrlPCInc=1                                            Premise(F28)
	S51= PC[Out]=addr+4                                         PC-Inc(S1,S49,S50)
	S52= PC[CIA]=addr                                           PC-Inc(S1,S49,S50)
	S53= CtrlIAddrReg=0                                         Premise(F29)
	S54= CtrlICache=0                                           Premise(F30)
	S55= ICache[addr]={16,1,0,24}                               ICache-Hold(S3,S54)
	S56= CtrlIR_IMMU=0                                          Premise(F31)
	S57= CtrlICacheReg=0                                        Premise(F32)
	S58= CtrlIR_ID=1                                            Premise(F33)
	S59= [IR_ID]={16,1,0,24}                                    IR_ID-Write(S33,S58)
	S60= CtrlIMem=0                                             Premise(F34)
	S61= IMem[{pid,addr}]={16,1,0,24}                           IMem-Hold(S2,S60)
	S62= CtrlIRMux=0                                            Premise(F35)
	S63= CtrlPIDReg=0                                           Premise(F36)
	S64= [PIDReg]=a                                             PIDReg-Hold(S5,S63)
	S65= CtrlIR_EX=0                                            Premise(F37)
	S66= CtrlIR_MEM=0                                           Premise(F38)
	S67= CtrlIR_DMMU1=0                                         Premise(F39)
	S68= CtrlIR_WB=0                                            Premise(F40)
	S69= CtrlIR_DMMU2=0                                         Premise(F41)

ID	S70= CP0.ASID=pid                                           CP0-Read-ASID(S44)
	S71= CP0.EPC=epc                                            CP0-Read-EPC(S45)
	S72= PC.Out=addr+4                                          PC-Out(S51)
	S73= PC.CIA=addr                                            PC-Out(S52)
	S74= PC.CIA31_28=addr[31:28]                                PC-Out(S52)
	S75= IR_ID.Out={16,1,0,24}                                  IR-Out(S59)
	S76= IR_ID.Out31_26=16                                      IR-Out(S59)
	S77= IR_ID.Out25=1                                          IR-Out(S59)
	S78= IR_ID.Out24_6=0                                        IR-Out(S59)
	S79= IR_ID.Out5_0=24                                        IR-Out(S59)
	S80= PIDReg.Out=a                                           PIDReg-Out(S64)
	S81= PIDReg.Out1_0={a}[1:0]                                 PIDReg-Out(S64)
	S82= PIDReg.Out4_0={a}[4:0]                                 PIDReg-Out(S64)
	S83= IR_ID.Out=>FU.IR_ID                                    Premise(F62)
	S84= FU.IR_ID={16,1,0,24}                                   Path(S75,S83)
	S85= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F63)
	S86= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F64)
	S87= IR_ID.Out31_26=>CU_ID.Op                               Premise(F65)
	S88= CU_ID.Op=16                                            Path(S76,S87)
	S89= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F66)
	S90= CU_ID.IRFunc=24                                        Path(S79,S89)
	S91= PIDReg.Out=>CP0.ASIDIn                                 Premise(F67)
	S92= CP0.ASIDIn=a                                           Path(S80,S91)
	S93= CP0.EPC=>PC.In                                         Premise(F68)
	S94= PC.In=epc                                              Path(S71,S93)
	S95= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S96= IR_EX.In={16,1,0,24}                                   Path(S75,S95)
	S97= FU.Halt_ID=>CU_ID.Halt                                 Premise(F70)
	S98= FU.Bub_ID=>CU_ID.Bub                                   Premise(F71)
	S99= FU.InID1_RReg=5'b00000                                 Premise(F72)
	S100= FU.InID2_RReg=5'b00000                                Premise(F73)
	S101= CtrlASIDIn=1                                          Premise(F74)
	S102= CP0[ASID]=a                                           CP0-Write-ASID(S92,S101)
	S103= CtrlCP0=0                                             Premise(F75)
	S104= CtrlEPCIn=0                                           Premise(F76)
	S105= CtrlExCodeIn=0                                        Premise(F77)
	S106= CtrlIMMU=0                                            Premise(F78)
	S107= CtrlPC=1                                              Premise(F79)
	S108= CtrlPCInc=0                                           Premise(F80)
	S109= PC[CIA]=addr                                          PC-Hold(S52,S108)
	S110= PC[Out]=epc                                           PC-Write(S94,S107,S108)
	S111= CtrlIAddrReg=0                                        Premise(F81)
	S112= CtrlICache=0                                          Premise(F82)
	S113= ICache[addr]={16,1,0,24}                              ICache-Hold(S55,S112)
	S114= CtrlIR_IMMU=0                                         Premise(F83)
	S115= CtrlICacheReg=0                                       Premise(F84)
	S116= CtrlIR_ID=0                                           Premise(F85)
	S117= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S59,S116)
	S118= CtrlIMem=0                                            Premise(F86)
	S119= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S61,S118)
	S120= CtrlIRMux=0                                           Premise(F87)
	S121= CtrlPIDReg=0                                          Premise(F88)
	S122= [PIDReg]=a                                            PIDReg-Hold(S64,S121)
	S123= CtrlIR_EX=1                                           Premise(F89)
	S124= [IR_EX]={16,1,0,24}                                   IR_EX-Write(S96,S123)
	S125= CtrlIR_MEM=0                                          Premise(F90)
	S126= CtrlIR_DMMU1=0                                        Premise(F91)
	S127= CtrlIR_WB=0                                           Premise(F92)
	S128= CtrlIR_DMMU2=0                                        Premise(F93)

EX	S129= CP0.ASID=a                                            CP0-Read-ASID(S102)
	S130= PC.CIA=addr                                           PC-Out(S109)
	S131= PC.CIA31_28=addr[31:28]                               PC-Out(S109)
	S132= PC.Out=epc                                            PC-Out(S110)
	S133= IR_ID.Out={16,1,0,24}                                 IR-Out(S117)
	S134= IR_ID.Out31_26=16                                     IR-Out(S117)
	S135= IR_ID.Out25=1                                         IR-Out(S117)
	S136= IR_ID.Out24_6=0                                       IR-Out(S117)
	S137= IR_ID.Out5_0=24                                       IR-Out(S117)
	S138= PIDReg.Out=a                                          PIDReg-Out(S122)
	S139= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S122)
	S140= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S122)
	S141= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S124)
	S142= IR_EX.Out31_26=16                                     IR_EX-Out(S124)
	S143= IR_EX.Out25=1                                         IR_EX-Out(S124)
	S144= IR_EX.Out24_6=0                                       IR_EX-Out(S124)
	S145= IR_EX.Out5_0=24                                       IR_EX-Out(S124)
	S146= IR_EX.Out=>FU.IR_EX                                   Premise(F94)
	S147= FU.IR_EX={16,1,0,24}                                  Path(S141,S146)
	S148= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F95)
	S149= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F96)
	S150= IR_EX.Out31_26=>CU_EX.Op                              Premise(F97)
	S151= CU_EX.Op=16                                           Path(S142,S150)
	S152= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F98)
	S153= CU_EX.IRFunc=24                                       Path(S145,S152)
	S154= IR_EX.Out=>IR_MEM.In                                  Premise(F99)
	S155= IR_MEM.In={16,1,0,24}                                 Path(S141,S154)
	S156= FU.InEX_WReg=5'b00000                                 Premise(F100)
	S157= CtrlASIDIn=0                                          Premise(F101)
	S158= CtrlCP0=0                                             Premise(F102)
	S159= CP0[ASID]=a                                           CP0-Hold(S102,S158)
	S160= CtrlEPCIn=0                                           Premise(F103)
	S161= CtrlExCodeIn=0                                        Premise(F104)
	S162= CtrlIMMU=0                                            Premise(F105)
	S163= CtrlPC=0                                              Premise(F106)
	S164= CtrlPCInc=0                                           Premise(F107)
	S165= PC[CIA]=addr                                          PC-Hold(S109,S164)
	S166= PC[Out]=epc                                           PC-Hold(S110,S163,S164)
	S167= CtrlIAddrReg=0                                        Premise(F108)
	S168= CtrlICache=0                                          Premise(F109)
	S169= ICache[addr]={16,1,0,24}                              ICache-Hold(S113,S168)
	S170= CtrlIR_IMMU=0                                         Premise(F110)
	S171= CtrlICacheReg=0                                       Premise(F111)
	S172= CtrlIR_ID=0                                           Premise(F112)
	S173= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S117,S172)
	S174= CtrlIMem=0                                            Premise(F113)
	S175= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S119,S174)
	S176= CtrlIRMux=0                                           Premise(F114)
	S177= CtrlPIDReg=0                                          Premise(F115)
	S178= [PIDReg]=a                                            PIDReg-Hold(S122,S177)
	S179= CtrlIR_EX=0                                           Premise(F116)
	S180= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S124,S179)
	S181= CtrlIR_MEM=1                                          Premise(F117)
	S182= [IR_MEM]={16,1,0,24}                                  IR_MEM-Write(S155,S181)
	S183= CtrlIR_DMMU1=0                                        Premise(F118)
	S184= CtrlIR_WB=0                                           Premise(F119)
	S185= CtrlIR_DMMU2=0                                        Premise(F120)

MEM	S186= CP0.ASID=a                                            CP0-Read-ASID(S159)
	S187= PC.CIA=addr                                           PC-Out(S165)
	S188= PC.CIA31_28=addr[31:28]                               PC-Out(S165)
	S189= PC.Out=epc                                            PC-Out(S166)
	S190= IR_ID.Out={16,1,0,24}                                 IR-Out(S173)
	S191= IR_ID.Out31_26=16                                     IR-Out(S173)
	S192= IR_ID.Out25=1                                         IR-Out(S173)
	S193= IR_ID.Out24_6=0                                       IR-Out(S173)
	S194= IR_ID.Out5_0=24                                       IR-Out(S173)
	S195= PIDReg.Out=a                                          PIDReg-Out(S178)
	S196= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S178)
	S197= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S178)
	S198= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S180)
	S199= IR_EX.Out31_26=16                                     IR_EX-Out(S180)
	S200= IR_EX.Out25=1                                         IR_EX-Out(S180)
	S201= IR_EX.Out24_6=0                                       IR_EX-Out(S180)
	S202= IR_EX.Out5_0=24                                       IR_EX-Out(S180)
	S203= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S182)
	S204= IR_MEM.Out31_26=16                                    IR_MEM-Out(S182)
	S205= IR_MEM.Out25=1                                        IR_MEM-Out(S182)
	S206= IR_MEM.Out24_6=0                                      IR_MEM-Out(S182)
	S207= IR_MEM.Out5_0=24                                      IR_MEM-Out(S182)
	S208= IR_MEM.Out=>FU.IR_MEM                                 Premise(F121)
	S209= FU.IR_MEM={16,1,0,24}                                 Path(S203,S208)
	S210= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F122)
	S211= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F123)
	S212= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F124)
	S213= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F125)
	S214= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F126)
	S215= CU_MEM.Op=16                                          Path(S204,S214)
	S216= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F127)
	S217= CU_MEM.IRFunc=24                                      Path(S207,S216)
	S218= IR_MEM.Out=>IR_DMMU1.In                               Premise(F128)
	S219= IR_DMMU1.In={16,1,0,24}                               Path(S203,S218)
	S220= IR_MEM.Out=>IR_WB.In                                  Premise(F129)
	S221= IR_WB.In={16,1,0,24}                                  Path(S203,S220)
	S222= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F130)
	S223= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F131)
	S224= FU.InMEM_WReg=5'b00000                                Premise(F132)
	S225= CtrlASIDIn=0                                          Premise(F133)
	S226= CtrlCP0=0                                             Premise(F134)
	S227= CP0[ASID]=a                                           CP0-Hold(S159,S226)
	S228= CtrlEPCIn=0                                           Premise(F135)
	S229= CtrlExCodeIn=0                                        Premise(F136)
	S230= CtrlIMMU=0                                            Premise(F137)
	S231= CtrlPC=0                                              Premise(F138)
	S232= CtrlPCInc=0                                           Premise(F139)
	S233= PC[CIA]=addr                                          PC-Hold(S165,S232)
	S234= PC[Out]=epc                                           PC-Hold(S166,S231,S232)
	S235= CtrlIAddrReg=0                                        Premise(F140)
	S236= CtrlICache=0                                          Premise(F141)
	S237= ICache[addr]={16,1,0,24}                              ICache-Hold(S169,S236)
	S238= CtrlIR_IMMU=0                                         Premise(F142)
	S239= CtrlICacheReg=0                                       Premise(F143)
	S240= CtrlIR_ID=0                                           Premise(F144)
	S241= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S173,S240)
	S242= CtrlIMem=0                                            Premise(F145)
	S243= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S175,S242)
	S244= CtrlIRMux=0                                           Premise(F146)
	S245= CtrlPIDReg=0                                          Premise(F147)
	S246= [PIDReg]=a                                            PIDReg-Hold(S178,S245)
	S247= CtrlIR_EX=0                                           Premise(F148)
	S248= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S180,S247)
	S249= CtrlIR_MEM=0                                          Premise(F149)
	S250= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S182,S249)
	S251= CtrlIR_DMMU1=1                                        Premise(F150)
	S252= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Write(S219,S251)
	S253= CtrlIR_WB=1                                           Premise(F151)
	S254= [IR_WB]={16,1,0,24}                                   IR_WB-Write(S221,S253)
	S255= CtrlIR_DMMU2=0                                        Premise(F152)

MEM(DMMU1)	S256= CP0.ASID=a                                            CP0-Read-ASID(S227)
	S257= PC.CIA=addr                                           PC-Out(S233)
	S258= PC.CIA31_28=addr[31:28]                               PC-Out(S233)
	S259= PC.Out=epc                                            PC-Out(S234)
	S260= IR_ID.Out={16,1,0,24}                                 IR-Out(S241)
	S261= IR_ID.Out31_26=16                                     IR-Out(S241)
	S262= IR_ID.Out25=1                                         IR-Out(S241)
	S263= IR_ID.Out24_6=0                                       IR-Out(S241)
	S264= IR_ID.Out5_0=24                                       IR-Out(S241)
	S265= PIDReg.Out=a                                          PIDReg-Out(S246)
	S266= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S246)
	S267= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S246)
	S268= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S248)
	S269= IR_EX.Out31_26=16                                     IR_EX-Out(S248)
	S270= IR_EX.Out25=1                                         IR_EX-Out(S248)
	S271= IR_EX.Out24_6=0                                       IR_EX-Out(S248)
	S272= IR_EX.Out5_0=24                                       IR_EX-Out(S248)
	S273= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S250)
	S274= IR_MEM.Out31_26=16                                    IR_MEM-Out(S250)
	S275= IR_MEM.Out25=1                                        IR_MEM-Out(S250)
	S276= IR_MEM.Out24_6=0                                      IR_MEM-Out(S250)
	S277= IR_MEM.Out5_0=24                                      IR_MEM-Out(S250)
	S278= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S252)
	S279= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S252)
	S280= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S252)
	S281= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S252)
	S282= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S252)
	S283= IR_WB.Out={16,1,0,24}                                 IR-Out(S254)
	S284= IR_WB.Out31_26=16                                     IR-Out(S254)
	S285= IR_WB.Out25=1                                         IR-Out(S254)
	S286= IR_WB.Out24_6=0                                       IR-Out(S254)
	S287= IR_WB.Out5_0=24                                       IR-Out(S254)
	S288= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F153)
	S289= FU.IR_DMMU1={16,1,0,24}                               Path(S278,S288)
	S290= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F154)
	S291= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F155)
	S292= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F156)
	S293= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F157)
	S294= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F158)
	S295= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F159)
	S296= CU_DMMU1.Op=16                                        Path(S279,S295)
	S297= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F160)
	S298= CU_DMMU1.IRFunc=24                                    Path(S282,S297)
	S299= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F161)
	S300= IR_DMMU2.In={16,1,0,24}                               Path(S278,S299)
	S301= FU.InDMMU1_WReg=5'b00000                              Premise(F162)
	S302= CtrlASIDIn=0                                          Premise(F163)
	S303= CtrlCP0=0                                             Premise(F164)
	S304= CP0[ASID]=a                                           CP0-Hold(S227,S303)
	S305= CtrlEPCIn=0                                           Premise(F165)
	S306= CtrlExCodeIn=0                                        Premise(F166)
	S307= CtrlIMMU=0                                            Premise(F167)
	S308= CtrlPC=0                                              Premise(F168)
	S309= CtrlPCInc=0                                           Premise(F169)
	S310= PC[CIA]=addr                                          PC-Hold(S233,S309)
	S311= PC[Out]=epc                                           PC-Hold(S234,S308,S309)
	S312= CtrlIAddrReg=0                                        Premise(F170)
	S313= CtrlICache=0                                          Premise(F171)
	S314= ICache[addr]={16,1,0,24}                              ICache-Hold(S237,S313)
	S315= CtrlIR_IMMU=0                                         Premise(F172)
	S316= CtrlICacheReg=0                                       Premise(F173)
	S317= CtrlIR_ID=0                                           Premise(F174)
	S318= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S241,S317)
	S319= CtrlIMem=0                                            Premise(F175)
	S320= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S243,S319)
	S321= CtrlIRMux=0                                           Premise(F176)
	S322= CtrlPIDReg=0                                          Premise(F177)
	S323= [PIDReg]=a                                            PIDReg-Hold(S246,S322)
	S324= CtrlIR_EX=0                                           Premise(F178)
	S325= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S248,S324)
	S326= CtrlIR_MEM=0                                          Premise(F179)
	S327= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S250,S326)
	S328= CtrlIR_DMMU1=0                                        Premise(F180)
	S329= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S252,S328)
	S330= CtrlIR_WB=0                                           Premise(F181)
	S331= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S254,S330)
	S332= CtrlIR_DMMU2=1                                        Premise(F182)
	S333= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Write(S300,S332)

MEM(DMMU2)	S334= CP0.ASID=a                                            CP0-Read-ASID(S304)
	S335= PC.CIA=addr                                           PC-Out(S310)
	S336= PC.CIA31_28=addr[31:28]                               PC-Out(S310)
	S337= PC.Out=epc                                            PC-Out(S311)
	S338= IR_ID.Out={16,1,0,24}                                 IR-Out(S318)
	S339= IR_ID.Out31_26=16                                     IR-Out(S318)
	S340= IR_ID.Out25=1                                         IR-Out(S318)
	S341= IR_ID.Out24_6=0                                       IR-Out(S318)
	S342= IR_ID.Out5_0=24                                       IR-Out(S318)
	S343= PIDReg.Out=a                                          PIDReg-Out(S323)
	S344= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S323)
	S345= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S323)
	S346= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S325)
	S347= IR_EX.Out31_26=16                                     IR_EX-Out(S325)
	S348= IR_EX.Out25=1                                         IR_EX-Out(S325)
	S349= IR_EX.Out24_6=0                                       IR_EX-Out(S325)
	S350= IR_EX.Out5_0=24                                       IR_EX-Out(S325)
	S351= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S327)
	S352= IR_MEM.Out31_26=16                                    IR_MEM-Out(S327)
	S353= IR_MEM.Out25=1                                        IR_MEM-Out(S327)
	S354= IR_MEM.Out24_6=0                                      IR_MEM-Out(S327)
	S355= IR_MEM.Out5_0=24                                      IR_MEM-Out(S327)
	S356= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S329)
	S357= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S329)
	S358= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S329)
	S359= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S329)
	S360= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S329)
	S361= IR_WB.Out={16,1,0,24}                                 IR-Out(S331)
	S362= IR_WB.Out31_26=16                                     IR-Out(S331)
	S363= IR_WB.Out25=1                                         IR-Out(S331)
	S364= IR_WB.Out24_6=0                                       IR-Out(S331)
	S365= IR_WB.Out5_0=24                                       IR-Out(S331)
	S366= IR_DMMU2.Out={16,1,0,24}                              IR_DMMU2-Out(S333)
	S367= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S333)
	S368= IR_DMMU2.Out25=1                                      IR_DMMU2-Out(S333)
	S369= IR_DMMU2.Out24_6=0                                    IR_DMMU2-Out(S333)
	S370= IR_DMMU2.Out5_0=24                                    IR_DMMU2-Out(S333)
	S371= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F183)
	S372= FU.IR_DMMU2={16,1,0,24}                               Path(S366,S371)
	S373= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F184)
	S374= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S375= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F186)
	S376= CU_DMMU2.Op=16                                        Path(S367,S375)
	S377= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F187)
	S378= CU_DMMU2.IRFunc=24                                    Path(S370,S377)
	S379= IR_DMMU2.Out=>IR_WB.In                                Premise(F188)
	S380= IR_WB.In={16,1,0,24}                                  Path(S366,S379)
	S381= FU.InDMMU2_WReg=5'b00000                              Premise(F189)
	S382= CtrlASIDIn=0                                          Premise(F190)
	S383= CtrlCP0=0                                             Premise(F191)
	S384= CP0[ASID]=a                                           CP0-Hold(S304,S383)
	S385= CtrlEPCIn=0                                           Premise(F192)
	S386= CtrlExCodeIn=0                                        Premise(F193)
	S387= CtrlIMMU=0                                            Premise(F194)
	S388= CtrlPC=0                                              Premise(F195)
	S389= CtrlPCInc=0                                           Premise(F196)
	S390= PC[CIA]=addr                                          PC-Hold(S310,S389)
	S391= PC[Out]=epc                                           PC-Hold(S311,S388,S389)
	S392= CtrlIAddrReg=0                                        Premise(F197)
	S393= CtrlICache=0                                          Premise(F198)
	S394= ICache[addr]={16,1,0,24}                              ICache-Hold(S314,S393)
	S395= CtrlIR_IMMU=0                                         Premise(F199)
	S396= CtrlICacheReg=0                                       Premise(F200)
	S397= CtrlIR_ID=0                                           Premise(F201)
	S398= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S318,S397)
	S399= CtrlIMem=0                                            Premise(F202)
	S400= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S320,S399)
	S401= CtrlIRMux=0                                           Premise(F203)
	S402= CtrlPIDReg=0                                          Premise(F204)
	S403= [PIDReg]=a                                            PIDReg-Hold(S323,S402)
	S404= CtrlIR_EX=0                                           Premise(F205)
	S405= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S325,S404)
	S406= CtrlIR_MEM=0                                          Premise(F206)
	S407= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S327,S406)
	S408= CtrlIR_DMMU1=0                                        Premise(F207)
	S409= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S329,S408)
	S410= CtrlIR_WB=1                                           Premise(F208)
	S411= [IR_WB]={16,1,0,24}                                   IR_WB-Write(S380,S410)
	S412= CtrlIR_DMMU2=0                                        Premise(F209)
	S413= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Hold(S333,S412)

WB	S414= CP0.ASID=a                                            CP0-Read-ASID(S384)
	S415= PC.CIA=addr                                           PC-Out(S390)
	S416= PC.CIA31_28=addr[31:28]                               PC-Out(S390)
	S417= PC.Out=epc                                            PC-Out(S391)
	S418= IR_ID.Out={16,1,0,24}                                 IR-Out(S398)
	S419= IR_ID.Out31_26=16                                     IR-Out(S398)
	S420= IR_ID.Out25=1                                         IR-Out(S398)
	S421= IR_ID.Out24_6=0                                       IR-Out(S398)
	S422= IR_ID.Out5_0=24                                       IR-Out(S398)
	S423= PIDReg.Out=a                                          PIDReg-Out(S403)
	S424= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S403)
	S425= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S403)
	S426= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S405)
	S427= IR_EX.Out31_26=16                                     IR_EX-Out(S405)
	S428= IR_EX.Out25=1                                         IR_EX-Out(S405)
	S429= IR_EX.Out24_6=0                                       IR_EX-Out(S405)
	S430= IR_EX.Out5_0=24                                       IR_EX-Out(S405)
	S431= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S407)
	S432= IR_MEM.Out31_26=16                                    IR_MEM-Out(S407)
	S433= IR_MEM.Out25=1                                        IR_MEM-Out(S407)
	S434= IR_MEM.Out24_6=0                                      IR_MEM-Out(S407)
	S435= IR_MEM.Out5_0=24                                      IR_MEM-Out(S407)
	S436= IR_DMMU1.Out={16,1,0,24}                              IR_DMMU1-Out(S409)
	S437= IR_DMMU1.Out31_26=16                                  IR_DMMU1-Out(S409)
	S438= IR_DMMU1.Out25=1                                      IR_DMMU1-Out(S409)
	S439= IR_DMMU1.Out24_6=0                                    IR_DMMU1-Out(S409)
	S440= IR_DMMU1.Out5_0=24                                    IR_DMMU1-Out(S409)
	S441= IR_WB.Out={16,1,0,24}                                 IR-Out(S411)
	S442= IR_WB.Out31_26=16                                     IR-Out(S411)
	S443= IR_WB.Out25=1                                         IR-Out(S411)
	S444= IR_WB.Out24_6=0                                       IR-Out(S411)
	S445= IR_WB.Out5_0=24                                       IR-Out(S411)
	S446= IR_DMMU2.Out={16,1,0,24}                              IR_DMMU2-Out(S413)
	S447= IR_DMMU2.Out31_26=16                                  IR_DMMU2-Out(S413)
	S448= IR_DMMU2.Out25=1                                      IR_DMMU2-Out(S413)
	S449= IR_DMMU2.Out24_6=0                                    IR_DMMU2-Out(S413)
	S450= IR_DMMU2.Out5_0=24                                    IR_DMMU2-Out(S413)
	S451= IR_WB.Out=>FU.IR_WB                                   Premise(F210)
	S452= FU.IR_WB={16,1,0,24}                                  Path(S441,S451)
	S453= IR_WB.Out31_26=>CU_WB.Op                              Premise(F211)
	S454= CU_WB.Op=16                                           Path(S442,S453)
	S455= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F212)
	S456= CU_WB.IRFunc=24                                       Path(S445,S455)
	S457= FU.InWB_WReg=5'b00000                                 Premise(F213)
	S458= CtrlASIDIn=0                                          Premise(F214)
	S459= CtrlCP0=0                                             Premise(F215)
	S460= CP0[ASID]=a                                           CP0-Hold(S384,S459)
	S461= CtrlEPCIn=0                                           Premise(F216)
	S462= CtrlExCodeIn=0                                        Premise(F217)
	S463= CtrlIMMU=0                                            Premise(F218)
	S464= CtrlPC=0                                              Premise(F219)
	S465= CtrlPCInc=0                                           Premise(F220)
	S466= PC[CIA]=addr                                          PC-Hold(S390,S465)
	S467= PC[Out]=epc                                           PC-Hold(S391,S464,S465)
	S468= CtrlIAddrReg=0                                        Premise(F221)
	S469= CtrlICache=0                                          Premise(F222)
	S470= ICache[addr]={16,1,0,24}                              ICache-Hold(S394,S469)
	S471= CtrlIR_IMMU=0                                         Premise(F223)
	S472= CtrlICacheReg=0                                       Premise(F224)
	S473= CtrlIR_ID=0                                           Premise(F225)
	S474= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S398,S473)
	S475= CtrlIMem=0                                            Premise(F226)
	S476= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S400,S475)
	S477= CtrlIRMux=0                                           Premise(F227)
	S478= CtrlPIDReg=0                                          Premise(F228)
	S479= [PIDReg]=a                                            PIDReg-Hold(S403,S478)
	S480= CtrlIR_EX=0                                           Premise(F229)
	S481= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S405,S480)
	S482= CtrlIR_MEM=0                                          Premise(F230)
	S483= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S407,S482)
	S484= CtrlIR_DMMU1=0                                        Premise(F231)
	S485= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S409,S484)
	S486= CtrlIR_WB=0                                           Premise(F232)
	S487= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S411,S486)
	S488= CtrlIR_DMMU2=0                                        Premise(F233)
	S489= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Hold(S413,S488)

POST	S460= CP0[ASID]=a                                           CP0-Hold(S384,S459)
	S466= PC[CIA]=addr                                          PC-Hold(S390,S465)
	S467= PC[Out]=epc                                           PC-Hold(S391,S464,S465)
	S470= ICache[addr]={16,1,0,24}                              ICache-Hold(S394,S469)
	S474= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S398,S473)
	S476= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S400,S475)
	S479= [PIDReg]=a                                            PIDReg-Hold(S403,S478)
	S481= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S405,S480)
	S483= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S407,S482)
	S485= [IR_DMMU1]={16,1,0,24}                                IR_DMMU1-Hold(S409,S484)
	S487= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S411,S486)
	S489= [IR_DMMU2]={16,1,0,24}                                IR_DMMU2-Hold(S413,S488)

