ARM GAS  /tmp/cclKw9Y5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sdram.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SDRAM_Send_Cmd,"ax",%progbits
  18              		.align	1
  19              		.global	SDRAM_Send_Cmd
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SDRAM_Send_Cmd:
  27              	.LVL0:
  28              	.LFB126:
  29              		.file 1 "HADRWARE/SDRAM/sdram.c"
   1:HADRWARE/SDRAM/sdram.c **** #include "sdram.h"
   2:HADRWARE/SDRAM/sdram.c **** #include "delay.h"
   3:HADRWARE/SDRAM/sdram.c **** //////////////////////////////////////////////////////////////////////////////////	 
   4:HADRWARE/SDRAM/sdram.c **** 
   5:HADRWARE/SDRAM/sdram.c **** //向SDRAM发送命令
   6:HADRWARE/SDRAM/sdram.c **** //bankx:0,向BANK5上面的SDRAM发送指令
   7:HADRWARE/SDRAM/sdram.c **** //      1,向BANK6上面的SDRAM发送指令
   8:HADRWARE/SDRAM/sdram.c **** //cmd:指令(0,正常模式/1,时钟配置使能/2,预充电所有存储区/3,自动刷新/4,加载
   9:HADRWARE/SDRAM/sdram.c **** //refresh:自刷新次数(cmd=3时有效)
  10:HADRWARE/SDRAM/sdram.c **** //regval:模式寄存器的定义
  11:HADRWARE/SDRAM/sdram.c **** //返回值:0,正常;1,失败.
  12:HADRWARE/SDRAM/sdram.c **** u8 SDRAM_Send_Cmd(u8 bankx,u8 cmd,u8 refresh,u16 regval)
  13:HADRWARE/SDRAM/sdram.c **** {
  30              		.loc 1 13 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  14:HADRWARE/SDRAM/sdram.c **** 	u32 retry=0;
  35              		.loc 1 14 2 view .LVU1
  15:HADRWARE/SDRAM/sdram.c **** 	u32 tempreg=0; 
  36              		.loc 1 15 2 view .LVU2
  16:HADRWARE/SDRAM/sdram.c **** 	tempreg|=cmd<<0;			//设置指令
  37              		.loc 1 16 2 view .LVU3
  17:HADRWARE/SDRAM/sdram.c **** 	tempreg|=1<<(4-bankx);		//设置发送指令到bank5还是6
  38              		.loc 1 17 2 view .LVU4
  39              		.loc 1 17 16 is_stmt 0 view .LVU5
  40 0000 C0F1040C 		rsb	ip, r0, #4
  41              		.loc 1 17 12 view .LVU6
ARM GAS  /tmp/cclKw9Y5.s 			page 2


  42 0004 0120     		movs	r0, #1
  43              	.LVL1:
  44              		.loc 1 17 12 view .LVU7
  45 0006 00FA0CF0 		lsl	r0, r0, ip
  46              		.loc 1 17 9 view .LVU8
  47 000a 0143     		orrs	r1, r1, r0
  48              	.LVL2:
  18:HADRWARE/SDRAM/sdram.c **** 	tempreg|=refresh<<5;		//设置自刷新次数
  49              		.loc 1 18 2 is_stmt 1 view .LVU9
  50              		.loc 1 18 9 is_stmt 0 view .LVU10
  51 000c 41EA4211 		orr	r1, r1, r2, lsl #5
  52              	.LVL3:
  19:HADRWARE/SDRAM/sdram.c **** 	tempreg|=regval<<9;			//设置模式寄存器的值
  53              		.loc 1 19 2 is_stmt 1 view .LVU11
  54              		.loc 1 19 9 is_stmt 0 view .LVU12
  55 0010 41EA4321 		orr	r1, r1, r3, lsl #9
  56              	.LVL4:
  20:HADRWARE/SDRAM/sdram.c **** 	FMC_Bank5_6->SDCMR=tempreg;	//配置寄存器
  57              		.loc 1 20 2 is_stmt 1 view .LVU13
  58              		.loc 1 20 20 is_stmt 0 view .LVU14
  59 0014 074B     		ldr	r3, .L7
  60              	.LVL5:
  61              		.loc 1 20 20 view .LVU15
  62 0016 1965     		str	r1, [r3, #80]
  21:HADRWARE/SDRAM/sdram.c **** 	while((FMC_Bank5_6->SDSR&(1<<5)))//等待指令发送完成 
  63              		.loc 1 21 2 is_stmt 1 view .LVU16
  14:HADRWARE/SDRAM/sdram.c **** 	u32 tempreg=0; 
  64              		.loc 1 14 6 is_stmt 0 view .LVU17
  65 0018 0023     		movs	r3, #0
  66              	.LVL6:
  67              	.L2:
  68              		.loc 1 21 7 is_stmt 1 view .LVU18
  69              		.loc 1 21 20 is_stmt 0 view .LVU19
  70 001a 064A     		ldr	r2, .L7
  71 001c 926D     		ldr	r2, [r2, #88]
  72              		.loc 1 21 7 view .LVU20
  73 001e 12F0200F 		tst	r2, #32
  74 0022 05D0     		beq	.L6
  22:HADRWARE/SDRAM/sdram.c **** 	{
  23:HADRWARE/SDRAM/sdram.c **** 		retry++;
  75              		.loc 1 23 3 is_stmt 1 view .LVU21
  76              		.loc 1 23 8 is_stmt 0 view .LVU22
  77 0024 0133     		adds	r3, r3, #1
  78              	.LVL7:
  24:HADRWARE/SDRAM/sdram.c **** 		if(retry>0X1FFFFF)return 1; 
  79              		.loc 1 24 3 is_stmt 1 view .LVU23
  80              		.loc 1 24 5 is_stmt 0 view .LVU24
  81 0026 B3F5001F 		cmp	r3, #2097152
  82 002a F6D3     		bcc	.L2
  83              		.loc 1 24 28 view .LVU25
  84 002c 0120     		movs	r0, #1
  25:HADRWARE/SDRAM/sdram.c **** 	}
  26:HADRWARE/SDRAM/sdram.c **** 	return 0;	
  27:HADRWARE/SDRAM/sdram.c **** } 
  85              		.loc 1 27 1 view .LVU26
  86 002e 7047     		bx	lr
  87              	.L6:
ARM GAS  /tmp/cclKw9Y5.s 			page 3


  26:HADRWARE/SDRAM/sdram.c **** } 
  88              		.loc 1 26 9 view .LVU27
  89 0030 0020     		movs	r0, #0
  90 0032 7047     		bx	lr
  91              	.L8:
  92              		.align	2
  93              	.L7:
  94 0034 000100A0 		.word	-1610612480
  95              		.cfi_endproc
  96              	.LFE126:
  98              		.section	.text.SDRAM_Init,"ax",%progbits
  99              		.align	1
 100              		.global	SDRAM_Init
 101              		.syntax unified
 102              		.thumb
 103              		.thumb_func
 104              		.fpu fpv4-sp-d16
 106              	SDRAM_Init:
 107              	.LFB127:
  28:HADRWARE/SDRAM/sdram.c **** 
  29:HADRWARE/SDRAM/sdram.c **** //SDRAM初始化
  30:HADRWARE/SDRAM/sdram.c **** void SDRAM_Init(void)
  31:HADRWARE/SDRAM/sdram.c **** { 
 108              		.loc 1 31 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 113              	.LCFI0:
 114              		.cfi_def_cfa_offset 32
 115              		.cfi_offset 4, -32
 116              		.cfi_offset 5, -28
 117              		.cfi_offset 6, -24
 118              		.cfi_offset 7, -20
 119              		.cfi_offset 8, -16
 120              		.cfi_offset 9, -12
 121              		.cfi_offset 10, -8
 122              		.cfi_offset 14, -4
 123 0004 82B0     		sub	sp, sp, #8
 124              	.LCFI1:
 125              		.cfi_def_cfa_offset 40
  32:HADRWARE/SDRAM/sdram.c **** 	u32 sdctrlreg=0,sdtimereg=0;
 126              		.loc 1 32 2 view .LVU29
 127              	.LVL8:
  33:HADRWARE/SDRAM/sdram.c **** 	u16 mregval=0;
 128              		.loc 1 33 2 view .LVU30
  34:HADRWARE/SDRAM/sdram.c **** 	
  35:HADRWARE/SDRAM/sdram.c **** 	RCC->AHB3ENR|=1<<0;     	//使能FMC时钟  
 129              		.loc 1 35 2 view .LVU31
 130              		.loc 1 35 14 is_stmt 0 view .LVU32
 131 0006 954B     		ldr	r3, .L11
 132 0008 9A6B     		ldr	r2, [r3, #56]
 133 000a 42F00102 		orr	r2, r2, #1
 134 000e 9A63     		str	r2, [r3, #56]
  36:HADRWARE/SDRAM/sdram.c **** 	RCC->AHB1ENR|=0X1F<<2;		//使能PC/PD/PE/PF/PG时钟  
 135              		.loc 1 36 2 is_stmt 1 view .LVU33
 136              		.loc 1 36 14 is_stmt 0 view .LVU34
ARM GAS  /tmp/cclKw9Y5.s 			page 4


 137 0010 1A6B     		ldr	r2, [r3, #48]
 138 0012 42F07C02 		orr	r2, r2, #124
 139 0016 1A63     		str	r2, [r3, #48]
  37:HADRWARE/SDRAM/sdram.c **** 	
  38:HADRWARE/SDRAM/sdram.c **** 	GPIO_Set(GPIOC,PIN0|PIN2|PIN3,GPIO_MODE_AF,GPIO_OTYPE_PP,GPIO_SPEED_100M,GPIO_PUPD_PU);			//PC0/2/
 140              		.loc 1 38 2 is_stmt 1 view .LVU35
 141 0018 DFF854A2 		ldr	r10, .L11+20
 142 001c 0126     		movs	r6, #1
 143 001e 0196     		str	r6, [sp, #4]
 144 0020 0327     		movs	r7, #3
 145 0022 0097     		str	r7, [sp]
 146 0024 0023     		movs	r3, #0
 147 0026 0222     		movs	r2, #2
 148 0028 0D21     		movs	r1, #13
 149 002a 5046     		mov	r0, r10
 150 002c FFF7FEFF 		bl	GPIO_Set
 151              	.LVL9:
  39:HADRWARE/SDRAM/sdram.c **** 	GPIO_Set(GPIOD,3<<0|7<<8|3<<14,GPIO_MODE_AF,GPIO_OTYPE_PP,GPIO_SPEED_100M,GPIO_PUPD_PU);		//PD0/1/
 152              		.loc 1 39 2 view .LVU36
 153 0030 DFF84092 		ldr	r9, .L11+24
 154 0034 0196     		str	r6, [sp, #4]
 155 0036 0097     		str	r7, [sp]
 156 0038 0023     		movs	r3, #0
 157 003a 0222     		movs	r2, #2
 158 003c 4CF20371 		movw	r1, #50947
 159 0040 4846     		mov	r0, r9
 160 0042 FFF7FEFF 		bl	GPIO_Set
 161              	.LVL10:
  40:HADRWARE/SDRAM/sdram.c **** 	GPIO_Set(GPIOE,3<<0|0X1FF<<7,GPIO_MODE_AF,GPIO_OTYPE_PP,GPIO_SPEED_100M,GPIO_PUPD_PU);			//PE0/1/7
 162              		.loc 1 40 2 view .LVU37
 163 0046 864D     		ldr	r5, .L11+4
 164 0048 0196     		str	r6, [sp, #4]
 165 004a 0097     		str	r7, [sp]
 166 004c 0023     		movs	r3, #0
 167 004e 0222     		movs	r2, #2
 168 0050 4FF68371 		movw	r1, #65411
 169 0054 2846     		mov	r0, r5
 170 0056 FFF7FEFF 		bl	GPIO_Set
 171              	.LVL11:
  41:HADRWARE/SDRAM/sdram.c **** 	GPIO_Set(GPIOF,0X3F<<0|0X1F<<11,GPIO_MODE_AF,GPIO_OTYPE_PP,GPIO_SPEED_100M,GPIO_PUPD_PU);		//PG0~5
 172              		.loc 1 41 2 view .LVU38
 173 005a 824C     		ldr	r4, .L11+8
 174 005c 0196     		str	r6, [sp, #4]
 175 005e 0097     		str	r7, [sp]
 176 0060 0023     		movs	r3, #0
 177 0062 0222     		movs	r2, #2
 178 0064 4FF63F01 		movw	r1, #63551
 179 0068 2046     		mov	r0, r4
 180 006a FFF7FEFF 		bl	GPIO_Set
 181              	.LVL12:
  42:HADRWARE/SDRAM/sdram.c **** 	GPIO_Set(GPIOG,7<<0|3<<4|PIN8|PIN15,GPIO_MODE_AF,GPIO_OTYPE_PP,GPIO_SPEED_100M,GPIO_PUPD_PU);	//PF
 182              		.loc 1 42 2 view .LVU39
 183 006e DFF80882 		ldr	r8, .L11+28
 184 0072 0196     		str	r6, [sp, #4]
 185 0074 0097     		str	r7, [sp]
 186 0076 0023     		movs	r3, #0
 187 0078 0222     		movs	r2, #2
ARM GAS  /tmp/cclKw9Y5.s 			page 5


 188 007a 48F23711 		movw	r1, #33079
 189 007e 4046     		mov	r0, r8
 190 0080 FFF7FEFF 		bl	GPIO_Set
 191              	.LVL13:
  43:HADRWARE/SDRAM/sdram.c ****  
  44:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOC,0,12);	//PC0,AF12
 192              		.loc 1 44 3 view .LVU40
 193 0084 0C22     		movs	r2, #12
 194 0086 0021     		movs	r1, #0
 195 0088 5046     		mov	r0, r10
 196 008a FFF7FEFF 		bl	GPIO_AF_Set
 197              	.LVL14:
  45:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOC,2,12);	//PC2,AF12
 198              		.loc 1 45 3 view .LVU41
 199 008e 0C22     		movs	r2, #12
 200 0090 0221     		movs	r1, #2
 201 0092 5046     		mov	r0, r10
 202 0094 FFF7FEFF 		bl	GPIO_AF_Set
 203              	.LVL15:
  46:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOC,3,12);	//PC3,AF12
 204              		.loc 1 46 3 view .LVU42
 205 0098 0C22     		movs	r2, #12
 206 009a 3946     		mov	r1, r7
 207 009c 5046     		mov	r0, r10
 208 009e FFF7FEFF 		bl	GPIO_AF_Set
 209              	.LVL16:
  47:HADRWARE/SDRAM/sdram.c **** 	
  48:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,0,12);	//PD0,AF12 
 210              		.loc 1 48 3 view .LVU43
 211 00a2 0C22     		movs	r2, #12
 212 00a4 0021     		movs	r1, #0
 213 00a6 4846     		mov	r0, r9
 214 00a8 FFF7FEFF 		bl	GPIO_AF_Set
 215              	.LVL17:
  49:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,1,12);	//PD1,AF12 
 216              		.loc 1 49 3 view .LVU44
 217 00ac 0C22     		movs	r2, #12
 218 00ae 3146     		mov	r1, r6
 219 00b0 4846     		mov	r0, r9
 220 00b2 FFF7FEFF 		bl	GPIO_AF_Set
 221              	.LVL18:
  50:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,8,12);	//PD8,AF12
 222              		.loc 1 50 3 view .LVU45
 223 00b6 0C22     		movs	r2, #12
 224 00b8 0821     		movs	r1, #8
 225 00ba 4846     		mov	r0, r9
 226 00bc FFF7FEFF 		bl	GPIO_AF_Set
 227              	.LVL19:
  51:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,9,12);	//PD9,AF12
 228              		.loc 1 51 3 view .LVU46
 229 00c0 0C22     		movs	r2, #12
 230 00c2 0921     		movs	r1, #9
 231 00c4 4846     		mov	r0, r9
 232 00c6 FFF7FEFF 		bl	GPIO_AF_Set
 233              	.LVL20:
  52:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,10,12);	//PD10,AF12  
 234              		.loc 1 52 3 view .LVU47
ARM GAS  /tmp/cclKw9Y5.s 			page 6


 235 00ca 0C22     		movs	r2, #12
 236 00cc 0A21     		movs	r1, #10
 237 00ce 4846     		mov	r0, r9
 238 00d0 FFF7FEFF 		bl	GPIO_AF_Set
 239              	.LVL21:
  53:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,14,12);	//PD14,AF12
 240              		.loc 1 53 3 view .LVU48
 241 00d4 0C22     		movs	r2, #12
 242 00d6 0E21     		movs	r1, #14
 243 00d8 4846     		mov	r0, r9
 244 00da FFF7FEFF 		bl	GPIO_AF_Set
 245              	.LVL22:
  54:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOD,15,12);	//PD15,AF12
 246              		.loc 1 54 3 view .LVU49
 247 00de 0C22     		movs	r2, #12
 248 00e0 0F21     		movs	r1, #15
 249 00e2 4846     		mov	r0, r9
 250 00e4 FFF7FEFF 		bl	GPIO_AF_Set
 251              	.LVL23:
  55:HADRWARE/SDRAM/sdram.c **** 	
  56:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,0,12);	//PE0,AF12 
 252              		.loc 1 56 3 view .LVU50
 253 00e8 0C22     		movs	r2, #12
 254 00ea 0021     		movs	r1, #0
 255 00ec 2846     		mov	r0, r5
 256 00ee FFF7FEFF 		bl	GPIO_AF_Set
 257              	.LVL24:
  57:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,1,12);	//PE1,AF12 
 258              		.loc 1 57 3 view .LVU51
 259 00f2 0C22     		movs	r2, #12
 260 00f4 3146     		mov	r1, r6
 261 00f6 2846     		mov	r0, r5
 262 00f8 FFF7FEFF 		bl	GPIO_AF_Set
 263              	.LVL25:
  58:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,7,12);	//PE7,AF12
 264              		.loc 1 58 3 view .LVU52
 265 00fc 0C22     		movs	r2, #12
 266 00fe 0721     		movs	r1, #7
 267 0100 2846     		mov	r0, r5
 268 0102 FFF7FEFF 		bl	GPIO_AF_Set
 269              	.LVL26:
  59:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,8,12);	//PE8,AF12
 270              		.loc 1 59 3 view .LVU53
 271 0106 0C22     		movs	r2, #12
 272 0108 0821     		movs	r1, #8
 273 010a 2846     		mov	r0, r5
 274 010c FFF7FEFF 		bl	GPIO_AF_Set
 275              	.LVL27:
  60:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,9,12);	//PE9,AF12
 276              		.loc 1 60 3 view .LVU54
 277 0110 0C22     		movs	r2, #12
 278 0112 0921     		movs	r1, #9
 279 0114 2846     		mov	r0, r5
 280 0116 FFF7FEFF 		bl	GPIO_AF_Set
 281              	.LVL28:
  61:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,10,12);	//PE10,AF12
 282              		.loc 1 61 3 view .LVU55
ARM GAS  /tmp/cclKw9Y5.s 			page 7


 283 011a 0C22     		movs	r2, #12
 284 011c 0A21     		movs	r1, #10
 285 011e 2846     		mov	r0, r5
 286 0120 FFF7FEFF 		bl	GPIO_AF_Set
 287              	.LVL29:
  62:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,11,12);	//PE11,AF12
 288              		.loc 1 62 3 view .LVU56
 289 0124 0C22     		movs	r2, #12
 290 0126 0B21     		movs	r1, #11
 291 0128 2846     		mov	r0, r5
 292 012a FFF7FEFF 		bl	GPIO_AF_Set
 293              	.LVL30:
  63:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,12,12);	//PE12,AF12
 294              		.loc 1 63 3 view .LVU57
 295 012e 0C22     		movs	r2, #12
 296 0130 1146     		mov	r1, r2
 297 0132 2846     		mov	r0, r5
 298 0134 FFF7FEFF 		bl	GPIO_AF_Set
 299              	.LVL31:
  64:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,13,12);	//PE13,AF12
 300              		.loc 1 64 3 view .LVU58
 301 0138 0C22     		movs	r2, #12
 302 013a 0D21     		movs	r1, #13
 303 013c 2846     		mov	r0, r5
 304 013e FFF7FEFF 		bl	GPIO_AF_Set
 305              	.LVL32:
  65:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,14,12);	//PE14,AF12
 306              		.loc 1 65 3 view .LVU59
 307 0142 0C22     		movs	r2, #12
 308 0144 0E21     		movs	r1, #14
 309 0146 2846     		mov	r0, r5
 310 0148 FFF7FEFF 		bl	GPIO_AF_Set
 311              	.LVL33:
  66:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOE,15,12);	//PE15,AF12
 312              		.loc 1 66 3 view .LVU60
 313 014c 0C22     		movs	r2, #12
 314 014e 0F21     		movs	r1, #15
 315 0150 2846     		mov	r0, r5
 316 0152 FFF7FEFF 		bl	GPIO_AF_Set
 317              	.LVL34:
  67:HADRWARE/SDRAM/sdram.c **** 
  68:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,0,12);	//PF0,AF12 
 318              		.loc 1 68 3 view .LVU61
 319 0156 0C22     		movs	r2, #12
 320 0158 0021     		movs	r1, #0
 321 015a 2046     		mov	r0, r4
 322 015c FFF7FEFF 		bl	GPIO_AF_Set
 323              	.LVL35:
  69:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,1,12);	//PF1,AF12 
 324              		.loc 1 69 3 view .LVU62
 325 0160 0C22     		movs	r2, #12
 326 0162 3146     		mov	r1, r6
 327 0164 2046     		mov	r0, r4
 328 0166 FFF7FEFF 		bl	GPIO_AF_Set
 329              	.LVL36:
  70:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,2,12);	//PF2,AF12
 330              		.loc 1 70 3 view .LVU63
ARM GAS  /tmp/cclKw9Y5.s 			page 8


 331 016a 0C22     		movs	r2, #12
 332 016c 0221     		movs	r1, #2
 333 016e 2046     		mov	r0, r4
 334 0170 FFF7FEFF 		bl	GPIO_AF_Set
 335              	.LVL37:
  71:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,3,12);	//PF3,AF12
 336              		.loc 1 71 3 view .LVU64
 337 0174 0C22     		movs	r2, #12
 338 0176 3946     		mov	r1, r7
 339 0178 2046     		mov	r0, r4
 340 017a FFF7FEFF 		bl	GPIO_AF_Set
 341              	.LVL38:
  72:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,4,12);	//PF4,AF12
 342              		.loc 1 72 3 view .LVU65
 343 017e 0C22     		movs	r2, #12
 344 0180 0421     		movs	r1, #4
 345 0182 2046     		mov	r0, r4
 346 0184 FFF7FEFF 		bl	GPIO_AF_Set
 347              	.LVL39:
  73:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,5,12);	//PF5,AF12
 348              		.loc 1 73 3 view .LVU66
 349 0188 0C22     		movs	r2, #12
 350 018a 0521     		movs	r1, #5
 351 018c 2046     		mov	r0, r4
 352 018e FFF7FEFF 		bl	GPIO_AF_Set
 353              	.LVL40:
  74:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,11,12);	//PF11,AF12
 354              		.loc 1 74 3 view .LVU67
 355 0192 0C22     		movs	r2, #12
 356 0194 0B21     		movs	r1, #11
 357 0196 2046     		mov	r0, r4
 358 0198 FFF7FEFF 		bl	GPIO_AF_Set
 359              	.LVL41:
  75:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,12,12);	//PF12,AF12
 360              		.loc 1 75 3 view .LVU68
 361 019c 0C22     		movs	r2, #12
 362 019e 1146     		mov	r1, r2
 363 01a0 2046     		mov	r0, r4
 364 01a2 FFF7FEFF 		bl	GPIO_AF_Set
 365              	.LVL42:
  76:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,13,12);	//PF13,AF12
 366              		.loc 1 76 3 view .LVU69
 367 01a6 0C22     		movs	r2, #12
 368 01a8 0D21     		movs	r1, #13
 369 01aa 2046     		mov	r0, r4
 370 01ac FFF7FEFF 		bl	GPIO_AF_Set
 371              	.LVL43:
  77:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,14,12);	//PF14,AF12
 372              		.loc 1 77 3 view .LVU70
 373 01b0 0C22     		movs	r2, #12
 374 01b2 0E21     		movs	r1, #14
 375 01b4 2046     		mov	r0, r4
 376 01b6 FFF7FEFF 		bl	GPIO_AF_Set
 377              	.LVL44:
  78:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOF,15,12);	//PF15,AF12
 378              		.loc 1 78 3 view .LVU71
 379 01ba 0C22     		movs	r2, #12
ARM GAS  /tmp/cclKw9Y5.s 			page 9


 380 01bc 0F21     		movs	r1, #15
 381 01be 2046     		mov	r0, r4
 382 01c0 FFF7FEFF 		bl	GPIO_AF_Set
 383              	.LVL45:
  79:HADRWARE/SDRAM/sdram.c **** 	
  80:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,0,12);	//PG0,AF12 
 384              		.loc 1 80 3 view .LVU72
 385 01c4 0C22     		movs	r2, #12
 386 01c6 0021     		movs	r1, #0
 387 01c8 4046     		mov	r0, r8
 388 01ca FFF7FEFF 		bl	GPIO_AF_Set
 389              	.LVL46:
  81:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,1,12);	//PG1,AF12 
 390              		.loc 1 81 3 view .LVU73
 391 01ce 0C22     		movs	r2, #12
 392 01d0 3146     		mov	r1, r6
 393 01d2 4046     		mov	r0, r8
 394 01d4 FFF7FEFF 		bl	GPIO_AF_Set
 395              	.LVL47:
  82:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,2,12);	//PG2,AF12
 396              		.loc 1 82 3 view .LVU74
 397 01d8 0C22     		movs	r2, #12
 398 01da 0221     		movs	r1, #2
 399 01dc 4046     		mov	r0, r8
 400 01de FFF7FEFF 		bl	GPIO_AF_Set
 401              	.LVL48:
  83:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,4,12);	//PG4,AF12
 402              		.loc 1 83 3 view .LVU75
 403 01e2 0C22     		movs	r2, #12
 404 01e4 0421     		movs	r1, #4
 405 01e6 4046     		mov	r0, r8
 406 01e8 FFF7FEFF 		bl	GPIO_AF_Set
 407              	.LVL49:
  84:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,5,12);	//PG5,AF12  
 408              		.loc 1 84 3 view .LVU76
 409 01ec 0C22     		movs	r2, #12
 410 01ee 0521     		movs	r1, #5
 411 01f0 4046     		mov	r0, r8
 412 01f2 FFF7FEFF 		bl	GPIO_AF_Set
 413              	.LVL50:
  85:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,8,12);	//PG8,AF12
 414              		.loc 1 85 3 view .LVU77
 415 01f6 0C22     		movs	r2, #12
 416 01f8 0821     		movs	r1, #8
 417 01fa 4046     		mov	r0, r8
 418 01fc FFF7FEFF 		bl	GPIO_AF_Set
 419              	.LVL51:
  86:HADRWARE/SDRAM/sdram.c ****  	GPIO_AF_Set(GPIOG,15,12);	//PG15,AF12	
 420              		.loc 1 86 3 view .LVU78
 421 0200 0C22     		movs	r2, #12
 422 0202 0F21     		movs	r1, #15
 423 0204 4046     		mov	r0, r8
 424 0206 FFF7FEFF 		bl	GPIO_AF_Set
 425              	.LVL52:
  87:HADRWARE/SDRAM/sdram.c ****     
  88:HADRWARE/SDRAM/sdram.c ****  	sdctrlreg|=1<<0;				//9位列地址
 426              		.loc 1 88 3 view .LVU79
ARM GAS  /tmp/cclKw9Y5.s 			page 10


  89:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=2<<2;				//13位行地址
 427              		.loc 1 89 2 view .LVU80
  90:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=1<<4;				//16位数据位宽
 428              		.loc 1 90 2 view .LVU81
  91:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=1<<6;				//4个内部存区(4 BANKS)
 429              		.loc 1 91 2 view .LVU82
  92:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=3<<7;				//3个CAS延迟
 430              		.loc 1 92 2 view .LVU83
  93:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=0<<9;				//允许写访问
 431              		.loc 1 93 2 view .LVU84
  94:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=2<<10;				//SDRAM时钟=HCLK/2=192M/2=96M=10.4ns
 432              		.loc 1 94 2 view .LVU85
  95:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=1<<12;				//使能突发访问 
 433              		.loc 1 95 2 view .LVU86
  96:HADRWARE/SDRAM/sdram.c **** 	sdctrlreg|=0<<13;				//读通道延迟0个HCLK
 434              		.loc 1 96 2 view .LVU87
  97:HADRWARE/SDRAM/sdram.c ****  	FMC_Bank5_6->SDCR[0]=sdctrlreg;	//设置FMC BANK5 SDRAM控制寄存器(BANK5和6用于管理SDRAM
 435              		.loc 1 97 3 view .LVU88
 436              		.loc 1 97 23 is_stmt 0 view .LVU89
 437 020a 174C     		ldr	r4, .L11+12
 438 020c 41F6D913 		movw	r3, #6617
 439 0210 2364     		str	r3, [r4, #64]
  98:HADRWARE/SDRAM/sdram.c **** 
  99:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=1<<0;				//加载模式寄存器到激活时间的延迟为2个时钟周期
 440              		.loc 1 99 2 is_stmt 1 view .LVU90
 441              	.LVL53:
 100:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=6<<4;				//退出自刷新延迟为7个时钟周期
 442              		.loc 1 100 2 view .LVU91
 101:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=5<<8;				//自刷新时间为6个时钟周期
 443              		.loc 1 101 2 view .LVU92
 102:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=5<<12;				//行循环延迟为6个时钟周期
 444              		.loc 1 102 2 view .LVU93
 103:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=1<<16;				//恢复延迟为2个时钟周期
 445              		.loc 1 103 2 view .LVU94
 104:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=1<<20;				//行预充电延迟为2个时钟周期
 446              		.loc 1 104 2 view .LVU95
 105:HADRWARE/SDRAM/sdram.c **** 	sdtimereg|=1<<24;				//行到列延迟为2个时钟周期
 447              		.loc 1 105 2 view .LVU96
 106:HADRWARE/SDRAM/sdram.c ****  	FMC_Bank5_6->SDTR[0]=sdtimereg;	//设置FMC BANK5 SDRAM时序寄存器 
 448              		.loc 1 106 3 view .LVU97
 449              		.loc 1 106 23 is_stmt 0 view .LVU98
 450 0212 164B     		ldr	r3, .L11+16
 451 0214 A364     		str	r3, [r4, #72]
 107:HADRWARE/SDRAM/sdram.c **** 
 108:HADRWARE/SDRAM/sdram.c **** 	SDRAM_Send_Cmd(0,1,0,0);		//时钟配置使能
 452              		.loc 1 108 2 is_stmt 1 view .LVU99
 453 0216 0023     		movs	r3, #0
 454 0218 1A46     		mov	r2, r3
 455 021a 3146     		mov	r1, r6
 456 021c 1846     		mov	r0, r3
 457 021e FFF7FEFF 		bl	SDRAM_Send_Cmd
 458              	.LVL54:
 109:HADRWARE/SDRAM/sdram.c **** 	delay_us(500);					//至少延迟200us.
 459              		.loc 1 109 2 view .LVU100
 460 0222 4FF4FA70 		mov	r0, #500
 461 0226 FFF7FEFF 		bl	delay_us
 462              	.LVL55:
ARM GAS  /tmp/cclKw9Y5.s 			page 11


 110:HADRWARE/SDRAM/sdram.c **** 	SDRAM_Send_Cmd(0,2,0,0);		//对所有存储区预充电
 463              		.loc 1 110 2 view .LVU101
 464 022a 0023     		movs	r3, #0
 465 022c 1A46     		mov	r2, r3
 466 022e 0221     		movs	r1, #2
 467 0230 1846     		mov	r0, r3
 468 0232 FFF7FEFF 		bl	SDRAM_Send_Cmd
 469              	.LVL56:
 111:HADRWARE/SDRAM/sdram.c **** 	SDRAM_Send_Cmd(0,3,8,0);		//设置自刷新次数 
 470              		.loc 1 111 2 view .LVU102
 471 0236 0023     		movs	r3, #0
 472 0238 0822     		movs	r2, #8
 473 023a 3946     		mov	r1, r7
 474 023c 1846     		mov	r0, r3
 475 023e FFF7FEFF 		bl	SDRAM_Send_Cmd
 476              	.LVL57:
 112:HADRWARE/SDRAM/sdram.c **** 	mregval|=3<<0;					//设置突发长度:8(可以是1/2/4/8)
 477              		.loc 1 112 2 view .LVU103
 113:HADRWARE/SDRAM/sdram.c **** 	mregval|=0<<3;					//设置突发类型:连续(可以是连续/交错)
 478              		.loc 1 113 2 view .LVU104
 114:HADRWARE/SDRAM/sdram.c **** 	mregval|=3<<4;					//设置CAS值:3(可以是2/3)
 479              		.loc 1 114 2 view .LVU105
 115:HADRWARE/SDRAM/sdram.c **** 	mregval|=0<<7;					//设置操作模式:0,标准模式
 480              		.loc 1 115 2 view .LVU106
 116:HADRWARE/SDRAM/sdram.c **** 	mregval|=1<<9;					//设置突发写模式:1,单点访问
 481              		.loc 1 116 2 view .LVU107
 117:HADRWARE/SDRAM/sdram.c **** 	SDRAM_Send_Cmd(0,4,0,mregval);	//设置SDRAM的模式寄存器
 482              		.loc 1 117 2 view .LVU108
 483 0242 40F23323 		movw	r3, #563
 484 0246 0022     		movs	r2, #0
 485 0248 0421     		movs	r1, #4
 486 024a 1046     		mov	r0, r2
 487 024c FFF7FEFF 		bl	SDRAM_Send_Cmd
 488              	.LVL58:
 118:HADRWARE/SDRAM/sdram.c **** 	
 119:HADRWARE/SDRAM/sdram.c **** 	//刷新频率计数器(以SDCLK频率计数),计算方法:
 120:HADRWARE/SDRAM/sdram.c **** 	//COUNT=SDRAM刷新周期/行数-20=SDRAM刷新周期(us)*SDCLK频率(Mhz)/行数
 121:HADRWARE/SDRAM/sdram.c **** 	//我们使用的SDRAM刷新周期为64ms,SDCLK=192/2=96Mhz,行数为8192(2^13).
 122:HADRWARE/SDRAM/sdram.c **** 	//所以,COUNT=64*1000*96/8192-20=730 
 123:HADRWARE/SDRAM/sdram.c **** 	FMC_Bank5_6->SDRTR=730<<1;		//设置刷新频率计数器
 489              		.loc 1 123 2 view .LVU109
 490              		.loc 1 123 20 is_stmt 0 view .LVU110
 491 0250 40F2B453 		movw	r3, #1460
 492 0254 6365     		str	r3, [r4, #84]
 124:HADRWARE/SDRAM/sdram.c **** } 
 493              		.loc 1 124 1 view .LVU111
 494 0256 02B0     		add	sp, sp, #8
 495              	.LCFI2:
 496              		.cfi_def_cfa_offset 32
 497              		@ sp needed
 498 0258 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 499              	.L12:
 500              		.align	2
 501              	.L11:
 502 025c 00380240 		.word	1073887232
 503 0260 00100240 		.word	1073876992
 504 0264 00140240 		.word	1073878016
ARM GAS  /tmp/cclKw9Y5.s 			page 12


 505 0268 000100A0 		.word	-1610612480
 506 026c 61551101 		.word	17913185
 507 0270 00080240 		.word	1073874944
 508 0274 000C0240 		.word	1073875968
 509 0278 00180240 		.word	1073879040
 510              		.cfi_endproc
 511              	.LFE127:
 513              		.section	.text.FMC_SDRAM_WriteBuffer,"ax",%progbits
 514              		.align	1
 515              		.global	FMC_SDRAM_WriteBuffer
 516              		.syntax unified
 517              		.thumb
 518              		.thumb_func
 519              		.fpu fpv4-sp-d16
 521              	FMC_SDRAM_WriteBuffer:
 522              	.LVL59:
 523              	.LFB128:
 125:HADRWARE/SDRAM/sdram.c **** 
 126:HADRWARE/SDRAM/sdram.c **** //在指定地址(WriteAddr+Bank5_SDRAM_ADDR)开始,连续写入n个字节.
 127:HADRWARE/SDRAM/sdram.c **** //pBuffer:字节指针
 128:HADRWARE/SDRAM/sdram.c **** //WriteAddr:要写入的地址
 129:HADRWARE/SDRAM/sdram.c **** //n:要写入的字节数
 130:HADRWARE/SDRAM/sdram.c **** void FMC_SDRAM_WriteBuffer(u8 *pBuffer,u32 WriteAddr,u32 n)
 131:HADRWARE/SDRAM/sdram.c **** {
 524              		.loc 1 131 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 132:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
 529              		.loc 1 132 2 view .LVU113
 530 0000 07E0     		b	.L14
 531              	.L15:
 133:HADRWARE/SDRAM/sdram.c **** 	{
 134:HADRWARE/SDRAM/sdram.c **** 		*(vu8*)(Bank5_SDRAM_ADDR+WriteAddr)=*pBuffer;
 532              		.loc 1 134 3 discriminator 2 view .LVU114
 533              		.loc 1 134 27 is_stmt 0 discriminator 2 view .LVU115
 534 0002 01F14043 		add	r3, r1, #-1073741824
 535              		.loc 1 134 39 discriminator 2 view .LVU116
 536 0006 10F801CB 		ldrb	ip, [r0], #1	@ zero_extendqisi2
 537              	.LVL60:
 538              		.loc 1 134 38 discriminator 2 view .LVU117
 539 000a 83F800C0 		strb	ip, [r3]
 135:HADRWARE/SDRAM/sdram.c **** 		WriteAddr++;
 540              		.loc 1 135 3 is_stmt 1 discriminator 2 view .LVU118
 541              		.loc 1 135 12 is_stmt 0 discriminator 2 view .LVU119
 542 000e 0131     		adds	r1, r1, #1
 543              	.LVL61:
 136:HADRWARE/SDRAM/sdram.c **** 		pBuffer++;
 544              		.loc 1 136 3 is_stmt 1 discriminator 2 view .LVU120
 132:HADRWARE/SDRAM/sdram.c **** 	{
 545              		.loc 1 132 12 discriminator 2 view .LVU121
 132:HADRWARE/SDRAM/sdram.c **** 	{
 546              		.loc 1 132 13 is_stmt 0 discriminator 2 view .LVU122
 547 0010 013A     		subs	r2, r2, #1
 548              	.LVL62:
 549              	.L14:
ARM GAS  /tmp/cclKw9Y5.s 			page 13


 132:HADRWARE/SDRAM/sdram.c **** 	{
 550              		.loc 1 132 7 is_stmt 1 discriminator 1 view .LVU123
 132:HADRWARE/SDRAM/sdram.c **** 	{
 551              		.loc 1 132 2 is_stmt 0 discriminator 1 view .LVU124
 552 0012 002A     		cmp	r2, #0
 553 0014 F5D1     		bne	.L15
 137:HADRWARE/SDRAM/sdram.c **** 	}
 138:HADRWARE/SDRAM/sdram.c **** }
 554              		.loc 1 138 1 view .LVU125
 555 0016 7047     		bx	lr
 556              		.cfi_endproc
 557              	.LFE128:
 559              		.section	.text.FMC_SDRAM_ReadBuffer,"ax",%progbits
 560              		.align	1
 561              		.global	FMC_SDRAM_ReadBuffer
 562              		.syntax unified
 563              		.thumb
 564              		.thumb_func
 565              		.fpu fpv4-sp-d16
 567              	FMC_SDRAM_ReadBuffer:
 568              	.LVL63:
 569              	.LFB129:
 139:HADRWARE/SDRAM/sdram.c **** 
 140:HADRWARE/SDRAM/sdram.c **** //在指定地址((WriteAddr+Bank5_SDRAM_ADDR))开始,连续读出n个字节.
 141:HADRWARE/SDRAM/sdram.c **** //pBuffer:字节指针
 142:HADRWARE/SDRAM/sdram.c **** //ReadAddr:要读出的起始地址
 143:HADRWARE/SDRAM/sdram.c **** //n:要写入的字节数
 144:HADRWARE/SDRAM/sdram.c **** void FMC_SDRAM_ReadBuffer(u8 *pBuffer,u32 ReadAddr,u32 n)
 145:HADRWARE/SDRAM/sdram.c **** {
 570              		.loc 1 145 1 is_stmt 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574              		@ link register save eliminated.
 146:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
 575              		.loc 1 146 2 view .LVU127
 576 0000 06E0     		b	.L17
 577              	.L18:
 147:HADRWARE/SDRAM/sdram.c **** 	{
 148:HADRWARE/SDRAM/sdram.c **** 		*pBuffer++=*(vu8*)(Bank5_SDRAM_ADDR+ReadAddr);
 578              		.loc 1 148 3 discriminator 2 view .LVU128
 579              		.loc 1 148 38 is_stmt 0 discriminator 2 view .LVU129
 580 0002 01F14043 		add	r3, r1, #-1073741824
 581              	.LVL64:
 582              		.loc 1 148 14 discriminator 2 view .LVU130
 583 0006 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 584              		.loc 1 148 13 discriminator 2 view .LVU131
 585 0008 00F8013B 		strb	r3, [r0], #1
 586              	.LVL65:
 149:HADRWARE/SDRAM/sdram.c **** 		ReadAddr++;
 587              		.loc 1 149 3 is_stmt 1 discriminator 2 view .LVU132
 588              		.loc 1 149 11 is_stmt 0 discriminator 2 view .LVU133
 589 000c 0131     		adds	r1, r1, #1
 590              	.LVL66:
 146:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
 591              		.loc 1 146 12 is_stmt 1 discriminator 2 view .LVU134
 146:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
ARM GAS  /tmp/cclKw9Y5.s 			page 14


 592              		.loc 1 146 13 is_stmt 0 discriminator 2 view .LVU135
 593 000e 013A     		subs	r2, r2, #1
 594              	.LVL67:
 595              	.L17:
 146:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
 596              		.loc 1 146 7 is_stmt 1 discriminator 1 view .LVU136
 146:HADRWARE/SDRAM/sdram.c **** 	for(;n!=0;n--)
 597              		.loc 1 146 2 is_stmt 0 discriminator 1 view .LVU137
 598 0010 002A     		cmp	r2, #0
 599 0012 F6D1     		bne	.L18
 150:HADRWARE/SDRAM/sdram.c **** 	}
 151:HADRWARE/SDRAM/sdram.c **** }
 600              		.loc 1 151 1 view .LVU138
 601 0014 7047     		bx	lr
 602              		.cfi_endproc
 603              	.LFE129:
 605              		.text
 606              	.Letext0:
 607              		.file 2 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/machine/_default_types.h"
 608              		.file 3 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/sys/_stdint.h"
 609              		.file 4 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 610              		.file 5 "Lib/inc/lib.h"
 611              		.file 6 "SYSTEM/delay/delay.h"
ARM GAS  /tmp/cclKw9Y5.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sdram.c
     /tmp/cclKw9Y5.s:18     .text.SDRAM_Send_Cmd:0000000000000000 $t
     /tmp/cclKw9Y5.s:26     .text.SDRAM_Send_Cmd:0000000000000000 SDRAM_Send_Cmd
     /tmp/cclKw9Y5.s:94     .text.SDRAM_Send_Cmd:0000000000000034 $d
     /tmp/cclKw9Y5.s:99     .text.SDRAM_Init:0000000000000000 $t
     /tmp/cclKw9Y5.s:106    .text.SDRAM_Init:0000000000000000 SDRAM_Init
     /tmp/cclKw9Y5.s:502    .text.SDRAM_Init:000000000000025c $d
     /tmp/cclKw9Y5.s:514    .text.FMC_SDRAM_WriteBuffer:0000000000000000 $t
     /tmp/cclKw9Y5.s:521    .text.FMC_SDRAM_WriteBuffer:0000000000000000 FMC_SDRAM_WriteBuffer
     /tmp/cclKw9Y5.s:560    .text.FMC_SDRAM_ReadBuffer:0000000000000000 $t
     /tmp/cclKw9Y5.s:567    .text.FMC_SDRAM_ReadBuffer:0000000000000000 FMC_SDRAM_ReadBuffer

UNDEFINED SYMBOLS
GPIO_Set
GPIO_AF_Set
delay_us
