[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Fri Mar  8 08:06:40 2024
[*]
[dumpfile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/full_slice_bit_inverter/wave.vcd"
[dumpfile_mtime] "Fri Mar  8 08:04:11 2024"
[dumpfile_size] 258723
[savefile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/full_slice_bit_inverter/waveform.gtkw"
[timestart] 0
[size] 1846 501
[pos] 1979 4
*-25.000000 166500000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_fpga_arch_tile.
[treeopen] tb_fpga_arch_tile.bcinst.
[treeopen] tb_fpga_arch_tile.bcinst.clb_inst.
[sst_width] 338
[signals_width] 216
[sst_expanded] 1
[sst_vpaned_height] 138
@28
tb_fpga_arch_tile.bitstream_done
tb_fpga_arch_tile.sclk
tb_fpga_arch_tile.rst_n
tb_fpga_arch_tile.mosi
tb_fpga_arch_tile.miso
tb_fpga_arch_tile.latch
tb_fpga_arch_tile.bcinst.clb_inst.clk_0
tb_fpga_arch_tile.bcinst.clb_inst.clk_1
tb_fpga_arch_tile.clk
tb_fpga_arch_tile.bcinst.clb_inst.qb
@22
tb_fpga_arch_tile.bcinst.cbv_inst.bus_north[3:0]
[color] 7
tb_fpga_arch_tile.bcinst.cbv_inst.bus_west[3:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_b
@22
tb_fpga_arch_tile.bcinst.clb_inst.lut3a0[7:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3a1[7:0]
[pattern_trace] 1
[pattern_trace] 0
