--------------- Rebuild Started: 08/04/2016 23:28:06 Project: Design02, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
Deleting file ".\Design02.cycdx"
Deleting file ".\Design02.rpt"
Deleting file ".\Design02_timing.html"
cydsfit.exe -.appdatapath "C:\Users\cruiser\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\Design02.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm2" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Signal: Net_211)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Shape_14.6)
ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.BinTerm3" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Signal: Net_213)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Shape_14.8)
ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm3" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Signal: Net_212)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Shape_14.7)
ADD: sdb.M0065: information: Analog terminal "AMux_DelSig.AinTerm2" on TopDesign is unconnected.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Signal: Net_210)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Shape_14.5)
ADD: pft.M0035: information: Voltage Reference Information: Vref 'Vdda/2' is connected to terminal 'analog_0' of 'Pin_REF' but no direct hardware connection exists.
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Instance:vRef_1)
 * C:\Users\cruiser\Documents\PSoC Creator\Voltron\Design02.cydsn\TopDesign\TopDesign.cysch (Instance:Pin_REF)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Info: apr.M0002: Analog signal "Net_210" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_212" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_211" is connected to one terminal only. (App=cydsfit)
Info: apr.M0002: Analog signal "Net_213" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Routing ...
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Log: apr.M0019: The analog placement iterative improvement phase is beginning. (App=cydsfit)
Error: apr.M0003: Unable to find a solution for the analog routing. (App=cydsfit)
Warning: apr.M0042: Bonded pin(s) "P0[6] and P0[7]" are not used in your current design but have been connected in order to route the design. (App=cydsfit)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Rebuild Failed: 08/04/2016 23:29:14 ---------------
