-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Mar 17 16:44:45 2019
-- Host        : LAPTOP-P9DNLVP4 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Mayunk/Desktop/ECE268/long_puf/long_puf.srcs/sources_1/bd/long_puf/ip/long_puf_long_puf_0_0/long_puf_long_puf_0_0_sim_netlist.vhdl
-- Design      : long_puf_long_puf_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_100 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_100 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_100;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_100 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_101 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_101 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_101;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_101 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_102 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_102 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_102;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_102 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_103 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_103 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_103;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_103 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_104 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_104 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_104;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_104 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_105 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_105 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_105;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_105 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_106 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_106 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_106;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_106 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_107 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_107 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_107;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_107 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_108 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_108 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_108;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_108 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_109 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_109 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_109;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_109 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_110 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_110 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_110;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_110 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_111 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_111 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_111;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_111 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_112 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_112 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_112;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_112 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_113 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_113 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_113;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_113 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_114 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_114 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_114;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_114 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_115 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_115 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_115;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_115 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_116 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_116 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_116;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_116 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_117 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_117 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_117;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_117 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_118 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_118 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_118;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_118 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_119 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_119 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_119;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_119 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_120 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_120 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_120;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_120 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_121 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_121 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_121;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_121 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_122 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_122 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_122;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_122 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_123 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_123 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_123;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_123 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_124 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_124 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_124;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_124 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_125 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_125 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_125;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_125 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_126 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_126 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_126;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_126 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_127 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_127 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_127;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_127 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_128 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_128 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_128;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_128 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_129 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_129 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_129;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_129 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_130 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_130 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_130;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_130 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_131 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_131 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_131;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_131 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_132 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_132 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_132;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_132 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_133 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_133 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_133;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_133 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_134 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_134 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_134;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_134 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_135 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_135 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_135;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_135 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_136 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_136 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_136;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_136 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_137 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_137 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_137;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_137 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_138 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_138 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_138;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_138 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_139 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_139 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_139;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_139 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_140 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_140 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_140;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_140 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_141 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_141 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_141;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_141 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_142 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_142 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_142;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_142 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_143 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_143 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_143;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_143 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_144 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_144 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_144;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_144 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_145 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_145 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_145;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_145 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_146 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_146 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_146;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_146 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_147 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_147 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_147;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_147 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_148 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_148 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_148;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_148 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_149 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_149 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_149;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_149 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_15 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_15 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_15;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_15 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_150 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_150 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_150;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_150 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_151 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_151 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_151;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_151 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_152 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_152 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_152;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_152 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_153 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_153 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_153;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_153 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_154 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_154 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_154;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_154 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_155 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_155 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_155;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_155 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_156 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_156 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_156;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_156 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_157 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_157 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_157;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_157 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_158 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_158 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_158;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_158 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_159 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_159 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_159;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_159 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_16 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_16 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_16;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_16 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_160 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_160 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_160;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_160 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_161 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_161 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_161;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_161 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_162 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_162 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_162;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_162 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_163 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_163 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_163;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_163 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_164 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_164 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_164;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_164 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_165 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_165 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_165;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_165 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_166 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_166 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_166;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_166 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_167 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_167 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_167;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_167 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_168 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_168 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_168;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_168 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_169 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_169 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_169;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_169 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_17 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_17 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_17;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_17 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_170 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_170 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_170;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_170 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_171 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_171 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_171;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_171 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_172 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_172 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_172;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_172 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_173 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_173 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_173;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_173 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_174 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_174 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_174;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_174 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_175 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_175 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_175;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_175 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_176 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_176 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_176;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_176 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_177 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_177 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_177;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_177 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_178 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_178 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_178;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_178 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_179 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_179 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_179;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_179 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_18 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_18 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_18;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_18 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_180 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_180 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_180;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_180 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_181 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_181 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_181;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_181 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_182 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_182 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_182;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_182 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_183 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_183 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_183;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_183 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_184 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_184 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_184;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_184 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_185 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_185 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_185;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_185 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_186 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_186 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_186;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_186 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_187 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_187 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_187;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_187 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_188 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_188 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_188;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_188 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_189 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_189 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_189;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_189 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_19 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_19 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_19;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_19 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_190 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_190 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_190;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_190 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_191 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_191 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_191;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_191 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_192 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_192 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_192;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_192 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_193 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_193 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_193;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_193 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_194 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_194 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_194;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_194 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_195 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_195 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_195;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_195 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_196 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_196 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_196;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_196 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_197 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_197 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_197;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_197 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_198 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_198 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_198;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_198 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_199 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_199 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_199;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_199 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_20 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_20 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_20;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_20 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_200 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_200 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_200;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_200 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_201 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_201 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_201;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_201 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_202 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_202 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_202;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_202 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_203 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_203 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_203;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_203 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_204 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_204 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_204;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_204 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_205 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_205 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_205;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_205 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_206 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_206 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_206;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_206 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_207 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_207 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_207;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_207 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_208 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_208 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_208;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_208 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_209 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_209 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_209;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_209 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_21 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_21 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_21;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_21 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_210 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_210 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_210;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_210 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_211 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_211 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_211;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_211 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_212 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_212 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_212;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_212 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_213 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_213 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_213;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_213 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_214 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_214 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_214;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_214 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_215 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_215 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_215;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_215 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_216 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_216 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_216;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_216 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_217 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_217 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_217;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_217 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_218 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_218 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_218;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_218 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_219 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_219 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_219;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_219 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_22 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_22 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_22;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_22 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_220 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_220 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_220;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_220 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_221 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_221 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_221;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_221 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_222 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_222 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_222;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_222 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_223 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_223 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_223;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_223 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_224 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_224 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_224;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_224 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_225 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_225 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_225;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_225 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_226 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_226 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_226;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_226 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_227 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_227 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_227;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_227 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_228 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_228 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_228;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_228 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_229 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_229 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_229;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_229 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_23 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_23 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_23;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_23 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_230 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_230 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_230;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_230 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_231 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_231 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_231;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_231 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_232 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_232 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_232;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_232 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_233 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_233 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_233;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_233 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_234 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_234 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_234;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_234 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_235 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_235 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_235;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_235 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_236 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_236 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_236;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_236 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_237 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_237 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_237;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_237 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_238 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_238 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_238;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_238 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_239 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_239 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_239;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_239 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_24 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_24 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_24;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_24 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_240 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_240 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_240;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_240 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_241 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_241 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_241;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_241 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_242 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_242 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_242;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_242 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_243 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_243 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_243;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_243 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_244 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_244 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_244;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_244 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_245 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_245 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_245;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_245 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_246 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_246 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_246;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_246 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_247 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_247 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_247;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_247 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_248 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_248 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_248;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_248 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_249 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_249 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_249;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_249 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_25 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_25 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_25;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_25 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_250 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_250 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_250;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_250 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_251 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_251 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_251;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_251 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_252 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_252 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_252;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_252 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_253 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_253 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_253;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_253 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_254 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_254 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_254;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_254 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_255 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_255 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_255;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_255 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_256 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_256 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_256;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_256 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_257 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_257 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_257;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_257 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_258 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_258 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_258;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_258 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_259 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_259 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_259;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_259 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_26 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_26 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_26;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_26 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_260 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_260 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_260;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_260 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_261 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_261 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_261;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_261 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_262 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_262 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_262;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_262 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_263 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_263 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_263;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_263 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_264 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_264 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_264;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_264 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_265 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_265 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_265;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_265 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_266 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_266 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_266;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_266 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_267 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_267 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_267;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_267 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_268 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_268 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_268;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_268 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_269 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_269 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_269;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_269 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_27 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_27 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_27;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_27 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_270 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_270 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_270;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_270 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_271 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_271 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_271;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_271 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_272 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_272 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_272;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_272 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_273 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_273 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_273;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_273 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_274 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_274 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_274;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_274 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_275 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_275 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_275;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_275 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_276 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_276 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_276;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_276 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_277 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_277 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_277;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_277 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_278 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_278 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_278;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_278 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_279 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_279 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_279;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_279 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_28 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_28 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_28;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_28 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_280 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_280 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_280;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_280 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_281 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_281 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_281;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_281 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_282 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_282 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_282;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_282 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_283 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_283 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_283;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_283 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_284 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_284 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_284;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_284 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_285 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_285 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_285;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_285 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_286 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_286 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_286;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_286 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_287 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_287 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_287;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_287 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_288 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_288 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_288;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_288 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_289 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_289 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_289;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_289 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_29 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_29 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_29;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_29 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_290 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_290 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_290;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_290 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_291 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_291 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_291;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_291 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_292 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_292 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_292;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_292 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_293 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_293 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_293;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_293 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_294 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_294 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_294;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_294 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_295 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_295 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_295;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_295 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_296 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_296 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_296;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_296 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_297 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_297 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_297;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_297 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_298 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_298 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_298;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_298 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_299 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_299 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_299;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_299 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_30 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_30 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_30;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_30 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_300 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_300 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_300;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_300 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_301 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_301 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_301;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_301 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_302 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_302 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_302;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_302 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_303 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_303 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_303;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_303 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_304 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_304 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_304;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_304 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_305 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_305 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_305;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_305 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_306 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_306 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_306;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_306 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_307 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_307 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_307;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_307 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_308 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_308 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_308;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_308 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_309 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_309 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_309;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_309 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_31 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_31 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_31;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_31 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_310 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_310 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_310;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_310 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_311 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_311 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_311;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_311 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_312 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_312 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_312;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_312 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_313 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_313 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_313;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_313 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_314 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_314 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_314;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_314 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_315 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_315 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_315;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_315 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_316 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_316 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_316;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_316 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_317 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_317 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_317;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_317 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_318 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_318 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_318;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_318 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_319 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_319 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_319;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_319 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_32 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_32 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_32;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_32 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_320 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_320 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_320;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_320 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_321 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_321 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_321;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_321 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_322 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_322 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_322;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_322 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_323 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_323 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_323;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_323 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_324 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_324 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_324;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_324 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_325 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_325 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_325;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_325 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_326 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_326 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_326;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_326 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_327 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_327 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_327;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_327 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_328 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_328 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_328;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_328 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_329 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_329 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_329;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_329 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_33 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_33 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_33;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_33 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_330 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_330 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_330;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_330 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_331 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_331 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_331;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_331 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_332 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_332 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_332;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_332 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_333 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_333 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_333;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_333 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_334 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_334 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_334;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_334 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_335 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_335 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_335;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_335 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_336 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_336 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_336;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_336 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_337 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_337 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_337;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_337 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_338 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_338 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_338;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_338 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_339 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_339 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_339;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_339 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_34 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_34 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_34;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_34 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_340 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_340 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_340;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_340 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_341 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_341 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_341;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_341 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_342 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_342 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_342;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_342 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_343 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_343 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_343;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_343 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_344 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_344 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_344;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_344 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_345 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_345 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_345;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_345 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_346 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_346 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_346;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_346 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_347 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_347 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_347;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_347 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_348 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_348 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_348;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_348 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_349 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_349 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_349;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_349 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_35 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_35 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_35;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_35 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_350 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_350 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_350;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_350 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_351 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_351 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_351;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_351 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_352 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_352 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_352;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_352 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_353 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_353 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_353;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_353 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_354 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_354 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_354;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_354 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_355 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_355 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_355;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_355 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_356 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_356 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_356;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_356 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_357 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_357 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_357;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_357 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_358 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_358 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_358;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_358 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_359 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_359 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_359;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_359 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_36 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_36 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_36;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_36 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_360 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_360 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_360;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_360 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_361 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_361 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_361;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_361 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_362 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_362 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_362;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_362 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_363 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_363 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_363;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_363 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_364 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_364 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_364;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_364 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_365 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_365 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_365;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_365 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_366 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_366 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_366;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_366 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_367 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_367 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_367;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_367 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_368 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_368 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_368;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_368 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_369 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_369 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_369;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_369 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_37 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_37 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_37;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_37 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_370 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_370 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_370;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_370 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_371 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_371 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_371;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_371 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_372 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_372 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_372;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_372 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_373 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_373 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_373;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_373 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_374 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_374 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_374;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_374 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_375 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_375 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_375;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_375 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_376 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_376 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_376;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_376 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_377 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_377 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_377;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_377 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_378 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_378 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_378;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_378 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_379 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_379 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_379;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_379 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_38 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_38 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_38;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_38 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_380 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_380 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_380;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_380 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_381 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_381 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_381;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_381 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_382 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_382 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_382;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_382 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_383 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_383 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_383;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_383 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_384 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_384 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_384;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_384 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_385 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_385 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_385;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_385 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_386 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_386 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_386;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_386 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_387 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_387 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_387;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_387 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_388 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_388 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_388;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_388 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_389 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_389 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_389;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_389 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_39 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_39 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_39;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_39 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_390 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_390 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_390;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_390 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_391 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_391 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_391;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_391 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_392 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_392 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_392;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_392 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_393 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_393 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_393;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_393 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_394 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_394 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_394;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_394 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_395 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_395 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_395;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_395 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_396 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_396 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_396;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_396 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_397 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_397 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_397;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_397 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_398 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_398 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_398;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_398 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_399 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_399 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_399;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_399 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_40 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_40 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_40;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_40 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_400 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_400 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_400;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_400 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_401 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_401 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_401;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_401 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_402 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_402 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_402;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_402 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_403 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_403 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_403;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_403 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_404 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_404 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_404;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_404 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_405 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_405 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_405;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_405 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_406 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_406 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_406;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_406 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_407 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_407 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_407;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_407 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_408 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_408 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_408;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_408 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_409 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_409 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_409;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_409 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_41 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_41 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_41;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_41 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_410 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_410 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_410;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_410 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_411 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_411 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_411;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_411 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_412 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_412 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_412;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_412 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_413 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_413 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_413;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_413 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_414 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_414 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_414;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_414 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_415 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_415 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_415;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_415 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_416 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_416 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_416;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_416 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_417 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_417 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_417;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_417 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_418 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_418 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_418;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_418 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_419 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_419 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_419;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_419 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_42 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_42 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_42;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_42 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_420 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_420 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_420;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_420 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_421 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_421 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_421;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_421 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_422 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_422 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_422;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_422 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_423 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_423 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_423;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_423 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_424 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_424 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_424;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_424 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_425 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_425 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_425;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_425 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_426 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_426 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_426;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_426 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_427 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_427 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_427;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_427 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_428 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_428 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_428;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_428 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_429 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_429 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_429;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_429 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_43 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_43 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_43;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_43 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_430 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_430 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_430;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_430 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_431 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_431 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_431;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_431 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_432 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_432 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_432;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_432 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_433 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_433 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_433;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_433 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_434 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_434 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_434;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_434 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_435 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_435 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_435;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_435 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_436 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_436 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_436;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_436 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_437 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_437 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_437;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_437 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_438 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_438 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_438;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_438 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_439 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_439 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_439;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_439 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_44 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_44 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_44;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_44 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_440 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_440 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_440;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_440 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_441 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_441 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_441;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_441 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_442 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_442 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_442;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_442 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_443 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_443 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_443;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_443 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_444 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_444 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_444;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_444 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_445 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_445 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_445;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_445 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_446 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_446 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_446;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_446 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_447 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_447 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_447;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_447 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_448 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_448 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_448;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_448 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_449 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_449 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_449;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_449 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_45 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_45 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_45;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_45 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_450 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_450 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_450;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_450 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_451 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_451 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_451;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_451 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_452 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_452 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_452;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_452 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_453 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_453 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_453;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_453 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_454 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_454 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_454;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_454 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_455 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_455 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_455;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_455 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_456 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_456 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_456;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_456 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_457 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_457 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_457;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_457 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_458 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_458 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_458;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_458 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_459 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_459 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_459;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_459 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_46 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_46 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_46;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_46 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_460 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_460 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_460;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_460 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_461 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_461 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_461;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_461 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_462 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_462 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_462;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_462 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_463 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_463 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_463;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_463 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_464 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_464 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_464;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_464 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_465 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_465 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_465;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_465 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_466 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_466 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_466;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_466 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_467 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_467 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_467;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_467 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_468 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_468 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_468;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_468 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_469 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_469 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_469;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_469 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_47 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_47 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_47;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_47 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_470 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_470 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_470;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_470 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_471 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_471 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_471;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_471 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_472 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_472 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_472;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_472 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_473 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_473 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_473;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_473 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_474 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_474 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_474;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_474 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_475 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_475 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_475;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_475 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_476 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_476 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_476;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_476 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_477 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_477 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_477;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_477 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_478 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_478 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_478;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_478 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_479 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_479 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_479;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_479 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_48 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_48 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_48;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_48 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_480 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_480 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_480;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_480 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_481 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_481 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_481;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_481 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_482 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_482 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_482;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_482 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_483 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_483 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_483;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_483 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_484 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_484 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_484;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_484 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_485 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_485 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_485;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_485 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_486 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_486 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_486;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_486 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_487 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_487 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_487;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_487 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_488 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_488 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_488;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_488 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_489 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_489 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_489;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_489 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_49 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_49 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_49;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_49 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_490 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_490 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_490;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_490 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_491 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_491 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_491;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_491 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_492 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_492 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_492;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_492 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_493 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_493 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_493;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_493 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_494 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_494 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_494;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_494 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_495 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_495 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_495;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_495 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_496 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_496 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_496;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_496 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_497 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_497 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_497;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_497 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_498 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_498 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_498;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_498 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_499 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_499 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_499;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_499 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_50 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_50 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_50;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_50 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_500 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_500 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_500;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_500 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_501 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_501 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_501;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_501 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_502 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_502 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_502;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_502 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_503 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_503 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_503;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_503 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_504 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_504 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_504;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_504 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_505 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_505 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_505;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_505 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_506 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_506 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_506;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_506 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_507 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_507 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_507;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_507 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_508 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_508 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_508;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_508 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_509 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_509 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_509;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_509 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_51 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_51 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_51;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_51 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_510 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_510 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_510;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_510 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_511 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_511 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_511;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_511 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_512 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_512 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_512;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_512 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_513 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_513 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_513;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_513 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_514 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_514 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_514;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_514 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_515 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_515 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_515;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_515 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_516 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_516 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_516;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_516 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_517 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_517 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_517;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_517 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_518 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_518 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_518;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_518 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_519 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_519 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_519;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_519 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_52 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_52 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_52;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_52 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_520 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_520 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_520;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_520 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_521 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_521 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_521;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_521 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_522 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_522 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_522;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_522 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_523 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_523 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_523;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_523 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_524 is
  port (
    \out\ : out STD_LOGIC;
    \in0__0\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_524 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_524;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_524 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in0__0\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_525 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_525 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_525;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_525 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_53 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_53 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_53;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_53 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_54 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_54 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_54;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_54 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_55 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_55 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_55;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_55 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_56 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_56 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_56;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_56 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_57 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_57 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_57;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_57 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_58 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_58 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_58;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_58 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_59 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_59 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_59;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_59 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_60 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_60 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_60;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_60 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_61 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_61 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_61;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_61 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_62 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_62 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_62;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_62 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_63 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_63 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_63;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_63 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_64 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_64 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_64;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_64 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_65 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_65 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_65;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_65 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_66 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_66 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_66;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_66 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_67 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_67 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_67;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_67 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_68 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_68 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_68;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_68 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_69 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_69 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_69;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_69 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_70 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_70 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_70;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_70 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_71 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_71 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_71;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_71 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_72 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_72 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_72;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_72 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_73 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_73 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_73;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_73 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_74 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_74 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_74;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_74 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_75 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_75 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_75;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_75 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_76 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_76 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_76;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_76 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_77 is
  port (
    \out\ : out STD_LOGIC;
    \in\ : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_77 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_77;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_77 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => \in\,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_78 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_78 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_78;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_78 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_79 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_79 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_79;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_79 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_80 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_80 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_80;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_80 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_81 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_81 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_81;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_81 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_82 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_82 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_82;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_82 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_83 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_83 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_83;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_83 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_84 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_84 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_84;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_84 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_85 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_85 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_85;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_85 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_86 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_86 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_86;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_86 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_87 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_87 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_87;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_87 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_88 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_88 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_88;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_88 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_89 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_89 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_89;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_89 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_90 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_90 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_90;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_90 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_91 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_91 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_91;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_91 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_92 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_92 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_92;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_92 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_93 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_93 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_93;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_93 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_94 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_94 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_94;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_94 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_95 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_95 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_95;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_95 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_96 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_96 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_96;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_96 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_97 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_97 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_97;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_97 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_98 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_98 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_98;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_98 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PDL_Coarse_99 is
  port (
    \out\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    ctr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PDL_Coarse_99 : entity is "PDL_Coarse";
end long_puf_long_puf_0_0_PDL_Coarse_99;

architecture STRUCTURE of long_puf_long_puf_0_0_PDL_Coarse_99 is
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of Coarse : label is "PRIMITIVE";
begin
Coarse: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555555555555"
    )
        port map (
      I0 => in0,
      I1 => ctr,
      I2 => ctr,
      I3 => ctr,
      I4 => ctr,
      I5 => ctr,
      O => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_Coarse_Tune_v2 is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of long_puf_long_puf_0_0_Coarse_Tune_v2 : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_Coarse_Tune_v2 : entity is "Coarse_Tune_v2";
end long_puf_long_puf_0_0_Coarse_Tune_v2;

architecture STRUCTURE of long_puf_long_puf_0_0_Coarse_Tune_v2 is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_494
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_495
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_496
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_497
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_498
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_499
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_500
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_501
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_502
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_503
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_504
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_505
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_506
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_507
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_508
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_509
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_510
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_511
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_512
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_513
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_514
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_515
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_516
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_517
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_518
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_519
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_520
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_521
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_522
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_523
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_524
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_525
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__1\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__1\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__1\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__1\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__1\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_15
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_16
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_17
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_18
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_19
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_20
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_21
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_22
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_23
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_24
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_25
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_26
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_27
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_28
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_29
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_30
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_31
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_32
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_33
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_34
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_35
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_36
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_37
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_38
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_39
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_40
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_41
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_42
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_43
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_44
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_45
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__10\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__10\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__10\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__10\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__10\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_398
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_399
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_400
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_401
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_402
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_403
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_404
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_405
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_406
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_407
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_408
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_409
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_410
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_411
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_412
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_413
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_414
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_415
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_416
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_417
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_418
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_419
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_420
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_421
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_422
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_423
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_424
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_425
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_426
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_427
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_428
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_429
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__11\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__11\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__11\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__11\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__11\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_174
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_175
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_176
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_177
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_178
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_179
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_180
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_181
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_182
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_183
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_184
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_185
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_186
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_187
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_188
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_189
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_190
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_191
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_192
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_193
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_194
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_195
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_196
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_197
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_198
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_199
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_200
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_201
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_202
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_203
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_204
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_205
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__12\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__12\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__12\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__12\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__12\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_430
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_431
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_432
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_433
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_434
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_435
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_436
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_437
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_438
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_439
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_440
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_441
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_442
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_443
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_444
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_445
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_446
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_447
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_448
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_449
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_450
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_451
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_452
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_453
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_454
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_455
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_456
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_457
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_458
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_459
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_460
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_461
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__13\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__13\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__13\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__13\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__13\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_206
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_207
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_208
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_209
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_210
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_211
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_212
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_213
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_214
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_215
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_216
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_217
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_218
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_219
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_220
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_221
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_222
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_223
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_224
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_225
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_226
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_227
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_228
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_229
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_230
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_231
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_232
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_233
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_234
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_235
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_236
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_237
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__14\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__14\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__14\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__14\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__14\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_462
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_463
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_464
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_465
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_466
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_467
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_468
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_469
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_470
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_471
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_472
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_473
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_474
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_475
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_476
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_477
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_478
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_479
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_480
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_481
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_482
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_483
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_484
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_485
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_486
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_487
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_488
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_489
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_490
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_491
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_492
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_493
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__15\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__15\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__15\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__15\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__15\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_238
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_239
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_240
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_241
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_242
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_243
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_244
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_245
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_246
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_247
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_248
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_249
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_250
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_251
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_252
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_253
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_254
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_255
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_256
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_257
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_258
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_259
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_260
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_261
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_262
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_263
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_264
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_265
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_266
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_267
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_268
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_269
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__2\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__2\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__2\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__2\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__2\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_270
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_271
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_272
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_273
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_274
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_275
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_276
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_277
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_278
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_279
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_280
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_281
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_282
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_283
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_284
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_285
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_286
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_287
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_288
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_289
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_290
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_291
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_292
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_293
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_294
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_295
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_296
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_297
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_298
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_299
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_300
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_301
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__3\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__3\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__3\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__3\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__3\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_46
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_47
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_48
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_49
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_50
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_51
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_52
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_53
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_54
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_55
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_56
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_57
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_58
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_59
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_60
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_61
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_62
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_63
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_64
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_65
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_66
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_67
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_68
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_69
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_70
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_71
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_72
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_73
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_74
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_75
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_76
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_77
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__4\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__4\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__4\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__4\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__4\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_302
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_303
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_304
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_305
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_306
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_307
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_308
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_309
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_310
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_311
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_312
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_313
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_314
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_315
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_316
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_317
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_318
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_319
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_320
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_321
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_322
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_323
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_324
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_325
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_326
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_327
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_328
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_329
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_330
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_331
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_332
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_333
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__5\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__5\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__5\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__5\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__5\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_78
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_79
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_80
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_81
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_82
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_83
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_84
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_85
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_86
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_87
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_88
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_89
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_90
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_91
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_92
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_93
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_94
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_95
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_96
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_97
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_98
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_99
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_100
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_101
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_102
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_103
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_104
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_105
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_106
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_107
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_108
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_109
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__6\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__6\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__6\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__6\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__6\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_334
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_335
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_336
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_337
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_338
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_339
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_340
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_341
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_342
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_343
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_344
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_345
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_346
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_347
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_348
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_349
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_350
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_351
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_352
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_353
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_354
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_355
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_356
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_357
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_358
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_359
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_360
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_361
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_362
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_363
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_364
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_365
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__7\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__7\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__7\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__7\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__7\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_110
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_111
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_112
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_113
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_114
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_115
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_116
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_117
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_118
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_119
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_120
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_121
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_122
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_123
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_124
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_125
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_126
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_127
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_128
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_129
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_130
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_131
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_132
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_133
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_134
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_135
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_136
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_137
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_138
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_139
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_140
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_141
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__8\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__8\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__8\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__8\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__8\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_366
     port map (
      ctr => tune(0),
      \in0__0\ => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_367
     port map (
      ctr => tune(10),
      \in0__0\ => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_368
     port map (
      ctr => tune(11),
      \in0__0\ => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_369
     port map (
      ctr => tune(12),
      \in0__0\ => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_370
     port map (
      ctr => tune(13),
      \in0__0\ => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_371
     port map (
      ctr => tune(14),
      \in0__0\ => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_372
     port map (
      ctr => tune(15),
      \in0__0\ => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_373
     port map (
      ctr => tune(16),
      \in0__0\ => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_374
     port map (
      ctr => tune(17),
      \in0__0\ => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_375
     port map (
      ctr => tune(18),
      \in0__0\ => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_376
     port map (
      ctr => tune(19),
      \in0__0\ => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_377
     port map (
      ctr => tune(1),
      \in0__0\ => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_378
     port map (
      ctr => tune(20),
      \in0__0\ => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_379
     port map (
      ctr => tune(21),
      \in0__0\ => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_380
     port map (
      ctr => tune(22),
      \in0__0\ => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_381
     port map (
      ctr => tune(23),
      \in0__0\ => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_382
     port map (
      ctr => tune(24),
      \in0__0\ => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_383
     port map (
      ctr => tune(25),
      \in0__0\ => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_384
     port map (
      ctr => tune(26),
      \in0__0\ => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_385
     port map (
      ctr => tune(27),
      \in0__0\ => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_386
     port map (
      ctr => tune(28),
      \in0__0\ => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_387
     port map (
      ctr => tune(29),
      \in0__0\ => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_388
     port map (
      ctr => tune(2),
      \in0__0\ => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_389
     port map (
      ctr => tune(30),
      \in0__0\ => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_390
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_391
     port map (
      ctr => tune(3),
      \in0__0\ => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_392
     port map (
      ctr => tune(4),
      \in0__0\ => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_393
     port map (
      ctr => tune(5),
      \in0__0\ => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_394
     port map (
      ctr => tune(6),
      \in0__0\ => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_395
     port map (
      ctr => tune(7),
      \in0__0\ => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_396
     port map (
      ctr => tune(8),
      \in0__0\ => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_397
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \long_puf_long_puf_0_0_Coarse_Tune_v2__9\ is
  port (
    \in\ : in STD_LOGIC;
    tune : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \out\ : out STD_LOGIC
  );
  attribute N : integer;
  attribute N of \long_puf_long_puf_0_0_Coarse_Tune_v2__9\ : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \long_puf_long_puf_0_0_Coarse_Tune_v2__9\ : entity is "Coarse_Tune_v2";
end \long_puf_long_puf_0_0_Coarse_Tune_v2__9\;

architecture STRUCTURE of \long_puf_long_puf_0_0_Coarse_Tune_v2__9\ is
  signal c : STD_LOGIC_VECTOR ( 31 downto 1 );
  attribute S : string;
  attribute S of \in\ : signal is "YES";
  attribute keep : string;
  attribute keep of \in\ : signal is "true";
  attribute S of tune : signal is "YES";
  attribute keep of tune : signal is "true";
begin
\Coarse[0].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_142
     port map (
      ctr => tune(0),
      in0 => c(1),
      \out\ => \out\
    );
\Coarse[10].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_143
     port map (
      ctr => tune(10),
      in0 => c(11),
      \out\ => c(10)
    );
\Coarse[11].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_144
     port map (
      ctr => tune(11),
      in0 => c(12),
      \out\ => c(11)
    );
\Coarse[12].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_145
     port map (
      ctr => tune(12),
      in0 => c(13),
      \out\ => c(12)
    );
\Coarse[13].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_146
     port map (
      ctr => tune(13),
      in0 => c(14),
      \out\ => c(13)
    );
\Coarse[14].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_147
     port map (
      ctr => tune(14),
      in0 => c(15),
      \out\ => c(14)
    );
\Coarse[15].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_148
     port map (
      ctr => tune(15),
      in0 => c(16),
      \out\ => c(15)
    );
\Coarse[16].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_149
     port map (
      ctr => tune(16),
      in0 => c(17),
      \out\ => c(16)
    );
\Coarse[17].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_150
     port map (
      ctr => tune(17),
      in0 => c(18),
      \out\ => c(17)
    );
\Coarse[18].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_151
     port map (
      ctr => tune(18),
      in0 => c(19),
      \out\ => c(18)
    );
\Coarse[19].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_152
     port map (
      ctr => tune(19),
      in0 => c(20),
      \out\ => c(19)
    );
\Coarse[1].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_153
     port map (
      ctr => tune(1),
      in0 => c(2),
      \out\ => c(1)
    );
\Coarse[20].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_154
     port map (
      ctr => tune(20),
      in0 => c(21),
      \out\ => c(20)
    );
\Coarse[21].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_155
     port map (
      ctr => tune(21),
      in0 => c(22),
      \out\ => c(21)
    );
\Coarse[22].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_156
     port map (
      ctr => tune(22),
      in0 => c(23),
      \out\ => c(22)
    );
\Coarse[23].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_157
     port map (
      ctr => tune(23),
      in0 => c(24),
      \out\ => c(23)
    );
\Coarse[24].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_158
     port map (
      ctr => tune(24),
      in0 => c(25),
      \out\ => c(24)
    );
\Coarse[25].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_159
     port map (
      ctr => tune(25),
      in0 => c(26),
      \out\ => c(25)
    );
\Coarse[26].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_160
     port map (
      ctr => tune(26),
      in0 => c(27),
      \out\ => c(26)
    );
\Coarse[27].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_161
     port map (
      ctr => tune(27),
      in0 => c(28),
      \out\ => c(27)
    );
\Coarse[28].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_162
     port map (
      ctr => tune(28),
      in0 => c(29),
      \out\ => c(28)
    );
\Coarse[29].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_163
     port map (
      ctr => tune(29),
      in0 => c(30),
      \out\ => c(29)
    );
\Coarse[2].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_164
     port map (
      ctr => tune(2),
      in0 => c(3),
      \out\ => c(2)
    );
\Coarse[30].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_165
     port map (
      ctr => tune(30),
      in0 => c(31),
      \out\ => c(30)
    );
\Coarse[31].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_166
     port map (
      ctr => tune(31),
      \in\ => \in\,
      \out\ => c(31)
    );
\Coarse[3].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_167
     port map (
      ctr => tune(3),
      in0 => c(4),
      \out\ => c(3)
    );
\Coarse[4].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_168
     port map (
      ctr => tune(4),
      in0 => c(5),
      \out\ => c(4)
    );
\Coarse[5].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_169
     port map (
      ctr => tune(5),
      in0 => c(6),
      \out\ => c(5)
    );
\Coarse[6].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_170
     port map (
      ctr => tune(6),
      in0 => c(7),
      \out\ => c(6)
    );
\Coarse[7].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_171
     port map (
      ctr => tune(7),
      in0 => c(8),
      \out\ => c(7)
    );
\Coarse[8].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_172
     port map (
      ctr => tune(8),
      in0 => c(9),
      \out\ => c(8)
    );
\Coarse[9].PC\: entity work.long_puf_long_puf_0_0_PDL_Coarse_173
     port map (
      ctr => tune(9),
      \in\ => c(10),
      \out\ => c(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.long_puf_long_puf_0_0_Coarse_Tune_v2
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_0 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_0 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_0;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_0 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__14\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_1 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_1 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_1;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_1 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__12\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_10 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_10 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_10;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_10 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__9\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_11 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_11 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_11;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_11 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__7\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_3(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_12 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_12 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_12;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_12 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__5\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_3(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_13 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_13 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_13;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_13 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__3\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_4(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_14 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_14 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_14;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_14 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__1\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_4(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_2 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_2 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_2;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_2 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__10\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_3 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_3 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_3;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_3 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__8\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_3(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_4 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_3 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_4 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_4;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_4 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__6\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_3(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_5 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_5 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_5;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_5 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__4\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_4(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_6 is
  port (
    \out\ : out STD_LOGIC;
    out_bottom : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_btm_4 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_6 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_6;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_6 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__2\
     port map (
      \in\ => out_bottom(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_btm_4(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_7 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_7 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_7;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_7 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__15\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_8 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_8 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_8;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_8 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__13\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_1(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF_unit_v2_9 is
  port (
    \out\ : out STD_LOGIC;
    out_top : in STD_LOGIC_VECTOR ( 0 to 0 );
    tune_top_2 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF_unit_v2_9 : entity is "PUF_unit_v2";
end long_puf_long_puf_0_0_PUF_unit_v2_9;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF_unit_v2_9 is
  attribute N : integer;
  attribute N of Tune : label is 32;
begin
Tune: entity work.\long_puf_long_puf_0_0_Coarse_Tune_v2__11\
     port map (
      \in\ => out_top(0),
      \out\ => \out\,
      tune(31 downto 0) => tune_top_2(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0_PUF is
  port (
    out_top : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_bottom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    response : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tune_top_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    challenge2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    challenge1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of long_puf_long_puf_0_0_PUF : entity is "PUF";
end long_puf_long_puf_0_0_PUF;

architecture STRUCTURE of long_puf_long_puf_0_0_PUF is
  signal bottomw_0 : STD_LOGIC;
  signal bottomw_1 : STD_LOGIC;
  signal bottomw_2 : STD_LOGIC;
  signal bottomw_3 : STD_LOGIC;
  signal bottomw_4 : STD_LOGIC;
  signal bottomw_5 : STD_LOGIC;
  signal bottomw_6 : STD_LOGIC;
  signal bottomw_7 : STD_LOGIC;
  signal \^out_bottom\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out_top\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal topw_0 : STD_LOGIC;
  signal topw_1 : STD_LOGIC;
  signal topw_2 : STD_LOGIC;
  signal topw_3 : STD_LOGIC;
  signal topw_4 : STD_LOGIC;
  signal topw_5 : STD_LOGIC;
  signal topw_6 : STD_LOGIC;
  signal topw_7 : STD_LOGIC;
  signal NLW_in0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_in0_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_in0_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_in0_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_in0_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 8 );
  signal NLW_in0_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_in0__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_in0__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_in0__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_in0__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_in0__0_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 8 );
  signal \NLW_in0__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of arbiter0 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of arbiter0 : label is "FD";
  attribute BOX_TYPE of arbiter1 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter1 : label is "FD";
  attribute BOX_TYPE of arbiter2 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter2 : label is "FD";
  attribute BOX_TYPE of arbiter3 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter3 : label is "FD";
  attribute BOX_TYPE of arbiter4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter4 : label is "FD";
  attribute BOX_TYPE of arbiter5 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter5 : label is "FD";
  attribute BOX_TYPE of arbiter6 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter6 : label is "FD";
  attribute BOX_TYPE of arbiter7 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of arbiter7 : label is "FD";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of in0 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \in0__0\ : label is "{SYNTH-13 {cell *THIS*}}";
begin
  out_bottom(7 downto 0) <= \^out_bottom\(7 downto 0);
  out_top(7 downto 0) <= \^out_top\(7 downto 0);
arbiter0: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_0,
      CE => '1',
      D => bottomw_0,
      Q => response(0),
      R => '0'
    );
arbiter1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_1,
      CE => '1',
      D => bottomw_1,
      Q => response(1),
      R => '0'
    );
arbiter2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_2,
      CE => '1',
      D => bottomw_2,
      Q => response(2),
      R => '0'
    );
arbiter3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_3,
      CE => '1',
      D => bottomw_3,
      Q => response(3),
      R => '0'
    );
arbiter4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_4,
      CE => '1',
      D => bottomw_4,
      Q => response(4),
      R => '0'
    );
arbiter5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_5,
      CE => '1',
      D => bottomw_5,
      Q => response(5),
      R => '0'
    );
arbiter6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_6,
      CE => '1',
      D => bottomw_6,
      Q => response(6),
      R => '0'
    );
arbiter7: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => topw_7,
      CE => '1',
      D => bottomw_7,
      Q => response(7),
      R => '0'
    );
bottom0: entity work.long_puf_long_puf_0_0_PUF_unit_v2
     port map (
      \out\ => bottomw_0,
      out_bottom(0) => \^out_bottom\(0),
      tune_btm_1(31 downto 0) => tune_btm_1(31 downto 0)
    );
bottom1: entity work.long_puf_long_puf_0_0_PUF_unit_v2_0
     port map (
      \out\ => bottomw_1,
      out_bottom(0) => \^out_bottom\(1),
      tune_btm_1(31 downto 0) => tune_btm_1(31 downto 0)
    );
bottom2: entity work.long_puf_long_puf_0_0_PUF_unit_v2_1
     port map (
      \out\ => bottomw_2,
      out_bottom(0) => \^out_bottom\(2),
      tune_btm_2(31 downto 0) => tune_btm_2(31 downto 0)
    );
bottom3: entity work.long_puf_long_puf_0_0_PUF_unit_v2_2
     port map (
      \out\ => bottomw_3,
      out_bottom(0) => \^out_bottom\(3),
      tune_btm_2(31 downto 0) => tune_btm_2(31 downto 0)
    );
bottom4: entity work.long_puf_long_puf_0_0_PUF_unit_v2_3
     port map (
      \out\ => bottomw_4,
      out_bottom(0) => \^out_bottom\(4),
      tune_btm_3(31 downto 0) => tune_btm_3(31 downto 0)
    );
bottom5: entity work.long_puf_long_puf_0_0_PUF_unit_v2_4
     port map (
      \out\ => bottomw_5,
      out_bottom(0) => \^out_bottom\(5),
      tune_btm_3(31 downto 0) => tune_btm_3(31 downto 0)
    );
bottom6: entity work.long_puf_long_puf_0_0_PUF_unit_v2_5
     port map (
      \out\ => bottomw_6,
      out_bottom(0) => \^out_bottom\(6),
      tune_btm_4(31 downto 0) => tune_btm_4(31 downto 0)
    );
bottom7: entity work.long_puf_long_puf_0_0_PUF_unit_v2_6
     port map (
      \out\ => bottomw_7,
      out_bottom(0) => \^out_bottom\(7),
      tune_btm_4(31 downto 0) => tune_btm_4(31 downto 0)
    );
in0: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => challenge1(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_in0_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => challenge2(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_in0_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_in0_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_in0_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_in0_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_in0_OVERFLOW_UNCONNECTED,
      P(47 downto 8) => NLW_in0_P_UNCONNECTED(47 downto 8),
      P(7 downto 0) => \^out_top\(7 downto 0),
      PATTERNBDETECT => NLW_in0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_in0_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_in0_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_in0_UNDERFLOW_UNCONNECTED
    );
\in0__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 4) => B"00000000000000000000000000",
      A(3 downto 0) => challenge2(3 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_in0__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => challenge1(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_in0__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_in0__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_in0__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_in0__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_in0__0_OVERFLOW_UNCONNECTED\,
      P(47 downto 8) => \NLW_in0__0_P_UNCONNECTED\(47 downto 8),
      P(7 downto 0) => \^out_bottom\(7 downto 0),
      PATTERNBDETECT => \NLW_in0__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_in0__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_in0__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_in0__0_UNDERFLOW_UNCONNECTED\
    );
top0: entity work.long_puf_long_puf_0_0_PUF_unit_v2_7
     port map (
      \out\ => topw_0,
      out_top(0) => \^out_top\(0),
      tune_top_1(31 downto 0) => tune_top_1(31 downto 0)
    );
top1: entity work.long_puf_long_puf_0_0_PUF_unit_v2_8
     port map (
      \out\ => topw_1,
      out_top(0) => \^out_top\(1),
      tune_top_1(31 downto 0) => tune_top_1(31 downto 0)
    );
top2: entity work.long_puf_long_puf_0_0_PUF_unit_v2_9
     port map (
      \out\ => topw_2,
      out_top(0) => \^out_top\(2),
      tune_top_2(31 downto 0) => tune_top_2(31 downto 0)
    );
top3: entity work.long_puf_long_puf_0_0_PUF_unit_v2_10
     port map (
      \out\ => topw_3,
      out_top(0) => \^out_top\(3),
      tune_top_2(31 downto 0) => tune_top_2(31 downto 0)
    );
top4: entity work.long_puf_long_puf_0_0_PUF_unit_v2_11
     port map (
      \out\ => topw_4,
      out_top(0) => \^out_top\(4),
      tune_top_3(31 downto 0) => tune_top_3(31 downto 0)
    );
top5: entity work.long_puf_long_puf_0_0_PUF_unit_v2_12
     port map (
      \out\ => topw_5,
      out_top(0) => \^out_top\(5),
      tune_top_3(31 downto 0) => tune_top_3(31 downto 0)
    );
top6: entity work.long_puf_long_puf_0_0_PUF_unit_v2_13
     port map (
      \out\ => topw_6,
      out_top(0) => \^out_top\(6),
      tune_top_4(31 downto 0) => tune_top_4(31 downto 0)
    );
top7: entity work.long_puf_long_puf_0_0_PUF_unit_v2_14
     port map (
      \out\ => topw_7,
      out_top(0) => \^out_top\(7),
      tune_top_4(31 downto 0) => tune_top_4(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity long_puf_long_puf_0_0 is
  port (
    challenge1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    challenge2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tune_top_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_top_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_3 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tune_btm_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    response : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_top : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_bottom : out STD_LOGIC_VECTOR ( 7 downto 0 );
    start : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of long_puf_long_puf_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of long_puf_long_puf_0_0 : entity is "long_puf_long_puf_0_0,PUF,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of long_puf_long_puf_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of long_puf_long_puf_0_0 : entity is "PUF,Vivado 2017.4";
end long_puf_long_puf_0_0;

architecture STRUCTURE of long_puf_long_puf_0_0 is
begin
inst: entity work.long_puf_long_puf_0_0_PUF
     port map (
      challenge1(3 downto 0) => challenge1(3 downto 0),
      challenge2(3 downto 0) => challenge2(3 downto 0),
      out_bottom(7 downto 0) => out_bottom(7 downto 0),
      out_top(7 downto 0) => out_top(7 downto 0),
      response(7 downto 0) => response(7 downto 0),
      tune_btm_1(31 downto 0) => tune_btm_1(31 downto 0),
      tune_btm_2(31 downto 0) => tune_btm_2(31 downto 0),
      tune_btm_3(31 downto 0) => tune_btm_3(31 downto 0),
      tune_btm_4(31 downto 0) => tune_btm_4(31 downto 0),
      tune_top_1(31 downto 0) => tune_top_1(31 downto 0),
      tune_top_2(31 downto 0) => tune_top_2(31 downto 0),
      tune_top_3(31 downto 0) => tune_top_3(31 downto 0),
      tune_top_4(31 downto 0) => tune_top_4(31 downto 0)
    );
end STRUCTURE;
