Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun 16 16:21:17 2017
| Host         : RyanPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Piano_Final_control_sets_placed.rpt
| Design       : Piano_Final
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           20 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |             416 |          104 |
| Yes          | No                    | No                     |              13 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             416 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------+----------------------------------+------------------+----------------+
|      Clock Signal     |    Enable Signal   |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+--------------------+----------------------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG | p_25_out[6]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[10]       |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[7]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[1]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[2]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[3]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[4]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[5]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | temp               |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[12]       |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[11]       |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[9]        |                                  |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | p_25_out[8]        |                                  |                1 |              1 |
|  OCT/CK/clk_1         |                    | clr_IBUF                         |                1 |              3 |
|  clk_100MHz_IBUF_BUFG |                    | clear                            |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[7][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[8][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[3][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[4][0]_i_1_n_4  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[5][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[1][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[10][0]_i_1_n_4 |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[2][0]_i_1_n_7  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[11][0]_i_1_n_7 |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[12][0]_i_1_n_7 |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[9][0]_i_1_n_4  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    | notes_counter_reg[6][0]_i_1_n_4  |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[4]  | octave_counter[4][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[5]  | octave_counter[5][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[6]  | octave_counter[6][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[10] | octave_counter[10][0]_i_1_n_0    |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[0]  | output_clks                      |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[11] | octave_counter[11][0]_i_1_n_0    |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[12] | octave_counter[12][0]_i_1_n_0    |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[1]  | octave_counter[1][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[2]  | octave_counter[2][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[3]  | octave_counter[3][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[9]  | octave_counter[9][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[8]  | octave_counter[8][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG | octave_counter[7]  | octave_counter[7][0]_i_1_n_0     |                8 |             32 |
|  clk_100MHz_IBUF_BUFG |                    |                                  |               20 |             39 |
+-----------------------+--------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    13 |
| 3      |                     1 |
| 16+    |                    27 |
+--------+-----------------------+


