#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a3277e32e0 .scope module, "Processor_tb" "Processor_tb" 2 7;
 .timescale -9 -12;
v000001a327853810_0 .net "alu_result", 7 0, L_000001a3277d3160;  1 drivers
v000001a327854710_0 .var "clk", 0 0;
v000001a3278539f0_0 .var "instruction", 7 0;
v000001a327853a90_0 .net "mem_data", 7 0, L_000001a3277d2fa0;  1 drivers
v000001a327854b70_0 .net "mem_read", 0 0, v000001a3277d1c00_0;  1 drivers
v000001a3278548f0_0 .net "mem_write", 0 0, v000001a3277d18e0_0;  1 drivers
v000001a3278543f0_0 .net "pc_out", 7 0, v000001a3277d1520_0;  1 drivers
v000001a327853bd0_0 .net "pc_write", 0 0, v000001a3277d17a0_0;  1 drivers
v000001a3278545d0_0 .net "reg_write", 0 0, v000001a3277d13e0_0;  1 drivers
v000001a3278547b0_0 .var "reset", 0 0;
v000001a327854c10_0 .net "zero", 0 0, L_000001a3277d3a90;  1 drivers
S_000001a3277e3470 .scope module, "uut" "Processor" 2 24, 3 8 0, S_000001a3277e32e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc_out";
    .port_info 3 /INPUT 8 "instruction";
    .port_info 4 /OUTPUT 8 "alu_result";
    .port_info 5 /OUTPUT 8 "mem_data";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "mem_read";
    .port_info 9 /OUTPUT 1 "pc_write";
    .port_info 10 /OUTPUT 1 "zero";
L_000001a3277d3160 .functor BUFZ 8, v000001a327854850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a3277d3a90 .functor BUFZ 1, L_000001a327855280, C4<0>, C4<0>, C4<0>;
L_000001a3277d2fa0 .functor BUFZ 8, v000001a327854cb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a3277d3010 .functor BUFZ 8, L_000001a3277d3780, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a3277d3240 .functor BUFZ 8, v000001a3277d1520_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a327853270_0 .net "ALU_op", 2 0, v000001a3277d1980_0;  1 drivers
v000001a327853b30_0 .net "address", 7 0, L_000001a3277d3240;  1 drivers
v000001a327853450_0 .net "alu_result", 7 0, L_000001a3277d3160;  alias, 1 drivers
v000001a327854030_0 .net "alu_result_internal", 7 0, v000001a327854850_0;  1 drivers
v000001a327853f90_0 .net "clk", 0 0, v000001a327854710_0;  1 drivers
RS_000001a3277fc6f8 .resolv tri, v000001a3277d10c0_0, v000001a3278539f0_0;
v000001a3278533b0_0 .net8 "instruction", 7 0, RS_000001a3277fc6f8;  2 drivers
v000001a3278538b0_0 .net "mem_data", 7 0, L_000001a3277d2fa0;  alias, 1 drivers
v000001a327853630_0 .net "mem_read", 0 0, v000001a3277d1c00_0;  alias, 1 drivers
v000001a327854990_0 .net "mem_read_data", 7 0, v000001a327854cb0_0;  1 drivers
v000001a327854350_0 .net "mem_write", 0 0, v000001a3277d18e0_0;  alias, 1 drivers
v000001a327854f30_0 .net "mem_write_data", 7 0, L_000001a3277d3010;  1 drivers
v000001a3278534f0_0 .net "pc_out", 7 0, v000001a3277d1520_0;  alias, 1 drivers
v000001a327854210_0 .net "pc_write", 0 0, v000001a3277d17a0_0;  alias, 1 drivers
v000001a327853590_0 .net "reg_data1", 7 0, L_000001a3277d39b0;  1 drivers
v000001a327854170_0 .net "reg_data2", 7 0, L_000001a3277d3780;  1 drivers
v000001a3278542b0_0 .net "reg_write", 0 0, v000001a3277d13e0_0;  alias, 1 drivers
v000001a327854d50_0 .net "reset", 0 0, v000001a3278547b0_0;  1 drivers
v000001a327854a30_0 .net "zero", 0 0, L_000001a3277d3a90;  alias, 1 drivers
v000001a327853090_0 .net "zero_internal", 0 0, L_000001a327855280;  1 drivers
L_000001a327856cc0 .part RS_000001a3277fc6f8, 2, 2;
L_000001a327855f00 .part RS_000001a3277fc6f8, 0, 2;
L_000001a327855be0 .part RS_000001a3277fc6f8, 2, 2;
S_000001a3277dfad0 .scope module, "CU" "ControlUnit" 3 74, 4 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_write";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "pc_write";
    .port_info 5 /OUTPUT 3 "ALU_op";
v000001a3277d1980_0 .var "ALU_op", 2 0;
v000001a3277d1b60_0 .net8 "instruction", 7 0, RS_000001a3277fc6f8;  alias, 2 drivers
v000001a3277d1c00_0 .var "mem_read", 0 0;
v000001a3277d18e0_0 .var "mem_write", 0 0;
v000001a3277d17a0_0 .var "pc_write", 0 0;
v000001a3277d13e0_0 .var "reg_write", 0 0;
E_000001a3277c9b20 .event anyedge, v000001a3277d1b60_0;
S_000001a3277d45b0 .scope module, "IR" "InstructionRegister" 3 48, 5 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "instruction_in";
    .port_info 2 /INPUT 1 "ir_write";
    .port_info 3 /OUTPUT 8 "instruction_out";
v000001a3277d1840_0 .net "clk", 0 0, v000001a327854710_0;  alias, 1 drivers
v000001a3277d1480_0 .net "instruction_in", 7 0, v000001a327854cb0_0;  alias, 1 drivers
v000001a3277d10c0_0 .var "instruction_out", 7 0;
L_000001a327890088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a3277d1a20_0 .net "ir_write", 0 0, L_000001a327890088;  1 drivers
E_000001a3277c8ce0 .event posedge, v000001a3277d1840_0;
S_000001a3277dfc60 .scope module, "PC" "ProgramCounter" 3 31, 6 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "pc_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /OUTPUT 8 "pc_out";
v000001a3277d1160_0 .net "clk", 0 0, v000001a327854710_0;  alias, 1 drivers
v000001a3277d0da0_0 .net "pc_in", 7 0, v000001a327854850_0;  alias, 1 drivers
v000001a3277d1520_0 .var "pc_out", 7 0;
v000001a3277d1ac0_0 .net "pc_write", 0 0, v000001a3277d17a0_0;  alias, 1 drivers
v000001a3277d0d00_0 .net "reset", 0 0, v000001a3278547b0_0;  alias, 1 drivers
E_000001a3277c99a0 .event posedge, v000001a3277d0d00_0, v000001a3277d1840_0;
S_000001a3277ef370 .scope module, "RB" "RegisterBank" 3 55, 7 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "read_reg1";
    .port_info 2 /INPUT 2 "read_reg2";
    .port_info 3 /INPUT 2 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /OUTPUT 8 "read_data1";
    .port_info 7 /OUTPUT 8 "read_data2";
L_000001a3277d39b0 .functor BUFZ 8, L_000001a327854df0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001a3277d3780 .functor BUFZ 8, L_000001a327856360, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a3277d0e40_0 .net *"_ivl_0", 7 0, L_000001a327854df0;  1 drivers
v000001a3277d15c0_0 .net *"_ivl_10", 4 0, L_000001a327856ae0;  1 drivers
L_000001a327890118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a3277d0ee0_0 .net *"_ivl_13", 2 0, L_000001a327890118;  1 drivers
v000001a3277d1200_0 .net *"_ivl_2", 4 0, L_000001a327855fa0;  1 drivers
L_000001a3278900d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a3277d1340_0 .net *"_ivl_5", 2 0, L_000001a3278900d0;  1 drivers
v000001a3277d0f80_0 .net *"_ivl_8", 7 0, L_000001a327856360;  1 drivers
v000001a3277d1020_0 .net "clk", 0 0, v000001a327854710_0;  alias, 1 drivers
v000001a3277d1660_0 .net "read_data1", 7 0, L_000001a3277d39b0;  alias, 1 drivers
v000001a3277d1700_0 .net "read_data2", 7 0, L_000001a3277d3780;  alias, 1 drivers
v000001a327853950_0 .net "read_reg1", 1 0, L_000001a327856cc0;  1 drivers
v000001a327854490_0 .net "read_reg2", 1 0, L_000001a327855f00;  1 drivers
v000001a327853130_0 .net "reg_write", 0 0, v000001a3277d13e0_0;  alias, 1 drivers
v000001a327853e50 .array "registers", 0 7, 7 0;
v000001a327854670_0 .net "write_data", 7 0, L_000001a3277d3160;  alias, 1 drivers
v000001a327853770_0 .net "write_reg", 1 0, L_000001a327855be0;  1 drivers
L_000001a327854df0 .array/port v000001a327853e50, L_000001a327855fa0;
L_000001a327855fa0 .concat [ 2 3 0 0], L_000001a327856cc0, L_000001a3278900d0;
L_000001a327856360 .array/port v000001a327853e50, L_000001a327856ae0;
L_000001a327856ae0 .concat [ 2 3 0 0], L_000001a327855f00, L_000001a327890118;
S_000001a3277ef500 .scope module, "alu" "ALU" 3 66, 8 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 3 "ALU_op";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v000001a3278536d0_0 .net "A", 7 0, L_000001a3277d39b0;  alias, 1 drivers
v000001a327853ef0_0 .net "ALU_op", 2 0, v000001a3277d1980_0;  alias, 1 drivers
v000001a327853c70_0 .net "B", 7 0, L_000001a3277d3780;  alias, 1 drivers
v000001a327854850_0 .var "Result", 7 0;
v000001a3278531d0_0 .net "Zero", 0 0, L_000001a327855280;  alias, 1 drivers
L_000001a327890160 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a327854e90_0 .net/2u *"_ivl_0", 7 0, L_000001a327890160;  1 drivers
E_000001a3277c8e20 .event anyedge, v000001a3277d1980_0, v000001a3277d1660_0, v000001a3277d1700_0;
L_000001a327855280 .cmp/eq 8, v000001a327854850_0, L_000001a327890160;
S_000001a3277e6480 .scope module, "mem_bank" "MemoryBank" 3 39, 9 1 0, S_000001a3277e3470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "mem_write";
    .port_info 4 /INPUT 1 "mem_read";
    .port_info 5 /OUTPUT 8 "read_data";
v000001a327854530_0 .net "address", 7 0, v000001a3277d1520_0;  alias, 1 drivers
v000001a3278540d0_0 .net "clk", 0 0, v000001a327854710_0;  alias, 1 drivers
v000001a327853310_0 .net "mem_read", 0 0, v000001a3277d1c00_0;  alias, 1 drivers
v000001a327854ad0_0 .net "mem_write", 0 0, v000001a3277d18e0_0;  alias, 1 drivers
v000001a327853d10 .array "memory", 0 255, 7 0;
v000001a327854cb0_0 .var "read_data", 7 0;
v000001a327853db0_0 .net "write_data", 7 0, L_000001a3277d3010;  alias, 1 drivers
    .scope S_000001a3277dfc60;
T_0 ;
    %wait E_000001a3277c99a0;
    %load/vec4 v000001a3277d0d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a3277d1520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a3277d1ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001a3277d0da0_0;
    %assign/vec4 v000001a3277d1520_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001a3277d1520_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001a3277d1520_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a3277e6480;
T_1 ;
    %wait E_000001a3277c8ce0;
    %load/vec4 v000001a327854ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001a327853db0_0;
    %load/vec4 v000001a327854530_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a327853d10, 0, 4;
T_1.0 ;
    %load/vec4 v000001a327853310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a327854530_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001a327853d10, 4;
    %assign/vec4 v000001a327854cb0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a3277d45b0;
T_2 ;
    %wait E_000001a3277c8ce0;
    %load/vec4 v000001a3277d1a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001a3277d1480_0;
    %assign/vec4 v000001a3277d10c0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a3277ef370;
T_3 ;
    %wait E_000001a3277c8ce0;
    %load/vec4 v000001a327853130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a327854670_0;
    %load/vec4 v000001a327853770_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a327853e50, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a3277ef500;
T_4 ;
    %wait E_000001a3277c8e20;
    %load/vec4 v000001a327853ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v000001a3278536d0_0;
    %load/vec4 v000001a327853c70_0;
    %add;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v000001a3278536d0_0;
    %load/vec4 v000001a327853c70_0;
    %sub;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v000001a3278536d0_0;
    %load/vec4 v000001a327853c70_0;
    %and;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000001a3278536d0_0;
    %load/vec4 v000001a327853c70_0;
    %or;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000001a3278536d0_0;
    %load/vec4 v000001a327853c70_0;
    %xor;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000001a3278536d0_0;
    %inv;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000001a3278536d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000001a3278536d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a327854850_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001a3277dfad0;
T_5 ;
    %wait E_000001a3277c9b20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a3277d13e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a3277d18e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a3277d1c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a3277d17a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a3277d1980_0, 0, 3;
    %load/vec4 v000001a3277d1b60_0;
    %parti/s 4, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d13e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a3277d1980_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d13e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a3277d1980_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d13e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a3277d1980_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d1c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d13e0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3277d18e0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a3277e32e0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v000001a327854710_0;
    %inv;
    %store/vec4 v000001a327854710_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a3277e32e0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a327854710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a3278547b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a3278539f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a3278547b0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a327853d10, 4, 0;
    %pushi/vec4 90, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001a327853d10, 4, 0;
    %vpi_call 2 57 "$monitor", "Time: %0t | PC: %h | Instruction: %h | ALU Result: %h | Mem Data: %h | Reg Write: %b | Mem Write: %b | Mem Read: %b | PC Write: %b | Zero: %b", $time, v000001a3278543f0_0, v000001a3278539f0_0, v000001a327853810_0, v000001a327853a90_0, v000001a3278545d0_0, v000001a3278548f0_0, v000001a327854b70_0, v000001a327853bd0_0, v000001a327854c10_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001a3278539f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001a3278539f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 224, 0, 8;
    %store/vec4 v000001a3278539f0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v000001a3278539f0_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "tb.v";
    "./processoor.v";
    "./Control_unit.v";
    "./Instruction_register.v";
    "./Program_counter.v";
    "./Register_bank.v";
    "./Alu.v";
    "./Memory_bank.v";
