Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'N3Adapter'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx16-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o N3Adapter_map.ncd N3Adapter.ngd N3Adapter.pcf 
Target Device  : xc6slx16
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Tue Aug 04 12:31:54 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:   34
Slice Logic Utilization:
  Number of Slice Registers:                   361 out of  18,224    1%
    Number used as Flip Flops:                 226
    Number used as Latches:                    135
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                        847 out of   9,112    9%
    Number used as logic:                      844 out of   9,112    9%
      Number using O6 output only:             615
      Number using O5 output only:              62
      Number using O5 and O6:                  167
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   2,176    0%
    Number used exclusively as route-thrus:      3
      Number with same-slice register load:      0
      Number with same-slice carry load:         3
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   353 out of   2,278   15%
  Number of MUXCYs used:                       140 out of   4,556    3%
  Number of LUT Flip Flop pairs used:          965
    Number with an unused Flip Flop:           626 out of     965   64%
    Number with an unused LUT:                 118 out of     965   12%
    Number of fully used LUT-FF pairs:         221 out of     965   22%
    Number of unique control sets:              82
    Number of slice register sites lost
      to control set restrictions:             431 out of  18,224    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     232   40%
    Number of LOCed IOBs:                       95 out of      95  100%

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   0 out of     248    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0%
  Number of OLOGIC2/OSERDES2s:                   0 out of     248    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      32    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.77

Peak Memory Usage:  372 MB
Total REAL time to MAP completion:  8 secs 
Total CPU time to MAP completion:   8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_isr[0]_AND_410_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1096_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_897_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[7]_OR_232_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[4]_OR_229_o_inv is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[1]_OR_226_o_inv is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comCPU/comEX/T1_IR[15]_AND_13_o is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into
   the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_isr[0]_AND_410_o_inv is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_449_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/Mmux_PortStack[0][31]_PortStack[0][31]_MUX_1100_o1291 is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[5]_OR_230_o_inv is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[6]_OR_231_o_inv is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_irr[2]_OR_227_o_inv is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_PWR_21_o_AND_1028_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_stackTop[31]_AND_1090_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_stackTop[31]_AND_1092_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_stackTop[31]_AND_1086_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_stackTop[31]_AND_1088_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_PWR_21_o_AND_1026_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/irr[0]_PWR_21_o_AND_1024_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1018_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_961_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_705_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_769_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_513_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_641_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_833_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/GND_193_o_irr[0]_AND_577_o is sourced by a combinatorial
   pin. This is not good design practice. Use the CE pin to control the loading
   of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1008_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1000_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1044_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1060_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1030_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   comIOConv/comINTctrl/intrUpdate_intrUpdate_MUX_1078_o is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network sw<7>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
   (max. 5 shown):
   sw<6>_IBUF,
   sw<5>_IBUF,
   sw<4>_IBUF,
   sw<3>_IBUF,
   sw<2>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
  81 block(s) removed
   4 block(s) optimized away
  65 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "IOAD<0>" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_address[15]_Addr[0]_MUX_384_o11" (ROM) removed.
The signal "comCPU/pushPC" is unused and has been removed.
 Unused block "comCPU/comMEM/pushPC" (ROM) removed.
  The signal "N52" is unused and has been removed.
   Unused block "comCPU/comMEM/pushPC_SW0" (ROM) removed.
The signal "comCPU/nMEM" is unused and has been removed.
 Unused block "comCPU/comMEM/nMEM1" (ROM) removed.
The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<14>" is unused and
has been removed.
 Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<14>" (MUX) removed.
  The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<13>" is unused and
has been removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<13>" (MUX) removed.
    The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<12>" is unused and
has been removed.
     Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<12>" (MUX) removed.
      The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<11>" is unused and
has been removed.
       Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<11>" (MUX) removed.
        The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<10>" is unused and
has been removed.
         Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<10>" (MUX) removed.
          The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<9>" is unused and has
been removed.
           Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<9>" (MUX) removed.
            The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<8>" is unused and has
been removed.
             Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<8>" (MUX) removed.
              The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<7>" is unused and has
been removed.
               Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<7>" (MUX) removed.
                The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<6>" is unused and has
been removed.
                 Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<6>" (MUX) removed.
                  The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<5>" is unused and has
been removed.
                   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<5>" (MUX) removed.
                    The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<4>" is unused and has
been removed.
                     Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<4>" (MUX) removed.
                      The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<3>" is unused and has
been removed.
                       Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<3>" (MUX) removed.
                        The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<2>" is unused and has
been removed.
                         Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<2>" (MUX) removed.
                          The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<1>" is unused and has
been removed.
                           Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<1>" (MUX) removed.
                            The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_lut<1>" is unused and
has been removed.
                             Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_lut<1>_INV_0" (BUF)
removed.
                          The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<2>_rt" is unused and
has been removed.
                           Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<2>_rt" (ROM)
removed.
                        The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<3>_rt" is unused and
has been removed.
                         Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<3>_rt" (ROM)
removed.
                      The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<4>_rt" is unused and
has been removed.
                       Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<4>_rt" (ROM)
removed.
                    The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<5>_rt" is unused and
has been removed.
                     Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<5>_rt" (ROM)
removed.
                  The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<6>_rt" is unused and
has been removed.
                   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<6>_rt" (ROM)
removed.
                The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<7>_rt" is unused and
has been removed.
                 Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<7>_rt" (ROM)
removed.
              The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<8>_rt" is unused and
has been removed.
               Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<8>_rt" (ROM)
removed.
            The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<9>_rt" is unused and
has been removed.
             Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<9>_rt" (ROM)
removed.
          The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<10>_rt" is unused and
has been removed.
           Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<10>_rt" (ROM)
removed.
        The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<11>_rt" is unused and
has been removed.
         Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<11>_rt" (ROM)
removed.
      The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<12>_rt" is unused and
has been removed.
       Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<12>_rt" (ROM)
removed.
    The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<13>_rt" is unused and
has been removed.
     Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<13>_rt" (ROM)
removed.
  The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<14>_rt" is unused and
has been removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_cy<14>_rt" (ROM)
removed.
The signal "comCPU/comAC/address[0]_INV_71_o" is unused and has been removed.
 Unused block "comCPU/comAC/address[0]_INV_71_o1" (ROM) removed.
The signal "MemDB_0_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_599_o11" (ROM) removed.
The signal "MemDB_1_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_589_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<1>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<1>" (XOR) removed.
The signal "MemDB_2_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_579_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<2>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<2>" (XOR) removed.
The signal "MemDB_3_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_569_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<3>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<3>" (XOR) removed.
The signal "MemDB_4_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_559_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<4>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<4>" (XOR) removed.
The signal "MemDB_5_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_549_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<5>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<5>" (XOR) removed.
The signal "MemDB_6_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_539_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<6>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<6>" (XOR) removed.
The signal "MemDB_7_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_529_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<7>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<7>" (XOR) removed.
The signal "MemDB_8_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_519_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<8>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<8>" (XOR) removed.
The signal "MemDB_9_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_509_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<9>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<9>" (XOR) removed.
The signal "MemDB_10_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_499_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<10>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<10>" (XOR)
removed.
The signal "MemDB_11_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_489_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<11>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<11>" (XOR)
removed.
The signal "MemDB_12_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_479_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<12>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<12>" (XOR)
removed.
The signal "MemDB_13_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_469_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<13>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<13>" (XOR)
removed.
The signal "MemDB_14_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_459_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<14>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<14>" (XOR)
removed.
The signal "MemDB_15_IOBUF" is unused and has been removed.
 Unused block "comCPU/comAC/Mmux_Z_14_o_PC[15]_MUX_449_o11" (ROM) removed.
  The signal "comCPU/comAC/PC[15]_GND_89_o_add_3_OUT<15>" is unused and has been
removed.
   Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<15>" (XOR)
removed.
    The signal "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<15>_rt" is unused
and has been removed.
     Unused block "comCPU/comAC/Madd_PC[15]_GND_89_o_add_3_OUT_xor<15>_rt" (ROM)
removed.
Unused block "MemDB_0_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_10_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_11_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_12_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_13_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_14_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_15_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_1_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_2_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_3_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_4_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_5_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_6_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_7_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_8_IOBUF/OBUFT" (TRI) removed.
Unused block "MemDB_9_IOBUF/OBUFT" (TRI) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LDC_1 		comCPU/comAC/nBHE
   optimized to 0
LDC_1 		comCPU/comAC/nBLE
   optimized to 0

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| CLK                                | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| JC<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<1>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<2>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<3>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<4>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<5>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<6>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JC<7>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JD<4>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JD<5>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| JD<6>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<1>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<2>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<3>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<4>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<5>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<6>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<7>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<8>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<9>                          | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<10>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<11>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<12>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<13>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<14>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<15>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<16>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<17>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<18>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<19>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<20>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<21>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<22>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<23>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<24>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<25>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdr<26>                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemAdv                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemClk                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemDB<0>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<1>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<2>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<3>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<4>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<5>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<6>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<7>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<8>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<9>                           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<10>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<11>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<12>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<13>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<14>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemDB<15>                          | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| MemOE                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemWR                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| MemWait                            | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RamCRE                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RamCS                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RamLB                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| RamUB                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<0>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<1>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<2>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| an<3>                              | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| btnd                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnr                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btns                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| btnu                               | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<0>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<1>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<2>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<3>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<4>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<5>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<6>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| seg<7>                             | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| sw<0>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<1>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<2>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<3>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<4>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<5>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<6>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| sw<7>                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
