Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/superus/vhdl_system_design/workspace/idea_rcs2/tb_module_isim_beh.exe" -prj "/home/superus/vhdl_system_design/workspace/idea_rcs2/tb_module_beh.prj" "work.tb_module" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs2/module.vhd" into library work
Parsing VHDL file "/home/superus/vhdl_system_design/workspace/idea_rcs2/tb_module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95028 KB
Fuse CPU Usage: 2830 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity module [module_default]
Compiling architecture behavior of entity tb_module
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/superus/vhdl_system_design/workspace/idea_rcs2/tb_module_isim_beh.exe
Fuse Memory Usage: 398632 KB
Fuse CPU Usage: 2890 ms
GCC CPU Usage: 420 ms
