{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562984962734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562984962734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 10:29:22 2019 " "Processing started: Sat Jul 13 10:29:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562984962734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562984962734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562984962734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1562984963144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_init_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_init_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init_tb " "Found entity 1: sdram_init_tb" {  } { { "sdram_init_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_init_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_init.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_init " "Found entity 1: sdram_init" {  } { { "sdram_init.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_init.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top_tb " "Found entity 1: sdram_control_top_tb" {  } { { "sdram_control_top_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_top " "Found entity 1: sdram_control_top" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control_tb " "Found entity 1: sdram_control_tb" {  } { { "sdram_control_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963238 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_control.v(150) " "Verilog HDL warning at sdram_control.v(150): extended using \"x\" or \"z\"" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 150 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_control.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(982) " "Verilog HDL warning at sdr.v(982): extended using \"x\" or \"z\"" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 982 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(985) " "Verilog HDL warning at sdr.v(985): extended using \"x\" or \"z\"" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 985 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(198) " "Verilog HDL information at sdr.v(198): always construct contains both blocking and non-blocking assignments" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 198 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1562984963244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "sdr.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_prj/sdram_three_version/ip/fifo_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_prj/sdram_three_version/ip/fifo_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_wr " "Found entity 1: fifo_wr" {  } { { "../ip/fifo_wr.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_wr.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_prj/sdram_three_version/ip/fifo_rd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_prj/sdram_three_version/ip/fifo_rd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_rd " "Found entity 1: fifo_rd" {  } { { "../ip/fifo_rd.v" "" { Text "D:/fpga_prj/sdram_three_version/ip/fifo_rd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "auto_refre_state.v(69) " "Verilog HDL warning at auto_refre_state.v(69): extended using \"x\" or \"z\"" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_refre_state.v 1 1 " "Found 1 design units, including 1 entities, in source file auto_refre_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 auto_refre_state " "Found entity 1: auto_refre_state" {  } { { "auto_refre_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/auto_refre_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "write_state.v(102) " "Verilog HDL warning at write_state.v(102): extended using \"x\" or \"z\"" {  } { { "write_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/write_state.v" 102 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_state.v 1 1 " "Found 1 design units, including 1 entities, in source file write_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_state " "Found entity 1: write_state" {  } { { "write_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/write_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963264 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "read_state.v(96) " "Verilog HDL warning at read_state.v(96): extended using \"x\" or \"z\"" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1562984963274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_state.v 1 1 " "Found 1 design units, including 1 entities, in source file read_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_state " "Found entity 1: read_state" {  } { { "read_state.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/read_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562984963274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562984963274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "real_raddr_r sdram_control_top_tb.v(102) " "Verilog HDL Implicit Net warning at sdram_control_top_tb.v(102): created implicit net for \"real_raddr_r\"" {  } { { "sdram_control_top_tb.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top_tb.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562984963274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sd_wr_req sdram_control_top.v(203) " "Verilog HDL Implicit Net warning at sdram_control_top.v(203): created implicit net for \"sd_wr_req\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562984963274 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sd_rd_req sdram_control_top.v(205) " "Verilog HDL Implicit Net warning at sdram_control_top.v(205): created implicit net for \"sd_rd_req\"" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 205 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562984963274 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "real_caddr_r sdram_control_top.v(259) " "Verilog HDL error at sdram_control_top.v(259): object \"real_caddr_r\" is not declared" {  } { { "sdram_control_top.v" "" { Text "D:/fpga_prj/sdram_three_version/prj/sdram_control_top.v" 259 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1562984963296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/fpga_prj/sdram_three_version/prj/output_files/sdram.map.smsg " "Generated suppressed messages file D:/fpga_prj/sdram_three_version/prj/output_files/sdram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1562984963344 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562984963407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 13 10:29:23 2019 " "Processing ended: Sat Jul 13 10:29:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562984963407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562984963407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562984963407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562984963407 ""}
