

================================================================
== Synthesis Summary Report of 'neural_network'
================================================================
+ General Information: 
    * Date:           Sun Sep 15 03:31:51 2024
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        hlsc_fcnn_activities
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a35t-cpg236-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |                           Modules                           | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |          |            |            |     |
    |                           & Loops                           | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+
    |+ neural_network                                             |     -|  0.32|     1428|  1.428e+04|         -|     1429|     -|        no|  2 (2%)|  25 (27%)|  5057 (12%)|  5783 (27%)|    -|
    | + neural_network_Pipeline_VITIS_LOOP_21_1                   |     -|  0.54|        6|     60.000|         -|        6|     -|        no|       -|         -|    21 (~0%)|   127 (~0%)|    -|
    |  o VITIS_LOOP_21_1                                          |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|       -|         -|           -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_26_2                   |     -|  0.34|       12|    120.000|         -|       12|     -|        no|       -|    3 (3%)|    636 (1%)|    623 (2%)|    -|
    |  o VITIS_LOOP_26_2                                          |     -|  7.30|       10|    100.000|         7|        1|     5|       yes|       -|         -|           -|           -|    -|
    | + neural_network_Pipeline_VITIS_LOOP_32_3                   |     -|  0.91|      152|  1.520e+03|         -|      152|     -|        no|       -|         -|   1589 (3%)|   1487 (7%)|    -|
    |  o VITIS_LOOP_32_3                                          |    II|  7.30|      150|  1.500e+03|        31|       30|     5|       yes|       -|         -|           -|           -|    -|
    | o VITIS_LOOP_60_1                                           |     -|  7.30|      895|  8.950e+03|       179|        -|     5|        no|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |     -|  0.32|      146|  1.460e+03|         -|      146|     -|        no|  1 (1%)|         -|   163 (~0%)|    294 (1%)|    -|
    |   o VITIS_LOOP_62_2_VITIS_LOOP_63_3                         |     -|  7.30|      144|  1.440e+03|         3|        2|    72|       yes|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_70_4                  |     -|  0.91|       29|    290.000|         -|       29|     -|        no|       -|  18 (20%)|    825 (1%)|    286 (1%)|    -|
    |   o VITIS_LOOP_70_4                                         |     -|  7.30|       27|    270.000|        22|        2|     4|       yes|       -|         -|           -|           -|    -|
    | o VITIS_LOOP_82_6                                           |     -|  7.30|      355|  3.550e+03|        71|        -|     5|        no|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |     -|  0.50|       42|    420.000|         -|       42|     -|        no|  1 (1%)|         -|   164 (~0%)|    343 (1%)|    -|
    |   o VITIS_LOOP_84_7_VITIS_LOOP_85_8                         |     -|  7.30|       40|    400.000|         3|        2|    20|       yes|       -|         -|           -|           -|    -|
    |  + neural_network_Pipeline_VITIS_LOOP_92_9                  |     -|  2.20|       25|    250.000|         -|       25|     -|        no|       -|    4 (4%)|   196 (~0%)|    389 (1%)|    -|
    |   o VITIS_LOOP_92_9                                         |    II|  7.30|       23|    230.000|         8|        4|     5|       yes|       -|         -|           -|           -|    -|
    +-------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_CONTROL | 32         | 4             |        |          |
| s_axi_INPUT   | 32         | 8             | 16     | 0        |
| s_axi_OUTPUT  | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register        | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_CONTROL | CTRL            | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_CONTROL | GIER            | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_CONTROL | IP_IER          | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_CONTROL | IP_ISR          | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_INPUT   | input_0         | 0x10   | 32    | W      | Data signal of input_0           |                                                                      |
| s_axi_INPUT   | input_1         | 0x18   | 32    | W      | Data signal of input_1           |                                                                      |
| s_axi_INPUT   | input_2         | 0x20   | 32    | W      | Data signal of input_2           |                                                                      |
| s_axi_INPUT   | input_3         | 0x28   | 32    | W      | Data signal of input_3           |                                                                      |
| s_axi_INPUT   | input_4         | 0x30   | 32    | W      | Data signal of input_4           |                                                                      |
| s_axi_INPUT   | input_5         | 0x38   | 32    | W      | Data signal of input_5           |                                                                      |
| s_axi_INPUT   | input_6         | 0x40   | 32    | W      | Data signal of input_6           |                                                                      |
| s_axi_INPUT   | input_7         | 0x48   | 32    | W      | Data signal of input_7           |                                                                      |
| s_axi_INPUT   | input_8         | 0x50   | 32    | W      | Data signal of input_8           |                                                                      |
| s_axi_INPUT   | input_9         | 0x58   | 32    | W      | Data signal of input_9           |                                                                      |
| s_axi_INPUT   | input_10        | 0x60   | 32    | W      | Data signal of input_10          |                                                                      |
| s_axi_INPUT   | input_11        | 0x68   | 32    | W      | Data signal of input_11          |                                                                      |
| s_axi_INPUT   | input_12        | 0x70   | 32    | W      | Data signal of input_12          |                                                                      |
| s_axi_INPUT   | input_13        | 0x78   | 32    | W      | Data signal of input_13          |                                                                      |
| s_axi_INPUT   | input_14        | 0x80   | 32    | W      | Data signal of input_14          |                                                                      |
| s_axi_INPUT   | input_15        | 0x88   | 32    | W      | Data signal of input_15          |                                                                      |
| s_axi_INPUT   | input_16        | 0x90   | 32    | W      | Data signal of input_16          |                                                                      |
| s_axi_INPUT   | input_17        | 0x98   | 32    | W      | Data signal of input_17          |                                                                      |
| s_axi_OUTPUT  | output_0_i      | 0x10   | 32    | W      | Data signal of output_0_i        |                                                                      |
| s_axi_OUTPUT  | output_0_o      | 0x18   | 32    | R      | Data signal of output_0_o        |                                                                      |
| s_axi_OUTPUT  | output_0_o_ctrl | 0x1c   | 32    | R      | Control signal of output_0_o     | 0=output_0_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_1_i      | 0x20   | 32    | W      | Data signal of output_1_i        |                                                                      |
| s_axi_OUTPUT  | output_1_o      | 0x28   | 32    | R      | Data signal of output_1_o        |                                                                      |
| s_axi_OUTPUT  | output_1_o_ctrl | 0x2c   | 32    | R      | Control signal of output_1_o     | 0=output_1_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_2_i      | 0x30   | 32    | W      | Data signal of output_2_i        |                                                                      |
| s_axi_OUTPUT  | output_2_o      | 0x38   | 32    | R      | Data signal of output_2_o        |                                                                      |
| s_axi_OUTPUT  | output_2_o_ctrl | 0x3c   | 32    | R      | Control signal of output_2_o     | 0=output_2_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_3_i      | 0x40   | 32    | W      | Data signal of output_3_i        |                                                                      |
| s_axi_OUTPUT  | output_3_o      | 0x48   | 32    | R      | Data signal of output_3_o        |                                                                      |
| s_axi_OUTPUT  | output_3_o_ctrl | 0x4c   | 32    | R      | Control signal of output_3_o     | 0=output_3_o_ap_vld                                                  |
| s_axi_OUTPUT  | output_4_i      | 0x50   | 32    | W      | Data signal of output_4_i        |                                                                      |
| s_axi_OUTPUT  | output_4_o      | 0x58   | 32    | R      | Data signal of output_4_o        |                                                                      |
| s_axi_OUTPUT  | output_4_o_ctrl | 0x5c   | 32    | R      | Control signal of output_4_o     | 0=output_4_o_ap_vld                                                  |
+---------------+-----------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | inout     | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| input    | s_axi_INPUT  | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
| output   | s_axi_OUTPUT | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| Name                                                       | DSP | Pragma | Variable            | Op  | Impl   | Latency |
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+
| + neural_network                                           | 25  |        |                     |     |        |         |
|   add_ln60_fu_580_p2                                       | -   |        | add_ln60            | add | fabric | 0       |
|   add_ln82_fu_606_p2                                       | -   |        | add_ln82            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 | 0   |        |                     |     |        |         |
|    add_ln62_2_fu_423_p2                                    | -   |        | add_ln62_2          | add | fabric | 0       |
|    add_ln62_fu_435_p2                                      | -   |        | add_ln62            | add | fabric | 0       |
|    add_ln62_1_fu_467_p2                                    | -   |        | add_ln62_1          | add | fabric | 0       |
|    add_ln63_fu_510_p2                                      | -   |        | add_ln63            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_70_4                 | 18  |        |                     |     |        |         |
|    add_ln70_1_fu_652_p2                                    | -   |        | add_ln70_1          | add | fabric | 0       |
|    add_ln70_fu_993_p2                                      | -   |        | add_ln70            | add | fabric | 0       |
|    mul_12s_16s_24_1_1_U21                                  | 1   |        | mul_ln74            | mul | auto   | 0       |
|    mac_muladd_12s_16s_24ns_24_4_1_U22                      | 1   |        | mul_ln74_1          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U22                      | 1   |        | add_ln74            | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U23                      | 1   |        | mul_ln74_2          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U23                      | 1   |        | add_ln74_1          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U24                      | 1   |        | mul_ln74_3          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U24                      | 1   |        | add_ln74_2          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U25                      | 1   |        | mul_ln74_4          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U25                      | 1   |        | add_ln74_3          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U26                      | 1   |        | mul_ln74_5          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U26                      | 1   |        | add_ln74_4          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U27                      | 1   |        | mul_ln74_6          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U27                      | 1   |        | add_ln74_5          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U28                      | 1   |        | mul_ln74_7          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U28                      | 1   |        | add_ln74_6          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U29                      | 1   |        | mul_ln74_8          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U29                      | 1   |        | add_ln74_7          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U30                      | 1   |        | mul_ln74_9          | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U30                      | 1   |        | add_ln74_8          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U31                      | 1   |        | mul_ln74_10         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U31                      | 1   |        | add_ln74_9          | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U32                      | 1   |        | mul_ln74_11         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U32                      | 1   |        | add_ln74_10         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U33                      | 1   |        | mul_ln74_12         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U33                      | 1   |        | add_ln74_11         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U34                      | 1   |        | mul_ln74_13         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U34                      | 1   |        | add_ln74_12         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U35                      | 1   |        | mul_ln74_14         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U35                      | 1   |        | add_ln74_13         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U36                      | 1   |        | mul_ln74_15         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U36                      | 1   |        | add_ln74_14         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U37                      | 1   |        | mul_ln74_16         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U37                      | 1   |        | add_ln74_15         | add | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U38                      | 1   |        | mul_ln74_17         | mul | dsp48  | 3       |
|    mac_muladd_12s_16s_24ns_24_4_1_U38                      | 1   |        | add_ln74_16         | add | dsp48  | 3       |
|    sum_2_fu_1071_p2                                        | -   |        | sum_2               | add | fabric | 0       |
|    add_ln72_fu_1077_p2                                     | -   |        | add_ln72            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 | 0   |        |                     |     |        |         |
|    add_ln84_1_fu_177_p2                                    | -   |        | add_ln84_1          | add | fabric | 0       |
|    add_ln84_fu_189_p2                                      | -   |        | add_ln84            | add | fabric | 0       |
|    add_ln87_fu_237_p2                                      | -   |        | add_ln87            | add | fabric | 0       |
|    add_ln85_1_fu_275_p2                                    | -   |        | add_ln85_1          | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_92_9                 | 4   |        |                     |     |        |         |
|    add_ln92_fu_231_p2                                      | -   |        | add_ln92            | add | fabric | 0       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U90                     | 1   |        | mul_ln96            | mul | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U90                     | 1   |        | add_ln96            | add | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U91                     | 1   |        | mul_ln96_1          | mul | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U91                     | 1   |        | add_ln96_1          | add | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U92                     | 1   |        | mul_ln96_2          | mul | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U92                     | 1   |        | add_ln96_2          | add | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U93                     | 1   |        | mul_ln96_3          | mul | dsp48  | 3       |
|    mac_muladd_12s_15ns_24ns_24_4_1_U93                     | 1   |        | add_ln96_3          | add | dsp48  | 3       |
|  + neural_network_Pipeline_VITIS_LOOP_21_1                 | 0   |        |                     |     |        |         |
|    add_ln21_fu_137_p2                                      | -   |        | add_ln21            | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_26_2                 | 3   |        |                     |     |        |         |
|    add_ln26_fu_304_p2                                      | -   |        | add_ln26            | add | fabric | 0       |
|    x_fu_330_p2                                             | -   |        | x                   | sub | fabric | 0       |
|    mul_25ns_18ns_43_1_1_U122                               | 1   |        | f_x_msb_2_lsb       | mul | auto   | 0       |
|    add_ln249_fu_590_p2                                     | -   |        | add_ln249           | add | fabric | 0       |
|    exp_x_msb_2_lsb_m_1_fu_600_p2                           | -   |        | exp_x_msb_2_lsb_m_1 | add | fabric | 0       |
|    mul_25ns_25ns_50_1_1_U120                               | 2   |        | y_lo                | mul | auto   | 0       |
|    y_l_fu_636_p2                                           | -   |        | y_l                 | add | fabric | 0       |
|    sum_fu_713_p2                                           | -   |        | sum                 | add | fabric | 0       |
|  + neural_network_Pipeline_VITIS_LOOP_32_3                 | 0   |        |                     |     |        |         |
|    add_ln32_fu_152_p2                                      | -   |        | add_ln32            | add | fabric | 0       |
+------------------------------------------------------------+-----+--------+---------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| Name                                                       | BRAM | URAM | Pragma | Variable              | Storage | Impl | Latency |
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+
| + neural_network                                           | 2    | 0    |        |                       |         |      |         |
|   layer1_output_U                                          | -    | -    |        | layer1_output         | ram_1p  | auto | 1       |
|   layer1_output_1_U                                        | -    | -    |        | layer1_output_1       | ram_1p  | auto | 1       |
|   layer1_output_2_U                                        | -    | -    |        | layer1_output_2       | ram_1p  | auto | 1       |
|   layer1_output_3_U                                        | -    | -    |        | layer1_output_3       | ram_1p  | auto | 1       |
|   layer1_weight_tile_U                                     | -    | -    |        | layer1_weight_tile    | ram_1p  | auto | 1       |
|   layer1_weight_tile_1_U                                   | -    | -    |        | layer1_weight_tile_1  | ram_1p  | auto | 1       |
|   layer1_weight_tile_2_U                                   | -    | -    |        | layer1_weight_tile_2  | ram_1p  | auto | 1       |
|   layer1_weight_tile_3_U                                   | -    | -    |        | layer1_weight_tile_3  | ram_1p  | auto | 1       |
|   layer1_weight_tile_4_U                                   | -    | -    |        | layer1_weight_tile_4  | ram_1p  | auto | 1       |
|   layer1_weight_tile_5_U                                   | -    | -    |        | layer1_weight_tile_5  | ram_1p  | auto | 1       |
|   layer1_weight_tile_6_U                                   | -    | -    |        | layer1_weight_tile_6  | ram_1p  | auto | 1       |
|   layer1_weight_tile_7_U                                   | -    | -    |        | layer1_weight_tile_7  | ram_1p  | auto | 1       |
|   layer1_weight_tile_8_U                                   | -    | -    |        | layer1_weight_tile_8  | ram_1p  | auto | 1       |
|   layer1_weight_tile_9_U                                   | -    | -    |        | layer1_weight_tile_9  | ram_1p  | auto | 1       |
|   layer1_weight_tile_10_U                                  | -    | -    |        | layer1_weight_tile_10 | ram_1p  | auto | 1       |
|   layer1_weight_tile_11_U                                  | -    | -    |        | layer1_weight_tile_11 | ram_1p  | auto | 1       |
|   layer1_weight_tile_12_U                                  | -    | -    |        | layer1_weight_tile_12 | ram_1p  | auto | 1       |
|   layer1_weight_tile_13_U                                  | -    | -    |        | layer1_weight_tile_13 | ram_1p  | auto | 1       |
|   layer1_weight_tile_14_U                                  | -    | -    |        | layer1_weight_tile_14 | ram_1p  | auto | 1       |
|   layer1_weight_tile_15_U                                  | -    | -    |        | layer1_weight_tile_15 | ram_1p  | auto | 1       |
|   layer1_weight_tile_16_U                                  | -    | -    |        | layer1_weight_tile_16 | ram_1p  | auto | 1       |
|   layer1_weight_tile_17_U                                  | -    | -    |        | layer1_weight_tile_17 | ram_1p  | auto | 1       |
|   layer2_weight_tile_U                                     | -    | -    |        | layer2_weight_tile    | ram_1p  | auto | 1       |
|   layer2_weight_tile_1_U                                   | -    | -    |        | layer2_weight_tile_1  | ram_1p  | auto | 1       |
|   layer2_weight_tile_2_U                                   | -    | -    |        | layer2_weight_tile_2  | ram_1p  | auto | 1       |
|   layer2_weight_tile_3_U                                   | -    | -    |        | layer2_weight_tile_3  | ram_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3 | 1    | 0    |        |                       |         |      |         |
|    layer1_weights_U                                        | 1    | -    |        | layer1_weights        | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_70_4                 | 0    | 0    |        |                       |         |      |         |
|    layer1_bias_U                                           | -    | -    |        | layer1_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8 | 1    | 0    |        |                       |         |      |         |
|    layer2_weights_U                                        | 1    | -    |        | layer2_weights        | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_92_9                 | 0    | 0    |        |                       |         |      |         |
|    layer2_bias_U                                           | -    | -    |        | layer2_bias           | rom_1p  | auto | 1       |
|  + neural_network_Pipeline_VITIS_LOOP_26_2                 | 0    | 0    |        |                       |         |      |         |
|    f_x_lsb_table_U                                         | -    | -    |        | f_x_lsb_table         | rom_1p  | auto | 1       |
|    exp_x_msb_2_m_1_table_U                                 | -    | -    |        | exp_x_msb_2_m_1_table | rom_1p  | auto | 1       |
|    exp_x_msb_1_table_U                                     | -    | -    |        | exp_x_msb_1_table     | rom_1p  | auto | 1       |
+------------------------------------------------------------+------+------+--------+-----------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------+-------------------------------------------------+
| Type            | Options                                      | Location                                        |
+-----------------+----------------------------------------------+-------------------------------------------------+
| inline          |                                              | nn.cpp:13 in relu                               |
| pipeline        | II=1                                         | nn.cpp:22 in softmax                            |
| pipeline        | II=1                                         | nn.cpp:27 in softmax                            |
| pipeline        | II=1                                         | nn.cpp:33 in softmax                            |
| interface       | s_axilite port=input bundle=INPUT            | nn.cpp:39 in neural_network, input              |
| interface       | s_axilite port=output bundle=OUTPUT          | nn.cpp:40 in neural_network, output             |
| interface       | s_axilite port=return bundle=CONTROL         | nn.cpp:41 in neural_network, return             |
| array_partition | variable=input complete dim=1                | nn.cpp:47 in neural_network, input              |
| array_partition | variable=output complete dim=1               | nn.cpp:48 in neural_network, output             |
| array_partition | variable=layer1_output cyclic factor=4 dim=1 | nn.cpp:49 in neural_network, layer1_output      |
| array_partition | variable=layer2_output complete dim=1        | nn.cpp:50 in neural_network, layer2_output      |
| array_partition | variable=layer1_weight_tile complete dim=2   | nn.cpp:56 in neural_network, layer1_weight_tile |
| array_partition | variable=layer2_weight_tile complete dim=2   | nn.cpp:57 in neural_network, layer2_weight_tile |
| pipeline        | II=2                                         | nn.cpp:64 in neural_network                     |
| pipeline        | II=2                                         | nn.cpp:71 in neural_network                     |
| pipeline        | II=2                                         | nn.cpp:86 in neural_network                     |
| pipeline        | II=1                                         | nn.cpp:93 in neural_network                     |
+-----------------+----------------------------------------------+-------------------------------------------------+


