

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Wed Oct 06 20:29:18 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _TRISB	set	3987
    48  0000                     _LATB	set	3978
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FC4                     __pcinit:
    54                           	callstack 0
    55  007FC4                     start_initialization:
    56                           	callstack 0
    57  007FC4                     __initialization:
    58                           	callstack 0
    59  007FC4                     end_of_initialization:
    60                           	callstack 0
    61  007FC4                     __end_of__initialization:
    62                           	callstack 0
    63  007FC4  0100               	movlb	0
    64  007FC6  EFE5  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72  000001                     	ds	1
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 14 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2, status,0
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    93 ;;      Params:         0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0
    95 ;;      Temps:          1       0       0       0       0       0       0
    96 ;;      Totals:         1       0       0       0       0       0       0
    97 ;;Total ram usage:        1 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FCA                     __ptext0:
   107                           	callstack 0
   108  007FCA                     _main:
   109                           	callstack 31
   110  007FCA                     
   111                           ;main.c: 16:     LATB &= ~(0xFF) ;
   112  007FCA  0E00               	movlw	0
   113  007FCC  6E8A               	movwf	138,c	;volatile
   114  007FCE                     
   115                           ;main.c: 17:     TRISB &= ~(1 << 0);
   116  007FCE  9093               	bcf	147,0,c	;volatile
   117  007FD0                     
   118                           ;main.c: 19:     LATB &= ~(0xFF) ;
   119  007FD0  0E00               	movlw	0
   120  007FD2  6E8A               	movwf	138,c	;volatile
   121  007FD4                     l11:
   122                           
   123                           ;main.c: 22:     {;main.c: 24:         LATB |= 1 << 0;
   124  007FD4  808A               	bsf	138,0,c	;volatile
   125  007FD6                     
   126                           ;main.c: 25:         _delay((unsigned long)((500)*(1000000/4000.0)));
   127  007FD6  0EA3               	movlw	163
   128  007FD8  6E01               	movwf	??_main^0,c
   129  007FDA  0E55               	movlw	85
   130  007FDC                     u17:
   131  007FDC  2EE8               	decfsz	wreg,f,c
   132  007FDE  D7FE               	bra	u17
   133  007FE0  2E01               	decfsz	??_main^0,f,c
   134  007FE2  D7FC               	bra	u17
   135  007FE4  F000               	nop	
   136  007FE6                     
   137                           ;main.c: 27:         LATB &= ~( 1 << 0);
   138  007FE6  908A               	bcf	138,0,c	;volatile
   139                           
   140                           ;main.c: 28:         _delay((unsigned long)((500)*(1000000/4000.0)));
   141  007FE8  0EA3               	movlw	163
   142  007FEA  6E01               	movwf	??_main^0,c
   143  007FEC  0E55               	movlw	85
   144  007FEE                     u27:
   145  007FEE  2EE8               	decfsz	wreg,f,c
   146  007FF0  D7FE               	bra	u27
   147  007FF2  2E01               	decfsz	??_main^0,f,c
   148  007FF4  D7FC               	bra	u27
   149  007FF6  F000               	nop	
   150  007FF8  EFEA  F03F         	goto	l11
   151  007FFC  EF00  F000         	goto	start
   152  008000                     __end_of_main:
   153                           	callstack 0
   154  0000                     
   155                           	psect	rparam
   156  0000                     
   157                           	psect	idloc
   158                           
   159                           ;Config register IDLOC0 @ 0x200000
   160                           ;	unspecified, using default values
   161  200000                     	org	2097152
   162  200000  FF                 	db	255
   163                           
   164                           ;Config register IDLOC1 @ 0x200001
   165                           ;	unspecified, using default values
   166  200001                     	org	2097153
   167  200001  FF                 	db	255
   168                           
   169                           ;Config register IDLOC2 @ 0x200002
   170                           ;	unspecified, using default values
   171  200002                     	org	2097154
   172  200002  FF                 	db	255
   173                           
   174                           ;Config register IDLOC3 @ 0x200003
   175                           ;	unspecified, using default values
   176  200003                     	org	2097155
   177  200003  FF                 	db	255
   178                           
   179                           ;Config register IDLOC4 @ 0x200004
   180                           ;	unspecified, using default values
   181  200004                     	org	2097156
   182  200004  FF                 	db	255
   183                           
   184                           ;Config register IDLOC5 @ 0x200005
   185                           ;	unspecified, using default values
   186  200005                     	org	2097157
   187  200005  FF                 	db	255
   188                           
   189                           ;Config register IDLOC6 @ 0x200006
   190                           ;	unspecified, using default values
   191  200006                     	org	2097158
   192  200006  FF                 	db	255
   193                           
   194                           ;Config register IDLOC7 @ 0x200007
   195                           ;	unspecified, using default values
   196  200007                     	org	2097159
   197  200007  FF                 	db	255
   198                           
   199                           	psect	config
   200                           
   201                           ; Padding undefined space
   202  300000                     	org	3145728
   203  300000  FF                 	db	255
   204                           
   205                           ;Config register CONFIG1H @ 0x300001
   206                           ;	Oscillator Selection bits
   207                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   208                           ;	Fail-Safe Clock Monitor Enable bit
   209                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   210                           ;	Internal/External Oscillator Switchover bit
   211                           ;	IESO = OFF, Oscillator Switchover mode disabled
   212  300001                     	org	3145729
   213  300001  08                 	db	8
   214                           
   215                           ;Config register CONFIG2L @ 0x300002
   216                           ;	Power-up Timer Enable bit
   217                           ;	PWRT = OFF, PWRT disabled
   218                           ;	Brown-out Reset Enable bits
   219                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   220                           ;	Brown Out Reset Voltage bits
   221                           ;	BORV = 3, Minimum setting
   222  300002                     	org	3145730
   223  300002  19                 	db	25
   224                           
   225                           ;Config register CONFIG2H @ 0x300003
   226                           ;	Watchdog Timer Enable bit
   227                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   228                           ;	Watchdog Timer Postscale Select bits
   229                           ;	WDTPS = 32768, 1:32768
   230  300003                     	org	3145731
   231  300003  1E                 	db	30
   232                           
   233                           ; Padding undefined space
   234  300004                     	org	3145732
   235  300004  FF                 	db	255
   236                           
   237                           ;Config register CONFIG3H @ 0x300005
   238                           ;	CCP2 MUX bit
   239                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   240                           ;	PORTB A/D Enable bit
   241                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   242                           ;	Low-Power Timer1 Oscillator Enable bit
   243                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   244                           ;	MCLR Pin Enable bit
   245                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   246  300005                     	org	3145733
   247  300005  03                 	db	3
   248                           
   249                           ;Config register CONFIG4L @ 0x300006
   250                           ;	Stack Full/Underflow Reset Enable bit
   251                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   252                           ;	Single-Supply ICSP Enable bit
   253                           ;	LVP = ON, Single-Supply ICSP enabled
   254                           ;	Extended Instruction Set Enable bit
   255                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   256                           ;	Background Debugger Enable bit
   257                           ;	DEBUG = 0x1, unprogrammed default
   258  300006                     	org	3145734
   259  300006  84                 	db	132
   260                           
   261                           ; Padding undefined space
   262  300007                     	org	3145735
   263  300007  FF                 	db	255
   264                           
   265                           ;Config register CONFIG5L @ 0x300008
   266                           ;	Code Protection bit
   267                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   268                           ;	Code Protection bit
   269                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   270                           ;	Code Protection bit
   271                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   272                           ;	Code Protection bit
   273                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   274  300008                     	org	3145736
   275  300008  0F                 	db	15
   276                           
   277                           ;Config register CONFIG5H @ 0x300009
   278                           ;	Boot Block Code Protection bit
   279                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   280                           ;	Data EEPROM Code Protection bit
   281                           ;	CPD = OFF, Data EEPROM not code-protected
   282  300009                     	org	3145737
   283  300009  C0                 	db	192
   284                           
   285                           ;Config register CONFIG6L @ 0x30000A
   286                           ;	Write Protection bit
   287                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   288                           ;	Write Protection bit
   289                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   290                           ;	Write Protection bit
   291                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   292                           ;	Write Protection bit
   293                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   294  30000A                     	org	3145738
   295  30000A  0F                 	db	15
   296                           
   297                           ;Config register CONFIG6H @ 0x30000B
   298                           ;	Configuration Register Write Protection bit
   299                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   300                           ;	Boot Block Write Protection bit
   301                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   302                           ;	Data EEPROM Write Protection bit
   303                           ;	WRTD = OFF, Data EEPROM not write-protected
   304  30000B                     	org	3145739
   305  30000B  E0                 	db	224
   306                           
   307                           ;Config register CONFIG7L @ 0x30000C
   308                           ;	Table Read Protection bit
   309                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   310                           ;	Table Read Protection bit
   311                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   312                           ;	Table Read Protection bit
   313                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   314                           ;	Table Read Protection bit
   315                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   316  30000C                     	org	3145740
   317  30000C  0F                 	db	15
   318                           
   319                           ;Config register CONFIG7H @ 0x30000D
   320                           ;	Boot Block Table Read Protection bit
   321                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   322  30000D                     	org	3145741
   323  30000D  40                 	db	64
   324                           tosu	equ	0xFFF
   325                           tosh	equ	0xFFE
   326                           tosl	equ	0xFFD
   327                           stkptr	equ	0xFFC
   328                           pclatu	equ	0xFFB
   329                           pclath	equ	0xFFA
   330                           pcl	equ	0xFF9
   331                           tblptru	equ	0xFF8
   332                           tblptrh	equ	0xFF7
   333                           tblptrl	equ	0xFF6
   334                           tablat	equ	0xFF5
   335                           prodh	equ	0xFF4
   336                           prodl	equ	0xFF3
   337                           indf0	equ	0xFEF
   338                           postinc0	equ	0xFEE
   339                           postdec0	equ	0xFED
   340                           preinc0	equ	0xFEC
   341                           plusw0	equ	0xFEB
   342                           fsr0h	equ	0xFEA
   343                           fsr0l	equ	0xFE9
   344                           wreg	equ	0xFE8
   345                           indf1	equ	0xFE7
   346                           postinc1	equ	0xFE6
   347                           postdec1	equ	0xFE5
   348                           preinc1	equ	0xFE4
   349                           plusw1	equ	0xFE3
   350                           fsr1h	equ	0xFE2
   351                           fsr1l	equ	0xFE1
   352                           bsr	equ	0xFE0
   353                           indf2	equ	0xFDF
   354                           postinc2	equ	0xFDE
   355                           postdec2	equ	0xFDD
   356                           preinc2	equ	0xFDC
   357                           plusw2	equ	0xFDB
   358                           fsr2h	equ	0xFDA
   359                           fsr2l	equ	0xFD9
   360                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      1       1
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      1       1       1        0.8%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Wed Oct 06 20:29:18 2021

                     l11 7FD4                       u17 7FDC                       u27 7FEE  
                    l690 7FCA                      l692 7FCE                      l694 7FD0  
                    l696 7FD6                      l698 7FE6                      wreg 000FE8  
                   _LATB 000F8A                     _main 7FCA                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
        __initialization 7FC4             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0080  
__end_of__initialization 7FC4            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FC4  
                __ramtop 0600                  __ptext0 7FCA     end_of_initialization 7FC4  
    start_initialization 7FC4                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0036                 isa$xinst 000000  
