
---------- Begin Simulation Statistics ----------
final_tick                               2146532206000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61209                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702404                       # Number of bytes of host memory used
host_op_rate                                    61407                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38471.81                       # Real time elapsed on the host
host_tick_rate                               55794938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354811298                       # Number of instructions simulated
sim_ops                                    2362420212                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.146532                       # Number of seconds simulated
sim_ticks                                2146532206000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.280931                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292403057                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335013679                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19446095                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457533200                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38770639                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39264732                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          494093                       # Number of indirect misses.
system.cpu0.branchPred.lookups              582126346                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3961240                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801870                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13714513                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555018503                       # Number of branches committed
system.cpu0.commit.bw_lim_events             61376755                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      102544275                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224744575                       # Number of instructions committed
system.cpu0.commit.committedOps            2228551738                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3977856957                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.560239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.312571                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2873378644     72.23%     72.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    681406214     17.13%     89.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145825759      3.67%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146569554      3.68%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41110286      1.03%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15852887      0.40%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5292281      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7044577      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     61376755      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3977856957                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162563                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150852064                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691540781                       # Number of loads committed
system.cpu0.commit.membars                    7608903                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608909      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238734608     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695342643     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264747296     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228551738                       # Class of committed instruction
system.cpu0.commit.refs                     960089963                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224744575                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228551738                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.926535                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.926535                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            663308551                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5749869                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290984076                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2363926448                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1668479975                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1643988921                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13736157                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10708699                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10303190                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  582126346                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414007938                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2324450284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8858835                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          185                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2384819863                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  47                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          185                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38935532                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135819                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1655898327                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331173696                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.556415                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3999816794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.597184                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879399                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2293815526     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1265980024     31.65%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266171205      6.65%     95.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142006965      3.55%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14319542      0.36%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9561333      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  344088      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809410      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808701      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3999816794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      286230612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13899175                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               565978993                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539604                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008294321                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274293228                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              554276330                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            732725501                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811053                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4370667                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278826217                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2331053760                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734001093                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12941273                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2312769185                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2680350                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              7865540                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13736157                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15076254                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       190204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33641171                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        74385                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23787                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8652528                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41184720                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10277035                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23787                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1959256                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11939919                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                944132830                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2293125767                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896692                       # average fanout of values written-back
system.cpu0.iew.wb_producers                846596812                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.535021                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2293264995                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2823300048                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1469512548                       # number of integer regfile writes
system.cpu0.ipc                              0.519067                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519067                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611885      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1280257233     55.05%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18328512      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802470      0.16%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           741975184     31.90%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273735127     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2325710459                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     51                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 99                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               880                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4462110                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001919                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 770784     17.27%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3292434     73.79%     91.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               398889      8.94%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2322560633                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8655958243                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2293125720                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2433577459                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2319633185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2325710459                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420575                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      102502018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           258521                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1052                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     41606059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3999816794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.581454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.796959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2299679819     57.49%     57.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1188762112     29.72%     87.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          425936360     10.65%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67093931      1.68%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11273606      0.28%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4719984      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1594004      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             520358      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             236620      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3999816794                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.542624                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35352455                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4865242                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           732725501                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278826217                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4286047406                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7017515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              597882064                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421298739                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              26326472                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1684551905                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17261657                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                63051                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2873802987                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2350236214                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1510465457                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1635326966                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23179445                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13736157                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68088639                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                89166710                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2873802947                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        231063                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8941                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54251711                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8936                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6247539074                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4684200412                       # The number of ROB writes
system.cpu0.timesIdled                       53968689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.648792                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17852184                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19062909                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1783687                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32369775                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910432                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         918720                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            8288                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35520718                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46799                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801573                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1381193                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517143                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3190512                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405397                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14439882                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066723                       # Number of instructions committed
system.cpu1.commit.committedOps             133868474                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    668811951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.200159                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.881446                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    613825582     91.78%     91.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27034454      4.04%     95.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8685765      1.30%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8979160      1.34%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2513763      0.38%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       800751      0.12%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3531641      0.53%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       250323      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3190512      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    668811951                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457129                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272691                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890064                       # Number of loads committed
system.cpu1.commit.membars                    7603265                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603265      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451044     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691637     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122384      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868474                       # Class of committed instruction
system.cpu1.commit.refs                      48814033                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066723                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868474                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.169672                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.169672                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            592554856                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               420788                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17184664                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153961024                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17985591                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50961094                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1382554                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1115374                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8675991                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35520718                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19697037                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    648845954                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146818                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     155044732                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3570096                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052827                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20929064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18762616                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.230583                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         671560086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.236534                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.682160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               577160139     85.94%     85.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53117901      7.91%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25098131      3.74%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10155969      1.51%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5141869      0.77%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  820786      0.12%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64332      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     200      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     759      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           671560086                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         842216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1498158                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31479005                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.214032                       # Inst execution rate
system.cpu1.iew.exec_refs                    51939179                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12349065                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              509859911                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40104324                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802264                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1194950                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12669669                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148296095                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39590114                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1519090                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143915895                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3218102                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3728554                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1382554                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11207687                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        53039                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1061827                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32764                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1611                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         4382                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3214260                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       745700                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1611                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       508884                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989274                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82115778                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142890221                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.858864                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70526316                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212507                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142931425                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178995873                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96071439                       # number of integer regfile writes
system.cpu1.ipc                              0.193436                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.193436                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603373      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85465534     58.77%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43765131     30.09%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8600798      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145434985                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4106130                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028233                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 701097     17.07%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3049462     74.27%     91.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               355569      8.66%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141937728                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         966804675                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142890209                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162725037                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136890330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145434985                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405765                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14427620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           268515                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           368                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5860099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    671560086                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216563                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.687503                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          583646482     86.91%     86.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55734226      8.30%     95.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18613439      2.77%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6044887      0.90%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5342013      0.80%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             735906      0.11%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             947518      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             358390      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             137225      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      671560086                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.216292                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23585343                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2183782                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40104324                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12669669                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       672402302                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3620653659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              548209202                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325024                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24851383                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21215425                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4322305                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                49052                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189671816                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151976235                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102067587                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54522393                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16014158                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1382554                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46197193                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12742563                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189671804                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33319                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               625                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 48613496                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   813929509                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299372709                       # The number of ROB writes
system.cpu1.timesIdled                          14765                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         13521242                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4595                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13601156                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                303244                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18443712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36775456                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4176349                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       151174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123875396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7664144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247755916                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7815318                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13974181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5538671                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12792945                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4466691                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4466685                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13974181                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2347                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55216322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55216322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1534690368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1534690368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              542                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18443840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18443840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18443840                       # Request fanout histogram
system.membus.respLayer1.occupancy        95459978020                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         63655406164                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    438595187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   654210493.652078                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        81000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1600661500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2143023444500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3508761500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347687144                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347687144                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347687144                       # number of overall hits
system.cpu0.icache.overall_hits::total      347687144                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66320794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66320794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66320794                       # number of overall misses
system.cpu0.icache.overall_misses::total     66320794                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 864276610495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 864276610495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 864276610495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 864276610495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414007938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414007938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414007938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414007938                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160192                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13031.759096                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13031.759096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13031.759096                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13031.759096                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3690                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.555556                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62547990                       # number of writebacks
system.cpu0.icache.writebacks::total         62547990                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3772771                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3772771                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3772771                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3772771                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62548023                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62548023                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62548023                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62548023                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 767108908998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 767108908998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 767108908998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 767108908998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151079                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151079                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151079                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151079                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12264.319034                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12264.319034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12264.319034                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12264.319034                       # average overall mshr miss latency
system.cpu0.icache.replacements              62547990                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347687144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347687144                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66320794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66320794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 864276610495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 864276610495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414007938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414007938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13031.759096                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13031.759096                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3772771                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3772771                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62548023                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62548023                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 767108908998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 767108908998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151079                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12264.319034                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12264.319034                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999983                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          410234829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62547990                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.558721                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999983                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        890563898                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       890563898                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862404318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862404318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862404318                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862404318                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93284497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93284497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93284497                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93284497                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2125113431851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2125113431851                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2125113431851                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2125113431851                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955688815                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955688815                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955688815                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955688815                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097610                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22780.992557                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22780.992557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22780.992557                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22780.992557                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11826361                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       999648                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           218068                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10743                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.232446                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.051103                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57632765                       # number of writebacks
system.cpu0.dcache.writebacks::total         57632765                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37110617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37110617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37110617                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37110617                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56173880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56173880                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56173880                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56173880                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 945273383214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 945273383214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 945273383214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 945273383214                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058778                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058778                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058778                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058778                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16827.632046                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16827.632046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16827.632046                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16827.632046                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57632765                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621669127                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621669127                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69278256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69278256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1357165923000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1357165923000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690947383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690947383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100266                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19590.070555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19590.070555                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23550785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23550785                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45727471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45727471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 678366043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 678366043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066181                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14834.978366                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14834.978366                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240735191                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240735191                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24006241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24006241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 767947508851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 767947508851                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264741432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264741432                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.090678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.090678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31989.494267                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31989.494267                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13559832                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13559832                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10446409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10446409                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 266907340214                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 266907340214                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039459                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039459                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25550.152231                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25550.152231                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2744                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2744                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14553000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14553000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5950                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.461176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.461176                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5303.571429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5303.571429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2733                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       796000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001849                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 72363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72363.636364                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5736                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5879                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024324                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024324                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4856.643357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4856.643357                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       552500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       552500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024324                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024324                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3863.636364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3863.636364                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2334923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2334923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466947                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466947                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127181988500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127181988500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801870                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385849                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86698.420938                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86698.420938                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466947                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466947                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125715041500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125715041500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385849                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85698.420938                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85698.420938                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995103                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922388568                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57640589                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.002414                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           289500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995103                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999847                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976645649                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976645649                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62425965                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53622503                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              856342                       # number of demand (read+write) hits
system.l2.demand_hits::total                116914428                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62425965                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53622503                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9618                       # number of overall hits
system.l2.overall_hits::.cpu1.data             856342                       # number of overall hits
system.l2.overall_hits::total               116914428                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            122054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4006993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2817337                       # number of demand (read+write) misses
system.l2.demand_misses::total                6952200                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           122054                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4006993                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5816                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2817337                       # number of overall misses
system.l2.overall_misses::total               6952200                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10578242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 392662391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    540495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 291643520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     695424648000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10578242000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 392662391000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    540495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 291643520000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    695424648000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62548019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57629496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15434                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3673679                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123866628                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62548019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57629496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15434                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3673679                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123866628                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001951                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.069530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.376830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.766898                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056126                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001951                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.069530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.376830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.766898                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056126                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86668.540154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97994.279251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92932.427785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103517.442180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100029.436437                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86668.540154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97994.279251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92932.427785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103517.442180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100029.436437                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 55                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             55                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10650845                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5538671                       # number of writebacks
system.l2.writebacks::total                   5538671                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         441735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         210543                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              652440                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        441735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        210543                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             652440                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       121900                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3565258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5808                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2606794                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6299760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       121900                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3565258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5808                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2606794                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12348714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         18648474                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9347396002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 322619801002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    482033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 246711663008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579160893012                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9347396002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 322619801002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    482033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 246711663008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1006611912859                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1585772805871                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061865                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.376312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.709587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050859                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061865                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.376312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.709587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.150553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76680.853175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90489.889091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82994.662534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94641.794867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91933.802718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76680.853175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90489.889091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82994.662534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94641.794867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81515.525654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85034.990309                       # average overall mshr miss latency
system.l2.replacements                       25895172                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15168806                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15168806                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15168806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15168806                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108335081                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108335081                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108335081                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108335081                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12348714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12348714                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1006611912859                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1006611912859                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81515.525654                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81515.525654                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       269500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               62                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.814815                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6132.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4812.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       676000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       439000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1115000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.814815                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19882.352941                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19910.714286                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.950000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.920000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       372500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       452500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.950000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.920000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19605.263158                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19673.913043                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9244784                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           366079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9610863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2678276                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2119174                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4797450                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 268597162500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 220292953500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  488890116000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11923060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485253                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14408313                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.224630                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.852700                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.332964                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100287.335024                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103952.272678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101906.245193                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       243734                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129332                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           373066                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2434542                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1989842                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4424384                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 223784473001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 188521526502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 412305999503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.204188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.800660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.307072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91920.563704                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94741.957654                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93189.469879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62425965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62435583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       122054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5816                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           127870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10578242000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    540495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11118737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62548019                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15434                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62563453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001951                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.376830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86668.540154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92932.427785                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86953.444905                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          154                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           162                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       121900                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5808                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       127708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9347396002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    482033000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9829429002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.376312                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76680.853175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82994.662534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76967.997322                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44377719                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       490263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44867982                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1328717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       698163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2026880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 124065228500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71350566500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 195415795000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45706436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1188426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46894862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.587469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043222                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93372.199272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102197.576354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96412.118626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       198001                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81211                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       279212                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1130716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       616952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1747668                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  98835328001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58190136506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 157025464507                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.519134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037268                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87409.506897                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94318.741986                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89848.566494                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          134                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               165                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2668                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          130                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2798                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     32452500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      4487500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     36940000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2802                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          161                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2963                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.952177                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.807453                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944313                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12163.605697                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 34519.230769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13202.287348                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          419                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           44                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          463                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2249                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2335                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     44389988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1688500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     46078488                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.802641                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.534161                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.788053                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19737.655847                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19633.720930                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19733.827837                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999972                       # Cycle average of tags in use
system.l2.tags.total_refs                   258786146                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25895788                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.993368                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.962584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.815706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.529543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.866487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.819765                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.133274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013539                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2004884372                       # Number of tag accesses
system.l2.tags.data_accesses               2004884372                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7801600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     229652928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        371712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     168123136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    774266048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1180215424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7801600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       371712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8173312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    354474944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       354474944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         121900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3588327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2626924                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12097907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18440866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5538671                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5538671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3634513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106987879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           173169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78323137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    360705535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             549824233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3634513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       173169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3807682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165138423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165138423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165138423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3634513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106987879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          173169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78323137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    360705535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            714962656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5459597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    121897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3485938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2549540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12068505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013474320250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335581                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335581                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35122903                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5140212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18440866                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5538671                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18440866                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5538671                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 209178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79074                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            926725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            936372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1171996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1619605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1253745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1341570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1192600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1217958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1365792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1127744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1067471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           977517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1157102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           972429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           918571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           984491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            345145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            340286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            393937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            410221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            388275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            389110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            365484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           338758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295321                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 600219430017                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91158440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            942063580017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32921.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51671.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13719497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2934610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18440866                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5538671                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3616260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3839677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4117161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2326810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1913645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1367195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  392878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  291810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  200664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   67807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 249684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 355010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 359564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 359573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 361313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 365726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 379211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 363199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 358324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 349801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 342890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 345802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7037137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.462114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.484908                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   197.417289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2076537     29.51%     29.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3332809     47.36%     76.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       673558      9.57%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       433317      6.16%     92.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       151571      2.15%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        67547      0.96%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        62330      0.89%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38538      0.55%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200930      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7037137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.328535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    448.606273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335576    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335581                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.794804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           296203     88.27%     88.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3929      1.17%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24712      7.36%     96.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7393      2.20%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2407      0.72%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              638      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              199      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               81      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335581                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1166828032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13387392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349412288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1180215424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            354474944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       543.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    549.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2146532106000                       # Total gap between requests
system.mem_ctrls.avgGap                      89515.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7801408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    223100032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       371712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163170560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    772384320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349412288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3634423.922545143869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103935096.513525128365                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 173168.610729896522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76015891.838894695044                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 359828898.835538864136                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162779895.416113793850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       121900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3588327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5808                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2626924                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12097907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5538671                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4285161532                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 174802301242                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    236770755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138266104374                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 624473242114                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51097570220388                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35153.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48714.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40766.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52634.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51618.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9225601.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24119598300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12819851550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         61197775380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13585483260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169445184480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     414354451380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     475338302880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1170860647230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.466145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1231062106240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71677320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 843792779760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26125638420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13886083365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         68976476940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14913456480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169445184480.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     579335773500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     336406663200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1209089276385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.275628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 867901241491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71677320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1206953644509                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21046668598.837208                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101027464027.610123                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     94.19%     94.19% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782468990500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   336518706500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1810013499500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19680287                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19680287                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19680287                       # number of overall hits
system.cpu1.icache.overall_hits::total       19680287                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16750                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16750                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16750                       # number of overall misses
system.cpu1.icache.overall_misses::total        16750                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    717075499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    717075499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    717075499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    717075499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19697037                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19697037                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19697037                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19697037                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000850                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000850                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000850                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000850                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 42810.477552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 42810.477552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 42810.477552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 42810.477552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    70.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15402                       # number of writebacks
system.cpu1.icache.writebacks::total            15402                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1316                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1316                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1316                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15434                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15434                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15434                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    670612999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    670612999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    670612999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    670612999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000784                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000784                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000784                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000784                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 43450.369250                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 43450.369250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 43450.369250                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 43450.369250                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15402                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19680287                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19680287                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16750                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    717075499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    717075499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19697037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19697037                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000850                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000850                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 42810.477552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 42810.477552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1316                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15434                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    670612999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    670612999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 43450.369250                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 43450.369250                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995242                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19564028                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15402                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1270.226464                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        317701500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995242                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39409508                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39409508                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38040342                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38040342                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38040342                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38040342                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8424916                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8424916                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8424916                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8424916                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 712403309263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 712403309263                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 712403309263                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 712403309263                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46465258                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46465258                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46465258                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46465258                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181316                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181316                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181316                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181316                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84559.099374                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84559.099374                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84559.099374                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84559.099374                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3640711                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       512074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            56018                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5996                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.991806                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.402602                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3673376                       # number of writebacks
system.cpu1.dcache.writebacks::total          3673376                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6090028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6090028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6090028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6090028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2334888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2334888                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2334888                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2334888                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189876401795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189876401795                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189876401795                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189876401795                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050250                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050250                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050250                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050250                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81321.417471                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81321.417471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81321.417471                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81321.417471                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3673376                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33273283                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33273283                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5070030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5070030                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 367723363000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 367723363000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38343313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38343313                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132227                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72528.833754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72528.833754                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3881358                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3881358                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1188672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1188672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79313561000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79313561000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031001                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66724.513575                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66724.513575                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4767059                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4767059                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3354886                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3354886                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 344679946263                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 344679946263                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121945                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.413064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.413064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102739.689594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102739.689594                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2208670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2208670                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1146216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1146216                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110562840795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110562840795                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141126                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96458.992716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96458.992716                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          315                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7312000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7312000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331210                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46871.794872                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46871.794872                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3454500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71968.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71968.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          322                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1049000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1049000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.281250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.281250                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8325.396825                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8325.396825                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          126                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       923000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       923000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7325.396825                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7325.396825                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454683                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454683                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119958129500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119958129500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801573                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354298                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89063.048579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89063.048579                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118611239500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118611239500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354298                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88063.048579                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88063.048579                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.514290                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44175211                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3681666                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.998701                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        317713000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.514290                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922322                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922322                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104217192                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104217192                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2146532206000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109459070                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20707477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108700717                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20356501                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         18982488                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             355                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14423735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14423735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62563457                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46895614                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2963                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2963                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187644031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172906081                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        46270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11029218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371625600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8006144512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7376784448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1973504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    470211584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15855114048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44894382                       # Total snoops (count)
system.tol2bus.snoopTraffic                 355510848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        168764053                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.072084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262584                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              156766602     92.89%     92.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11836093      7.01%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 155017      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   6341      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          168764053                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247747484992                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86462902799                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93899211334                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5524607797                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          23164972                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3253733428000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 139224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704124                       # Number of bytes of host memory used
host_op_rate                                   139565                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22273.12                       # Real time elapsed on the host
host_tick_rate                               49710198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3100941997                       # Number of instructions simulated
sim_ops                                    3108552307                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.107201                       # Number of seconds simulated
sim_ticks                                1107201222000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.045376                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168071033                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171421683                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7005022                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186391459                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7807                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12068                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4261                       # Number of indirect misses.
system.cpu0.branchPred.lookups              189968572                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1665                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           764                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7002951                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122602286                       # Number of branches committed
system.cpu0.commit.bw_lim_events             31752360                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      165761038                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541849705                       # Number of instructions committed
system.cpu0.commit.committedOps             541850320                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2178960261                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.248674                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.213661                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2047058659     93.95%     93.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     29713489      1.36%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40249335      1.85%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5168542      0.24%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1924083      0.09%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3320974      0.15%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       597280      0.03%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     19175539      0.88%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     31752360      1.46%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2178960261                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10410                       # Number of function calls committed.
system.cpu0.commit.int_insts                538701512                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166726020                       # Number of loads committed
system.cpu0.commit.membars                        973                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1024      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372079303     68.67%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166726728     30.77%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3041909      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541850320                       # Class of committed instruction
system.cpu0.commit.refs                     169768731                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541849705                       # Number of Instructions Simulated
system.cpu0.committedOps                    541850320                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.072396                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.072396                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1815751719                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2127                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           147254477                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             751986982                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                89778166                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                257442008                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7003469                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4373                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35288268                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  189968572                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171024090                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2024160748                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2062567                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     848468920                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 195                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14011080                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086090                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174097001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168078840                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.384510                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2205263630                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.384748                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.708765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1581834892     71.73%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               433780333     19.67%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               173209516      7.85%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6492239      0.29%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5431558      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25748      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4487574      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     442      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1328      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2205263630                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      309                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1362938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7300507                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               140712367                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.416371                       # Inst execution rate
system.cpu0.iew.exec_refs                   482901999                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3082750                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              170695861                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217682814                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1989                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5191966                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3823624                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          702884276                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            479819249                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6202529                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            918775690                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1813885                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1119729974                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7003469                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1122126666                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30195618                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1957                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     50956794                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       780913                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           428                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1524880                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5775627                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                532052265                       # num instructions consuming a value
system.cpu0.iew.wb_count                    624871682                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.739123                       # average fanout of values written-back
system.cpu0.iew.wb_producers                393251877                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.283180                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     626361295                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1128916895                       # number of integer regfile reads
system.cpu0.int_regfile_writes              482573004                       # number of integer regfile writes
system.cpu0.ipc                              0.245556                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.245556                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1279      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            438013926     47.35%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1026      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  258      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           483775138     52.30%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3186271      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            39      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             924978218                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          318                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               331                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   59312694                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064123                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4402706      7.42%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              54908996     92.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  992      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             984289313                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4120760851                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    624871364                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        863918178                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 702881230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                924978218                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3046                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      161033959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6228730                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           248                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    104104312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2205263630                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.419441                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.126119                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1810737773     82.11%     82.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178466690      8.09%     90.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           77040336      3.49%     93.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35953592      1.63%     95.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56380294      2.56%     97.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30225215      1.37%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9770677      0.44%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4213657      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2475396      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2205263630                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.419182                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5168939                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1298968                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217682814                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3823624                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    578                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2206626568                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7775877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1311053925                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416211292                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              47348609                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               109586916                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             489183703                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               530641                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            973472694                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             726218330                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          560200547                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                267125476                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3051527                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7003469                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            510405676                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               143989263                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              315                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       973472379                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         88168                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1244                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                208352889                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1232                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2854816191                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1441546859                       # The number of ROB writes
system.cpu0.timesIdled                          17091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  255                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.030888                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70515842                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            74992211                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9175038                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        107304850                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              7400                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          42104                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           34704                       # Number of indirect misses.
system.cpu1.branchPred.lookups              111463000                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          330                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           462                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9174426                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46598373                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10962190                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2590                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      184645507                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204280994                       # Number of instructions committed
system.cpu1.commit.committedOps             204281775                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    726292577                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.281267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.181667                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    657604148     90.54%     90.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29570599      4.07%     94.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16052379      2.21%     96.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4403414      0.61%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2015096      0.28%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2918132      0.40%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       318721      0.04%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2447898      0.34%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10962190      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    726292577                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                201134421                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53898270                       # Number of loads committed
system.cpu1.commit.membars                       1143                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1143      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146686154     71.81%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53898732     26.38%     98.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3695506      1.81%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204281775                       # Class of committed instruction
system.cpu1.commit.refs                      57594238                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204280994                       # Number of Instructions Simulated
system.cpu1.committedOps                    204281775                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.712639                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.712639                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            459734862                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  620                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59885653                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             438041033                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66055723                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                214091286                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9187507                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1908                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9063296                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  111463000                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77920716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    668402690                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2915616                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     511482470                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18376238                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.146967                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          80541865                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70523242                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.674404                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         758132674                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.674664                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.018875                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               431371979     56.90%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               207138943     27.32%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                90611495     11.95%     96.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9206790      1.21%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11613623      1.53%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   91837      0.01%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8097468      1.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      61      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     478      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           758132674                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         288957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9710933                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66404559                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.427707                       # Inst execution rate
system.cpu1.iew.exec_refs                   102872065                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4182501                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              172895674                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            102413906                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1606                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12379824                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7236778                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          386976571                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98689564                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7732151                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            324382434                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1057865                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            176760403                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9187507                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            178283146                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3034655                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          583130                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3070                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        12935                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     48515636                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3540810                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         12935                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4078824                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5632109                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                242011137                       # num instructions consuming a value
system.cpu1.iew.wb_count                    296270262                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.735590                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178021087                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.390641                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     297548735                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               419390473                       # number of integer regfile reads
system.cpu1.int_regfile_writes              226965334                       # number of integer regfile writes
system.cpu1.ipc                              0.269350                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.269350                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1327      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225610171     67.93%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3897      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101943879     30.70%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4555151      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             332114585                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4579595                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013789                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 787898     17.20%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3791387     82.79%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  310      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             336692853                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1428540069                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    296270262                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        569684293                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 386973692                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                332114585                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2879                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      182694796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1598630                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           289                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123303392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    758132674                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.438069                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.973936                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          572900981     75.57%     75.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          106141770     14.00%     89.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42906581      5.66%     95.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16882316      2.23%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12211796      1.61%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3770326      0.50%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1955435      0.26%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             826471      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             536998      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      758132674                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.437902                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14657751                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2318920                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           102413906                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7236778                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    184                       # number of misc regfile reads
system.cpu1.numCycles                       758421631                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1455884413                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              370785985                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153989715                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9258799                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76456881                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              81592532                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               613709                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            562903118                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             418483122                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          319988557                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                209389379                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2945687                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9187507                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             92281329                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               165998842                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       562903118                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31593                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1265                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37729785                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1264                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1104257344                       # The number of ROB reads
system.cpu1.rob.rob_writes                  809733557                       # The number of ROB writes
system.cpu1.timesIdled                           2848                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         78608014                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                91709                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            79433346                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1759914                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    109883376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     219610973                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       985278                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       155748                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47988567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     40519600                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95973580                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       40675348                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          109838324                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1173409                       # Transaction distribution
system.membus.trans_dist::CleanEvict        108554454                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1251                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            443                       # Transaction distribution
system.membus.trans_dist::ReadExReq             43090                       # Transaction distribution
system.membus.trans_dist::ReadExResp            43082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     109838326                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    329492379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              329492379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   7107508160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              7107508160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1237                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         109883110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               109883110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           109883110                       # Request fanout histogram
system.membus.respLayer1.occupancy       563809454181                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             50.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        250655609935                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    215997083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   77131781.172235                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1307000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    246836500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1103313274500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3887947500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171006955                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171006955                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171006955                       # number of overall hits
system.cpu0.icache.overall_hits::total      171006955                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        17131                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         17131                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        17131                       # number of overall misses
system.cpu0.icache.overall_misses::total        17131                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1132090998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1132090998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1132090998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1132090998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171024086                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171024086                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171024086                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171024086                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000100                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000100                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000100                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000100                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66084.349892                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66084.349892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66084.349892                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66084.349892                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1751                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.037736                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15603                       # number of writebacks
system.cpu0.icache.writebacks::total            15603                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1528                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1528                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1528                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1528                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15603                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15603                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15603                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15603                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1038016498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1038016498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1038016498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1038016498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66526.725502                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66526.725502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66526.725502                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66526.725502                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15603                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171006955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171006955                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        17131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        17131                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1132090998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1132090998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171024086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171024086                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66084.349892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66084.349892                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1528                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1528                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15603                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15603                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1038016498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1038016498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66526.725502                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66526.725502                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171022895                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15635                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10938.464663                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        342063775                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       342063775                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    128171162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       128171162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    128171162                       # number of overall hits
system.cpu0.dcache.overall_hits::total      128171162                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     69992895                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      69992895                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     69992895                       # number of overall misses
system.cpu0.dcache.overall_misses::total     69992895                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5464362535445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5464362535445                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5464362535445                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5464362535445                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    198164057                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    198164057                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    198164057                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    198164057                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353207                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353207                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353207                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353207                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78070.246065                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78070.246065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78070.246065                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78070.246065                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1512576148                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        95376                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         30734309                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1856                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.214581                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    51.387931                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39803901                       # number of writebacks
system.cpu0.dcache.writebacks::total         39803901                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30187414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30187414                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30187414                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30187414                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39805481                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39805481                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39805481                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39805481                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3679575420738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3679575420738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3679575420738                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3679575420738                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.200871                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.200871                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.200871                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.200871                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92438.913645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92438.913645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92438.913645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92438.913645                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39803901                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126132620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126132620                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68990245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68990245                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5391827339500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5391827339500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    195122865                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    195122865                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353573                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78153.474299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78153.474299                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29290549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29290549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39699696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39699696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3672607094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3672607094000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.203460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.203460                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92509.703198                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92509.703198                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2038542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2038542                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1002650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1002650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  72535195945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  72535195945                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3041192                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3041192                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.329690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.329690                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72343.485708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72343.485708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       896865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       896865                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105785                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6968326738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6968326738                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034784                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65872.540890                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65872.540890                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          696                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          161                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6594000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6594000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          857                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187865                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40956.521739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40956.521739                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          155                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       345500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007001                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 57583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          526                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          227                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1032000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1032000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.301461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.301461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4546.255507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4546.255507                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          227                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       805000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       805000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.301461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.301461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3546.255507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3546.255507                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            659                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          105                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       530500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       530500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          764                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.137435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.137435                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  5052.380952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  5052.380952                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          105                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       425500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       425500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.137435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.137435                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  4052.380952                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  4052.380952                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999634                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          167981256                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39804564                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.220151                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999634                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        436137394                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       436137394                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5992154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 539                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1382885                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7380599                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5021                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5992154                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                539                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1382885                       # number of overall hits
system.l2.overall_hits::total                 7380599                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33810658                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6773202                       # number of demand (read+write) misses
system.l2.demand_misses::total               40596629                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10582                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33810658                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2187                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6773202                       # number of overall misses
system.l2.overall_misses::total              40596629                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    959652000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3532900853722                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    209734499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 808094049776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4342164289997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    959652000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3532900853722                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    209734499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 808094049776                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4342164289997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39802812                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8156087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47977228                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39802812                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8156087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47977228                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.678203                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.849454                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.802274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.830447                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.846165                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.678203                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.849454                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.802274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.830447                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.846165                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90687.204687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104490.745306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95900.548240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119307.537229                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106958.740096                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90687.204687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104490.745306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95900.548240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119307.537229                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106958.740096                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3582031                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    132849                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.963176                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  71219674                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1173409                       # number of writebacks
system.l2.writebacks::total                   1173409                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             63                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        3365570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         222613                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3588275                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            63                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       3365570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        222613                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3588275                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     30445088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6550589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37008354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     30445088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6550589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     73592299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        110600653                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    850006001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3015998209290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    185969499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 726245214802                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3743279399592                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    850006001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3015998209290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    185969499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 726245214802                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6305067267339                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 10048346666931                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.674165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.764898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.791636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.771373                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.674165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.764898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.791636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.305274                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80806.730773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99063.540539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 86176.783596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110867.162449                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101146.876178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80806.730773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99063.540539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 86176.783596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110867.162449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85675.639340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90852.507597                       # average overall mshr miss latency
system.l2.replacements                      149462197                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1312474                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1312474                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1312475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1312475                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45684367                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45684367                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45684367                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45684367                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     73592299                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       73592299                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6305067267339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6305067267339                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85675.639340                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85675.639340                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  137                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           387                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                431                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3486000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       378500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3864500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.755859                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.758803                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9007.751938                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8602.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8966.357309                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          385                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           41                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           426                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7693000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       880500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8573500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.751953                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.732143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19981.818182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21475.609756                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20125.586854                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.926829                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           34                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       686500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       765500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.926829                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20191.176471                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20144.736842                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78360                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          67356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65796                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              133152                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6370426500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6041117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12411543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.642532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.616743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.629525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94578.456262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 91815.870266                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93213.346401                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        44919                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45158                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90077                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        22437                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          43075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2456801500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2266643000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4723444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.214034                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.193452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.203653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109497.771538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109828.617114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109656.285548                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           539                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5560                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    959652000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    209734499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1169386499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2726                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.678203                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.802274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.696656                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90687.204687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95900.548240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91580.115827                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           63                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10519                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12677                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    850006001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    185969499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1035975500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.674165                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.791636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.691636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80806.730773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 86176.783596                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81720.872446                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5954681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1341998                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7296679                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33743302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6707406                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40450708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3526530427222                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 802052932776                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4328583359998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39697983                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8049404                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47747387                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.850000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.833280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.847182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104510.531519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119577.215510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107008.840488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      3320651                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       177455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3498106                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     30422651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6529951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     36952602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3013541407790                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 723978571802                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3737519979592                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.766353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.811234                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.773919                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99055.845192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110870.444786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101143.621215                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   164332327                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 149462261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.099490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.445847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.002887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.256895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.888353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.405448                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.335091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.207139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.428210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 909264349                       # Number of tag accesses
system.l2.tags.data_accesses                909264349                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        673216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1955763648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        138112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     419837568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4655997440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7032409984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       673216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       138112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        811328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75098176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75098176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       30558807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6559962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     72749960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           109881406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1173409                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1173409                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           608034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1766403079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           124740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        379188136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4205195359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6351519348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       608034                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       124740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           732774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67827035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67827035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67827035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          608034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1766403079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          124740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       379188136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4205195359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6419346383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1101206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10519.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  30487375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6472093.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  72676149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.064894380250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        67540                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        67540                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           151322849                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1039542                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   109881408                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1173409                       # Number of write requests accepted
system.mem_ctrls.readBursts                 109881408                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1173409                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 233114                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72203                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4657459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5042157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4622476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4412867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10306606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12747521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9955654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8694182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7798337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7668655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7008819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4869235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6742447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5822599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4559294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4739986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             77896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            79637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            66947                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4147324900615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               548241470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6203230413115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37823.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56573.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 88160032                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  804595                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             109881408                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1173409                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5387761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7356468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9716140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10815738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                11404858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11416330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                10133083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9267699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7685903                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 5985881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5850358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6712082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3753156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1649187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1162175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 725918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 423844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 172383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  25313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  71045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  68513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21784867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    325.361864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.597365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.711371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       781621      3.59%      3.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12671164     58.16%     61.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1283453      5.89%     67.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3090224     14.19%     81.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1343589      6.17%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       451783      2.07%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       571350      2.62%     92.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       364876      1.67%     94.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1226807      5.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21784867                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        67540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1623.454619                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    158.807467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  57910.659425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        67508     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.83501e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.2768e+06-3.40787e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         67540                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        67540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.304471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.279579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966494                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            59533     88.14%     88.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1366      2.02%     90.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3554      5.26%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1686      2.50%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              745      1.10%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              328      0.49%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              130      0.19%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.11%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.07%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         67540                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7017490816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14919296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70477056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7032410112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75098176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6338.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6351.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        50.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    49.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1107201318500                       # Total gap between requests
system.mem_ctrls.avgGap                       9969.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       673216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1951192000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       138112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    414213952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4651273536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70477056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 608034.011002924992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1762274066.565291404724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 124739.746719679824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 374109009.066827058792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4200928831.706076145172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63653340.151389390230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     30558807                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6559962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     72749962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1173409                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    412925483                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1745946627710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95842894                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 453404647866                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4003370369162                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27403717140755                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39255.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57133.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44412.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69116.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     55029.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23353934.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72454442340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38510441805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        351354916080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2857621140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87401193360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     497083107390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6568968480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1056230690595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        953.964528                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12731133212                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36971740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1057498348788                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          83089536600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44163128460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        431533895940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2890663740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87401193360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     499449676710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4576068000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1153104162810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.458535                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7613984805                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36971740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1062615497195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4549940537.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9126639922.374449                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        88500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  23763031500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   379210736000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 727990486000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77917784                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77917784                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77917784                       # number of overall hits
system.cpu1.icache.overall_hits::total       77917784                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2932                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2932                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2932                       # number of overall misses
system.cpu1.icache.overall_misses::total         2932                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    235279500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    235279500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    235279500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    235279500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77920716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77920716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77920716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77920716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80245.395634                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80245.395634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80245.395634                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80245.395634                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2726                       # number of writebacks
system.cpu1.icache.writebacks::total             2726                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          206                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          206                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          206                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2726                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2726                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2726                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    220306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    220306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    220306500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    220306500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 80816.764490                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 80816.764490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 80816.764490                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 80816.764490                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2726                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77917784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77917784                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2932                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    235279500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    235279500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77920716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77920716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80245.395634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80245.395634                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          206                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2726                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2726                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    220306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    220306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 80816.764490                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 80816.764490                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78052203                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2758                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28300.291153                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        155844158                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       155844158                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62822646                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62822646                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62822646                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62822646                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18037103                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18037103                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18037103                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18037103                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1509450899119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1509450899119                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1509450899119                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1509450899119                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80859749                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80859749                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80859749                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80859749                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.223067                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.223067                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.223067                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.223067                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83685.883433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83685.883433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83685.883433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83685.883433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    211901539                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        31935                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3200051                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            469                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.218176                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.091684                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8156602                       # number of writebacks
system.cpu1.dcache.writebacks::total          8156602                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9878913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9878913                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9878913                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9878913                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8158190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8158190                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8158190                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8158190                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 840389902217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 840389902217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 840389902217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 840389902217                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.100893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.100893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.100893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.100893                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103011.808038                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103011.808038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103011.808038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103011.808038                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8156602                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60133360                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60133360                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17031684                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17031684                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1438908804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1438908804000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77165044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77165044                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.220718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.220718                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84484.235616                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84484.235616                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8980079                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8980079                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8051605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8051605                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 833691483500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 833691483500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.104343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.104343                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103543.515051                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103543.515051                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2689286                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2689286                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1005419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1005419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  70542095119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  70542095119                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3694705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3694705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272124                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70161.887849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70161.887849                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       898834                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       898834                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106585                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106585                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6698418717                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6698418717                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028848                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028848                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62845.791781                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62845.791781                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13643500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13643500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179302                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179302                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 91567.114094                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 91567.114094                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7218500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102286                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 84923.529412                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84923.529412                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          580                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          219                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          219                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1872000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1872000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.274093                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274093                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8547.945205                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8547.945205                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          219                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          219                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1653000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1653000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.274093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.274093                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7547.945205                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7547.945205                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            313                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          149                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       697000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       697000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          462                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          462                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.322511                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.322511                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4677.852349                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4677.852349                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       548000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       548000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.322511                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.322511                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3677.852349                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3677.852349                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996453                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70985348                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8158120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.701189                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996453                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        169881776                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       169881776                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1107201222000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47769246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2485884                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46666357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       148288788                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        117147192                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           446                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211709                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18329                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47750917                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119413050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24471430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143939467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1997184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5094829632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       348928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1044012416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6141188160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       266614350                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75337024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        314596225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.132925                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.340949                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              272934150     86.76%     86.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41506327     13.19%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 155748      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          314596225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95971287147                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59718747345                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23415478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12244964373                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4093990                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
