{
  "name": "core_arch::x86_64::amx::_tile_stream_loadd",
  "safe": false,
  "callees": {
    "core_arch::x86_64::amx::tileloaddt164": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {},
  "path": 12256,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86_64/amx.rs:81:1: 84:2",
  "src": "pub unsafe fn _tile_stream_loadd<const DST: i32>(base: *const u8, stride: usize) {\n    static_assert_uimm_bits!(DST, 3);\n    tileloaddt164(DST as i8, base, stride);\n}",
  "mir": "fn core_arch::x86_64::amx::_tile_stream_loadd(_1: *const u8, _2: usize) -> () {\n    let mut _0: ();\n    let  _3: ();\n    let mut _4: i8;\n    debug base => _1;\n    debug stride => _2;\n    bb0: {\n        StorageLive(_4);\n        _4 = DST as i8;\n        _3 = core_arch::x86_64::amx::tileloaddt164(move _4, _1, _2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Load tile rows from memory specifieid by base address and stride into destination tile dst using the tile configuration\n previously configured via _tile_loadconfig. This intrinsic provides a hint to the implementation that the data will\n likely not be reused in the near future and the data caching can be optimized accordingly.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_tile_stream_loadd&ig_expand=6883)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}