# SV_UART_FIFO_LOOPBACK

----
# ğŸŒ[SystemVerilog Based UART_FIFO_LOOPBACK]

> ì´ í”„ë¡œì íŠ¸ëŠ” UART_FIFO ëª¨ë“ˆì„ System Verilog ê¸°ë°˜ TB í™˜ê²½ì—ì„œ ê²€ì¦í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.


## ğŸ” Overview
ë³¸ í”„ë¡œì íŠ¸ëŠ” UART_RX, UART_TX, FIFO ëª¨ë“ˆì„ í¬í•¨í•˜ëŠ” UART_TOP ëª¨ë“ˆì— ëŒ€í•´ SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œ Testbench Architectureë¥¼ êµ¬ì„±í•˜ê³ , report & waveformì„ í†µí•´ ë™ì‘ ê²€ì¦ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

---

## ğŸ“Œ DUT Spec Analysis

### **1. Key Parameters / Features**
- **Data Bits** : 8bit  
- **Parity Bits** : ì—†ìŒ â†’ ë‹¨ìˆœì„±ê³¼ ë¦¬ì†ŒìŠ¤ ì ˆì•½ì„ ìœ„í•´ parity bit ë¯¸ì‚¬ìš©
- **BAUD Rate** : 9600 bps
- **Oversampling Rate** : 16  
  UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¯€ë¡œ TX/RX í´ëŸ­ì´ ì™„ë²½íˆ ë§ì§€ ì•Šì•„ë„ ë™ì‘í•´ì•¼ í•¨ â†’ **16ë°° Oversampling**ìœ¼ë¡œ íƒ€ì´ë° ë™ê¸°í™” & ì •í™•í•œ ë°ì´í„° ìƒ˜í”Œë§ êµ¬í˜„
---
### **2. DUT System Block Diagram**
![System Block](https://github.com/user-attachments/assets/f42e7085-e6bc-44c7-9b80-bd48747d063a)

---

### **3. Protocol**

#### **í•„ìˆ˜ Protocol ê·œì¹™(ASSERTION & COVERAGEë¡œ ê²€ì¦í•  ì˜ˆì •)**
| ê·œì¹™ | ì„¤ëª… |
|------|------|
| **START BIT** | ê° ì „ì†¡ frameì€ ë°˜ë“œì‹œ **start bit = 0**ìœ¼ë¡œ ì‹œì‘í•´ì•¼ í•¨ |
| **STOP BIT**  | ì „ì†¡ ì¢…ë£Œ ì‹œ ë°˜ë“œì‹œ **stop bit = 1**ë¡œ ëë‚˜ì•¼ í•¨ |
| **BIT SEQUENCE** | ë°ì´í„° bitëŠ” **LSB â†’ MSB** ìˆœì„œë¡œ ì „ì†¡ |
| **BIT WIDTH PER CLK** | ê° ë¹„íŠ¸ì˜ durationì€ **baud rate**ì— ë§ì¶°ì•¼ í•¨ |

---


## ğŸ” Verification Plan

## ğŸ“š TB Architecture
![TB Architecture](https://github.com/user-attachments/assets/941bc3b9-728d-4a0c-8083-82cdb666bb6d)


## ğŸ“‹ Testcase & Scenario
```markdown
  â”œâ”€â”€ ğŸ—‚ï¸ 1. Basic Cases
  â”‚    â”œâ”€â”€ ğŸ“‚ 1.1 Reset Test
  â”‚    â””â”€â”€ ğŸ“‚ 1.2 Single Byte Loopback
  â”‚Â Â 
  â””â”€â”€ ğŸ—‚ï¸ 2. Functional CasesÂ Â 
  Â  Â  Â â”œâ”€â”€ ğŸ“‚2.1 Sequential Data Flow
  Â  Â  Â â””â”€â”€ ğŸ“‚2.2 Random Data Flow
 ```

## âœ¨ Verification Results

### ğŸ”¹ 1. Basic Cases

#### 1.1 Reset Test
<table>
<tr>
<td width="70%">
  
**ëª©ì **: DUT Reset ë™ì‘ ì‹œ, ë‚´ë¶€ FIFO ë° TX/RX ìƒíƒœê°€ ì´ˆê¸°í™”ë˜ëŠ”ì§€ í™•ì¸  
**ê²°ê³¼**: ì •ìƒì ìœ¼ë¡œ ëª¨ë“  ë ˆì§€ìŠ¤í„°ê°€ ì´ˆê¸°í™”ë˜ê³ , ì¶œë ¥ ì‹ í˜¸ê°€ idle ìƒíƒœë¡œ ë³µê·€í•¨  
    
**Log ìš”ì•½**:
```text
[INFO] Reset asserted at 100ns
[INFO] FIFO empty: PASS
[INFO] TX idle: PASS
</td> <td width="40%">
```

**Waveform**:
<img src="./docs/waveform/reset_test.png" width="350">

</td> </tr> </table>


#### 1.2 Single Byte Loopback
<table>
<tr>
<td width="60%">

**ëª©ì **: ë‹¨ì¼ ë°”ì´íŠ¸ê°€ FIFOë¥¼ ê±°ì³ UART Loopbackì„ í†µí•´ ë™ì¼í•˜ê²Œ ì¶œë ¥ë˜ëŠ”ì§€ ê²€ì¦
**ê²°ê³¼**: ì…ë ¥ 0xA5 â†’ ì¶œë ¥ 0xA5 í™•ì¸

**Log ìš”ì•½**:
```text
[INFO] TX Data: 0xA5
[INFO] RX Data: 0xA5
[PASS] Single Byte Loopback Test
```

**Waveform**:
<img src="./docs/waveform/reset_test.png" width="350">
  
</td> </tr> </table>

### ğŸ”¹ 2. Functional Cases

#### 2.1 Sequential Data Flow
- **ëª©ì **: ì—°ì†ëœ ë°ì´í„° ìŠ¤íŠ¸ë¦¼ì´ ì†ì‹¤ ì—†ì´ ì „ì†¡/ìˆ˜ì‹ ë˜ëŠ”ì§€ ê²€ì¦
- **ê²°ê³¼**: ì…ë ¥ ì‹œí€€ìŠ¤ 0x01 ~ 0x05 â†’ ì¶œë ¥ ë™ì¼í•˜ê²Œ ìˆ˜ì‹ ë¨
- **Waveform**:  
  ![Reset Test Waveform](./docs/waveform/reset_test.png)  
- **Log ìš”ì•½**:
```text
[INFO] TX: 0x01, RX: 0x01
[INFO] TX: 0x02, RX: 0x02
...
[PASS] Sequential Data Flow Test
```

#### 2.2 Random Data Flow
- **ëª©ì **: ëœë¤ ë°ì´í„° ìŠ¤íŠ¸ë¦¼ì—ì„œ ë°ì´í„° ë¬´ê²°ì„± ê²€ì¦ ë° FIFO Overflow/Underflow ì—¬ë¶€ í™•ì¸
- **ê²°ê³¼**: 1000ê°œì˜ ëœë¤ ë°ì´í„° ëª¨ë‘ ë¬´ê²°í•˜ê²Œ ì „ë‹¬ë¨, Overflow/Underflow ë¯¸ë°œìƒ
- **Waveform**:  
  ![Reset Test Waveform](./docs/waveform/reset_test.png)  
- **Log ìš”ì•½**:
```text
[INFO] Random test started (seed=42)
[INFO] Total TX=1000, RX=1000, Error=0
[PASS] Random Data Flow Test
```

## ğŸ”¥ Insights
--------------------------
