Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Mar 16 16:06:44 2018
| Host         : LAPTOP-5RM96D9I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    79 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           18 |
| No           | No                    | Yes                    |              32 |           15 |
| No           | Yes                   | No                     |              84 |           46 |
| Yes          | No                    | No                     |             120 |           52 |
| Yes          | No                    | Yes                    |              18 |            9 |
| Yes          | Yes                   | No                     |              16 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+---------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |            Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+---------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                               |                                       |                1 |              1 |
|  tmp_clkf_BUFG |                                               | VGA/vga_out/V0                        |                1 |              1 |
|  tmp_clkf_BUFG |                                               | VGA/vga_out/H0                        |                1 |              1 |
|  s_clk_50_BUFG | CPU/my_prog_rom/r_vga_wa_reg[8][0]            |                                       |                4 |              5 |
|  s_clk_50_BUFG | CPU/my_prog_rom/r_vga_wd_reg[0][0]            |                                       |                6 |              8 |
|  s_clk_50_BUFG | CPU/my_prog_rom/E[0]                          | CPU/my_cu/AS[0]                       |                2 |              8 |
|  s_clk_50_BUFG | c_DB_INT/bounce_counter/s_count_inc           | c_DB_INT/bounce_counter/s_count_rst   |                3 |              8 |
|  s_clk_50_BUFG | c_DB_RESET/bounce_counter/s_count_inc         | c_DB_RESET/bounce_counter/s_count_rst |                3 |              8 |
|  tmp_clkf_BUFG |                                               | VGA/vga_out/Bout[1]_i_1_n_0           |                8 |              8 |
|  s_clk_50_BUFG | CPU/my_cu/E[0]                                | CPU/my_cu/AS[0]                       |                7 |             10 |
|  tmp_clkf_BUFG |                                               |                                       |                5 |             10 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_0_15_0_0_i_1_n_0      |                                       |                8 |             16 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_0_63_0_0_i_1_n_0      |                                       |                8 |             16 |
|  s_clk_50_BUFG | CPU/my_prog_rom/RF_WR                         |                                       |                2 |             16 |
|  s_clk_50_BUFG |                                               |                                       |               13 |             18 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1536_1663_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2176_2303_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2048_2175_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2304_2431_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1920_2047_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2560_2687_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_256_383_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2432_2559_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2688_2815_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3072_3199_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2816_2943_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_2944_3071_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3328_3455_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3456_3583_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3200_3327_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3840_3967_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3584_3711_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3712_3839_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4352_4479_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4096_4223_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_3968_4095_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4224_4351_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4608_4735_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4736_4863_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_384_511_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4992_5119_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5120_5247_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4864_4991_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_512_639_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5504_5631_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5632_5759_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5376_5503_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5248_5375_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_4480_4607_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG |                                               | RST_IBUF                              |               15 |             32 |
|  s_clk_50_BUFG |                                               | VGA/vga_clk/tmp_clkf_0                |                9 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_0_127_0_0_i_1_n_0     |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1024_1151_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_128_255_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1280_1407_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6016_6143_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6144_6271_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5888_6015_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1152_1279_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6400_6527_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6272_6399_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6528_6655_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_640_767_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6912_7039_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6656_6783_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_6784_6911_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_7168_7295_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_5760_5887_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_7040_7167_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_7424_7551_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_7296_7423_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_896_1023_0_0_i_1_n_0  |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1408_1535_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1792_1919_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_1664_1791_0_0_i_1_n_0 |                                       |                8 |             32 |
|  s_clk_50_BUFG | VGA/frameBuffer/mem_reg_768_895_0_0_i_1_n_0   |                                       |                8 |             32 |
|  s_clk_50_BUFG | CPU/my_prog_rom/WE                            |                                       |               10 |             40 |
|  tmp_clkf_BUFG |                                               | VGA/vga_out/horizontal[2]_i_1_n_0     |               27 |             42 |
|  s_clk_50_BUFG | CPU/my_prog_rom/r_vga_wa_reg[6]_rep__11       |                                       |               42 |            107 |
+----------------+-----------------------------------------------+---------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 5      |                     1 |
| 8      |                     5 |
| 10     |                     2 |
| 16+    |                    68 |
+--------+-----------------------+


