/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_4z | celloutsig_1_16z) & celloutsig_1_16z);
  assign celloutsig_0_6z = celloutsig_0_4z | ~(celloutsig_0_5z);
  assign celloutsig_1_7z = in_data[129] | ~(celloutsig_1_0z);
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_8z } / { 1'h1, celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z } > { celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_1_6z = celloutsig_1_2z && { celloutsig_1_2z[3:0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_5z = in_data[77:71] < in_data[83:77];
  assign celloutsig_0_1z = in_data[72:60] < { in_data[42:33], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_15z = { in_data[148:147], celloutsig_1_6z, celloutsig_1_1z } < { in_data[160:158], celloutsig_1_1z };
  assign celloutsig_1_5z = - { in_data[114:104], celloutsig_1_1z };
  assign celloutsig_1_10z = - in_data[123:113];
  assign celloutsig_0_0z = | in_data[36:32];
  assign celloutsig_1_8z = | { in_data[116:110], celloutsig_1_2z };
  assign celloutsig_0_4z = ^ celloutsig_0_2z;
  assign celloutsig_1_1z = ^ { in_data[152:136], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[174:170], celloutsig_1_1z } <<< in_data[115:110];
  assign celloutsig_1_0z = ~((in_data[180] & in_data[174]) | in_data[185]);
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_8z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[83:79];
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_2z[2]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z & celloutsig_1_3z) | (in_data[120] & celloutsig_1_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_3z) | (celloutsig_1_4z & celloutsig_1_4z));
  assign celloutsig_1_12z = ~((celloutsig_1_5z[1] & celloutsig_1_10z[4]) | (celloutsig_1_9z & celloutsig_1_11z));
  assign { out_data[130:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
