

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes'
================================================================
* Date:           Tue Oct 28 22:02:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  7.026 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.990 us|  0.990 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_left_bytes  |       64|       64|         3|          2|          2|    32|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    100|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|    124|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |l_3_fu_81_p2                           |         +|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  24|          12|           8|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_2         |   9|          2|    7|         14|
    |compressdStream_blk_n        |   9|          2|    1|          2|
    |compressdStream_din          |  14|          3|   32|         96|
    |inStream_blk_n               |   9|          2|    1|          2|
    |l_fu_48                      |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 100|         22|   53|        139|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |l_fu_48                      |  7|   0|    7|          0|
    |tmp_reg_109                  |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 13|   0|   13|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzCompress<6, 4, 65536, 6, 1, 4096, 64>_Pipeline_lz_left_bytes|  return value|
|inStream_dout                   |   in|    8|     ap_fifo|                                                        inStream|       pointer|
|inStream_empty_n                |   in|    1|     ap_fifo|                                                        inStream|       pointer|
|inStream_read                   |  out|    1|     ap_fifo|                                                        inStream|       pointer|
|compressdStream_din             |  out|   32|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_full_n          |   in|    1|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_write           |  out|    1|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_num_data_valid  |   in|    4|     ap_fifo|                                                 compressdStream|       pointer|
|compressdStream_fifo_cap        |   in|    4|     ap_fifo|                                                 compressdStream|       pointer|
+--------------------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

