
CCD_Subsystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004624  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080046e4  080046e4  000056e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004730  08004730  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004730  08004730  0000606c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004730  08004730  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004730  08004730  00005730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004734  08004734  00005734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004738  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a94  2000006c  080047a4  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b00  080047a4  00006b00  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008d0a  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000223a  00000000  00000000  0000ed9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  00010fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000756  00000000  00000000  000119b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000346d  00000000  00000000  00012106  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c364  00000000  00000000  00015573  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080d62  00000000  00000000  000218d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a2639  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000279c  00000000  00000000  000a267c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000094  00000000  00000000  000a4e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080046cc 	.word	0x080046cc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	080046cc 	.word	0x080046cc

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <BSP_W25Qx_Init>:
extern SPI_HandleTypeDef hspi2;
 /**********************************************************************************
  * Function: Module initialization
  */
uint8_t BSP_W25Qx_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	BSP_W25Qx_Reset();
 8000248:	f000 f806 	bl	8000258 <BSP_W25Qx_Reset>
	return BSP_W25Qx_GetStatus();
 800024c:	f000 f81a 	bl	8000284 <BSP_W25Qx_GetStatus>
 8000250:	0003      	movs	r3, r0
}
 8000252:	0018      	movs	r0, r3
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}

08000258 <BSP_W25Qx_Reset>:


void BSP_W25Qx_Reset(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b082      	sub	sp, #8
 800025c:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4a06      	ldr	r2, [pc, #24]	@ (800027c <BSP_W25Qx_Reset+0x24>)
 8000262:	801a      	strh	r2, [r3, #0]

	W25Qx_Enable();
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi2, cmd, 2, W25Qx_TIMEOUT_VALUE);
 8000264:	23fa      	movs	r3, #250	@ 0xfa
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	1d39      	adds	r1, r7, #4
 800026a:	4805      	ldr	r0, [pc, #20]	@ (8000280 <BSP_W25Qx_Reset+0x28>)
 800026c:	2202      	movs	r2, #2
 800026e:	f002 ffc5 	bl	80031fc <HAL_SPI_Transmit>
	W25Qx_Disable();

}
 8000272:	46c0      	nop			@ (mov r8, r8)
 8000274:	46bd      	mov	sp, r7
 8000276:	b002      	add	sp, #8
 8000278:	bd80      	pop	{r7, pc}
 800027a:	46c0      	nop			@ (mov r8, r8)
 800027c:	ffff9966 	.word	0xffff9966
 8000280:	20000950 	.word	0x20000950

08000284 <BSP_W25Qx_GetStatus>:
/**********************************************************************************
  * Function: Get device status
  */

uint8_t BSP_W25Qx_GetStatus(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b082      	sub	sp, #8
 8000288:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	4a0e      	ldr	r2, [pc, #56]	@ (80002c8 <BSP_W25Qx_GetStatus+0x44>)
 800028e:	7812      	ldrb	r2, [r2, #0]
 8000290:	701a      	strb	r2, [r3, #0]
	uint8_t status;

	W25Qx_Enable();
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi2, cmd, 1, W25Qx_TIMEOUT_VALUE);
 8000292:	23fa      	movs	r3, #250	@ 0xfa
 8000294:	009b      	lsls	r3, r3, #2
 8000296:	1d39      	adds	r1, r7, #4
 8000298:	480c      	ldr	r0, [pc, #48]	@ (80002cc <BSP_W25Qx_GetStatus+0x48>)
 800029a:	2201      	movs	r2, #1
 800029c:	f002 ffae 	bl	80031fc <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi2,&status, 1, W25Qx_TIMEOUT_VALUE);
 80002a0:	23fa      	movs	r3, #250	@ 0xfa
 80002a2:	009b      	lsls	r3, r3, #2
 80002a4:	1cf9      	adds	r1, r7, #3
 80002a6:	4809      	ldr	r0, [pc, #36]	@ (80002cc <BSP_W25Qx_GetStatus+0x48>)
 80002a8:	2201      	movs	r2, #1
 80002aa:	f003 f8f7 	bl	800349c <HAL_SPI_Receive>
	W25Qx_Disable();

	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 80002ae:	1cfb      	adds	r3, r7, #3
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	001a      	movs	r2, r3
 80002b4:	2301      	movs	r3, #1
 80002b6:	4013      	ands	r3, r2
 80002b8:	d001      	beq.n	80002be <BSP_W25Qx_GetStatus+0x3a>
  {
    return W25Qx_BUSY;
 80002ba:	2302      	movs	r3, #2
 80002bc:	e000      	b.n	80002c0 <BSP_W25Qx_GetStatus+0x3c>
  }
	else
	{
		return W25Qx_OK;
 80002be:	2300      	movs	r3, #0
	}
}
 80002c0:	0018      	movs	r0, r3
 80002c2:	46bd      	mov	sp, r7
 80002c4:	b002      	add	sp, #8
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	080046e4 	.word	0x080046e4
 80002cc:	20000950 	.word	0x20000950

080002d0 <bsp_InitW5500Gpio>:



// W5500 GPIO initialization configuration
void bsp_InitW5500Gpio(void)
{
 80002d0:	b590      	push	{r4, r7, lr}
 80002d2:	b089      	sub	sp, #36	@ 0x24
 80002d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStructure;

//    EXTI_InitTypeDef  EXTI_InitStructure;

    // Enable GPIO clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80002d6:	4b46      	ldr	r3, [pc, #280]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002da:	4b45      	ldr	r3, [pc, #276]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002dc:	2101      	movs	r1, #1
 80002de:	430a      	orrs	r2, r1
 80002e0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002e2:	4b43      	ldr	r3, [pc, #268]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002e6:	2201      	movs	r2, #1
 80002e8:	4013      	ands	r3, r2
 80002ea:	60bb      	str	r3, [r7, #8]
 80002ec:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80002ee:	4b40      	ldr	r3, [pc, #256]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80002f2:	4b3f      	ldr	r3, [pc, #252]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002f4:	2102      	movs	r1, #2
 80002f6:	430a      	orrs	r2, r1
 80002f8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80002fa:	4b3d      	ldr	r3, [pc, #244]	@ (80003f0 <bsp_InitW5500Gpio+0x120>)
 80002fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80002fe:	2202      	movs	r2, #2
 8000300:	4013      	ands	r3, r2
 8000302:	607b      	str	r3, [r7, #4]
 8000304:	687b      	ldr	r3, [r7, #4]

    // W5500_RST pin initialization configuration (PA9 -> PB10)
    GPIO_InitStructure.Pin  = W5500_RST;
 8000306:	210c      	movs	r1, #12
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2280      	movs	r2, #128	@ 0x80
 800030c:	00d2      	lsls	r2, r2, #3
 800030e:	601a      	str	r2, [r3, #0]
    GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000310:	000c      	movs	r4, r1
 8000312:	193b      	adds	r3, r7, r4
 8000314:	2202      	movs	r2, #2
 8000316:	60da      	str	r2, [r3, #12]
    GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000318:	193b      	adds	r3, r7, r4
 800031a:	2201      	movs	r2, #1
 800031c:	605a      	str	r2, [r3, #4]
    GPIO_InitStructure.Pull = GPIO_PULLUP;
 800031e:	193b      	adds	r3, r7, r4
 8000320:	2201      	movs	r2, #1
 8000322:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(W5500_RST_PORT, &GPIO_InitStructure);
 8000324:	193b      	adds	r3, r7, r4
 8000326:	4a33      	ldr	r2, [pc, #204]	@ (80003f4 <bsp_InitW5500Gpio+0x124>)
 8000328:	0019      	movs	r1, r3
 800032a:	0010      	movs	r0, r2
 800032c:	f001 fefa 	bl	8002124 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET);
 8000330:	2380      	movs	r3, #128	@ 0x80
 8000332:	00db      	lsls	r3, r3, #3
 8000334:	482f      	ldr	r0, [pc, #188]	@ (80003f4 <bsp_InitW5500Gpio+0x124>)
 8000336:	2200      	movs	r2, #0
 8000338:	0019      	movs	r1, r3
 800033a:	f002 f88e 	bl	800245a <HAL_GPIO_WritePin>
//		EXTI_InitStructure.EXTI_LineCmd = ENABLE;
//		EXTI_Init(&EXTI_InitStructure);

        /* Configure the chip select line as push-pull output mode */

		GPIO_InitStructure.Pin  = W5500_SCS;
 800033e:	193b      	adds	r3, r7, r4
 8000340:	2210      	movs	r2, #16
 8000342:	601a      	str	r2, [r3, #0]
		GPIO_InitStructure.Speed=GPIO_SPEED_FREQ_HIGH;
 8000344:	193b      	adds	r3, r7, r4
 8000346:	2202      	movs	r2, #2
 8000348:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 800034a:	193b      	adds	r3, r7, r4
 800034c:	2201      	movs	r2, #1
 800034e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull = GPIO_PULLUP;
 8000350:	193b      	adds	r3, r7, r4
 8000352:	2201      	movs	r2, #1
 8000354:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(W5500_SCS_PORT, &GPIO_InitStructure);
 8000356:	193a      	adds	r2, r7, r4
 8000358:	23a0      	movs	r3, #160	@ 0xa0
 800035a:	05db      	lsls	r3, r3, #23
 800035c:	0011      	movs	r1, r2
 800035e:	0018      	movs	r0, r3
 8000360:	f001 fee0 	bl	8002124 <HAL_GPIO_Init>

		//Configure SCK, MISO „ÄÅ MOSI
		//SCK pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8000364:	193b      	adds	r3, r7, r4
 8000366:	2201      	movs	r2, #1
 8000368:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_HIGH;
 800036a:	193b      	adds	r3, r7, r4
 800036c:	2202      	movs	r2, #2
 800036e:	60da      	str	r2, [r3, #12]
		GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8000370:	193b      	adds	r3, r7, r4
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_SCK_PIN;
 8000376:	193b      	adds	r3, r7, r4
 8000378:	2220      	movs	r2, #32
 800037a:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_SCK_GPIO_PORT, &GPIO_InitStructure);
 800037c:	193a      	adds	r2, r7, r4
 800037e:	23a0      	movs	r3, #160	@ 0xa0
 8000380:	05db      	lsls	r3, r3, #23
 8000382:	0011      	movs	r1, r2
 8000384:	0018      	movs	r0, r3
 8000386:	f001 fecd 	bl	8002124 <HAL_GPIO_Init>
    //MOSI pin configuration
		GPIO_InitStructure.Pin = SPIx_MOSI_PIN;
 800038a:	193b      	adds	r3, r7, r4
 800038c:	2280      	movs	r2, #128	@ 0x80
 800038e:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MOSI_GPIO_PORT, &GPIO_InitStructure);
 8000390:	193a      	adds	r2, r7, r4
 8000392:	23a0      	movs	r3, #160	@ 0xa0
 8000394:	05db      	lsls	r3, r3, #23
 8000396:	0011      	movs	r1, r2
 8000398:	0018      	movs	r0, r3
 800039a:	f001 fec3 	bl	8002124 <HAL_GPIO_Init>
		//MISO pin configuration
		GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800039e:	193b      	adds	r3, r7, r4
 80003a0:	2200      	movs	r2, #0
 80003a2:	605a      	str	r2, [r3, #4]
		GPIO_InitStructure.Pull  = GPIO_PULLUP;
 80003a4:	193b      	adds	r3, r7, r4
 80003a6:	2201      	movs	r2, #1
 80003a8:	609a      	str	r2, [r3, #8]
		GPIO_InitStructure.Pin = SPIx_MISO_PIN;
 80003aa:	193b      	adds	r3, r7, r4
 80003ac:	2240      	movs	r2, #64	@ 0x40
 80003ae:	601a      	str	r2, [r3, #0]
		HAL_GPIO_Init(SPIx_MISO_GPIO_PORT, &GPIO_InitStructure);
 80003b0:	193a      	adds	r2, r7, r4
 80003b2:	23a0      	movs	r3, #160	@ 0xa0
 80003b4:	05db      	lsls	r3, r3, #23
 80003b6:	0011      	movs	r1, r2
 80003b8:	0018      	movs	r0, r3
 80003ba:	f001 feb3 	bl	8002124 <HAL_GPIO_Init>

		HAL_GPIO_WritePin( W5500_SCS_PORT,W5500_SCS,GPIO_PIN_SET);//Set CS to High
 80003be:	23a0      	movs	r3, #160	@ 0xa0
 80003c0:	05db      	lsls	r3, r3, #23
 80003c2:	2201      	movs	r2, #1
 80003c4:	2110      	movs	r1, #16
 80003c6:	0018      	movs	r0, r3
 80003c8:	f002 f847 	bl	800245a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);	//Set SCK to High
 80003cc:	23a0      	movs	r3, #160	@ 0xa0
 80003ce:	05db      	lsls	r3, r3, #23
 80003d0:	2201      	movs	r2, #1
 80003d2:	2120      	movs	r1, #32
 80003d4:	0018      	movs	r0, r3
 80003d6:	f002 f840 	bl	800245a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin( SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);	//Set MOSI to High
 80003da:	23a0      	movs	r3, #160	@ 0xa0
 80003dc:	05db      	lsls	r3, r3, #23
 80003de:	2201      	movs	r2, #1
 80003e0:	2180      	movs	r1, #128	@ 0x80
 80003e2:	0018      	movs	r0, r3
 80003e4:	f002 f839 	bl	800245a <HAL_GPIO_WritePin>
}
 80003e8:	46c0      	nop			@ (mov r8, r8)
 80003ea:	46bd      	mov	sp, r7
 80003ec:	b009      	add	sp, #36	@ 0x24
 80003ee:	bd90      	pop	{r4, r7, pc}
 80003f0:	40021000 	.word	0x40021000
 80003f4:	50000400 	.word	0x50000400

080003f8 <sf_spi_RW>:
*   Parameter:     TxDat : The byte value to send
*   Return Value:  The data returned from the device via the MISO line
*********************************************************************************************************
*/
uint8_t sf_spi_RW(uint8_t TxDat)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b085      	sub	sp, #20
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	0002      	movs	r2, r0
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	uint8_t ret;
	ret=0;
 8000404:	230e      	movs	r3, #14
 8000406:	18fb      	adds	r3, r7, r3
 8000408:	2200      	movs	r2, #0
 800040a:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 800040c:	230f      	movs	r3, #15
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	2200      	movs	r2, #0
 8000412:	701a      	strb	r2, [r3, #0]
 8000414:	e040      	b.n	8000498 <sf_spi_RW+0xa0>
	{
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_RESET);//SCK=0
 8000416:	23a0      	movs	r3, #160	@ 0xa0
 8000418:	05db      	lsls	r3, r3, #23
 800041a:	2200      	movs	r2, #0
 800041c:	2120      	movs	r1, #32
 800041e:	0018      	movs	r0, r3
 8000420:	f002 f81b 	bl	800245a <HAL_GPIO_WritePin>
		if(TxDat&0x80)
 8000424:	1dfb      	adds	r3, r7, #7
 8000426:	781b      	ldrb	r3, [r3, #0]
 8000428:	b25b      	sxtb	r3, r3
 800042a:	2b00      	cmp	r3, #0
 800042c:	da07      	bge.n	800043e <sf_spi_RW+0x46>
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_SET);
 800042e:	23a0      	movs	r3, #160	@ 0xa0
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	2201      	movs	r2, #1
 8000434:	2180      	movs	r1, #128	@ 0x80
 8000436:	0018      	movs	r0, r3
 8000438:	f002 f80f 	bl	800245a <HAL_GPIO_WritePin>
 800043c:	e006      	b.n	800044c <sf_spi_RW+0x54>
		else
			HAL_GPIO_WritePin(SPIx_MOSI_GPIO_PORT,SPIx_MOSI_PIN,GPIO_PIN_RESET);
 800043e:	23a0      	movs	r3, #160	@ 0xa0
 8000440:	05db      	lsls	r3, r3, #23
 8000442:	2200      	movs	r2, #0
 8000444:	2180      	movs	r1, #128	@ 0x80
 8000446:	0018      	movs	r0, r3
 8000448:	f002 f807 	bl	800245a <HAL_GPIO_WritePin>
		TxDat<<=1;
 800044c:	1dfa      	adds	r2, r7, #7
 800044e:	1dfb      	adds	r3, r7, #7
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	18db      	adds	r3, r3, r3
 8000454:	7013      	strb	r3, [r2, #0]
		HAL_GPIO_WritePin(SPIx_SCK_GPIO_PORT,SPIx_SCK_PIN,GPIO_PIN_SET);//SCK=1
 8000456:	23a0      	movs	r3, #160	@ 0xa0
 8000458:	05db      	lsls	r3, r3, #23
 800045a:	2201      	movs	r2, #1
 800045c:	2120      	movs	r1, #32
 800045e:	0018      	movs	r0, r3
 8000460:	f001 fffb 	bl	800245a <HAL_GPIO_WritePin>
		ret<<=1;
 8000464:	240e      	movs	r4, #14
 8000466:	193a      	adds	r2, r7, r4
 8000468:	193b      	adds	r3, r7, r4
 800046a:	781b      	ldrb	r3, [r3, #0]
 800046c:	18db      	adds	r3, r3, r3
 800046e:	7013      	strb	r3, [r2, #0]
		if(HAL_GPIO_ReadPin(SPIx_MISO_GPIO_PORT,SPIx_MISO_PIN)==1)
 8000470:	23a0      	movs	r3, #160	@ 0xa0
 8000472:	05db      	lsls	r3, r3, #23
 8000474:	2140      	movs	r1, #64	@ 0x40
 8000476:	0018      	movs	r0, r3
 8000478:	f001 ffd2 	bl	8002420 <HAL_GPIO_ReadPin>
 800047c:	0003      	movs	r3, r0
 800047e:	2b01      	cmp	r3, #1
 8000480:	d104      	bne.n	800048c <sf_spi_RW+0x94>
			ret+=1;
 8000482:	193b      	adds	r3, r7, r4
 8000484:	193a      	adds	r2, r7, r4
 8000486:	7812      	ldrb	r2, [r2, #0]
 8000488:	3201      	adds	r2, #1
 800048a:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 800048c:	210f      	movs	r1, #15
 800048e:	187b      	adds	r3, r7, r1
 8000490:	781a      	ldrb	r2, [r3, #0]
 8000492:	187b      	adds	r3, r7, r1
 8000494:	3201      	adds	r2, #1
 8000496:	701a      	strb	r2, [r3, #0]
 8000498:	230f      	movs	r3, #15
 800049a:	18fb      	adds	r3, r7, r3
 800049c:	781b      	ldrb	r3, [r3, #0]
 800049e:	2b07      	cmp	r3, #7
 80004a0:	d9b9      	bls.n	8000416 <sf_spi_RW+0x1e>
	}
	return ret;
 80004a2:	230e      	movs	r3, #14
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	781b      	ldrb	r3, [r3, #0]
}
 80004a8:	0018      	movs	r0, r3
 80004aa:	46bd      	mov	sp, r7
 80004ac:	b005      	add	sp, #20
 80004ae:	bd90      	pop	{r4, r7, pc}

080004b0 <sf_spiWriteWord>:
*   Return Value:  None
*********************************************************************************************************
*/

void sf_spiWriteWord(uint16_t TxDat)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	0002      	movs	r2, r0
 80004b8:	1dbb      	adds	r3, r7, #6
 80004ba:	801a      	strh	r2, [r3, #0]
	sf_spi_RW(TxDat/256);
 80004bc:	1dbb      	adds	r3, r7, #6
 80004be:	881b      	ldrh	r3, [r3, #0]
 80004c0:	0a1b      	lsrs	r3, r3, #8
 80004c2:	b29b      	uxth	r3, r3
 80004c4:	b2db      	uxtb	r3, r3
 80004c6:	0018      	movs	r0, r3
 80004c8:	f7ff ff96 	bl	80003f8 <sf_spi_RW>
	sf_spi_RW(TxDat);
 80004cc:	1dbb      	adds	r3, r7, #6
 80004ce:	881b      	ldrh	r3, [r3, #0]
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	0018      	movs	r0, r3
 80004d4:	f7ff ff90 	bl	80003f8 <sf_spi_RW>
}
 80004d8:	46c0      	nop			@ (mov r8, r8)
 80004da:	46bd      	mov	sp, r7
 80004dc:	b002      	add	sp, #8
 80004de:	bd80      	pop	{r7, pc}

080004e0 <Write_W5500_Byte>:
// Write a single byte to the specified register via SPI
void Write_W5500_Byte(uint16_t reg, uint8_t dat)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	0002      	movs	r2, r0
 80004e8:	1dbb      	adds	r3, r7, #6
 80004ea:	801a      	strh	r2, [r3, #0]
 80004ec:	1d7b      	adds	r3, r7, #5
 80004ee:	1c0a      	adds	r2, r1, #0
 80004f0:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 80004f2:	23a0      	movs	r3, #160	@ 0xa0
 80004f4:	05db      	lsls	r3, r3, #23
 80004f6:	2200      	movs	r2, #0
 80004f8:	2110      	movs	r1, #16
 80004fa:	0018      	movs	r0, r3
 80004fc:	f001 ffad 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000500:	1dbb      	adds	r3, r7, #6
 8000502:	881b      	ldrh	r3, [r3, #0]
 8000504:	0018      	movs	r0, r3
 8000506:	f7ff ffd3 	bl	80004b0 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, write data, select common register
    sf_spi_RW(dat); // Write 1 byte of data
 800050a:	1d7b      	adds	r3, r7, #5
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	0018      	movs	r0, r3
 8000510:	f7ff ff72 	bl	80003f8 <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 8000514:	23a0      	movs	r3, #160	@ 0xa0
 8000516:	05db      	lsls	r3, r3, #23
 8000518:	2201      	movs	r2, #1
 800051a:	2110      	movs	r1, #16
 800051c:	0018      	movs	r0, r3
 800051e:	f001 ff9c 	bl	800245a <HAL_GPIO_WritePin>
}
 8000522:	46c0      	nop			@ (mov r8, r8)
 8000524:	46bd      	mov	sp, r7
 8000526:	b002      	add	sp, #8
 8000528:	bd80      	pop	{r7, pc}

0800052a <Write_W5500_String>:
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
}

// Write multiple bytes to the specified register via SPI
void Write_W5500_String(uint16_t reg, uint8_t *dat_ptr, uint16_t size)
{
 800052a:	b580      	push	{r7, lr}
 800052c:	b084      	sub	sp, #16
 800052e:	af00      	add	r7, sp, #0
 8000530:	6039      	str	r1, [r7, #0]
 8000532:	0011      	movs	r1, r2
 8000534:	1dbb      	adds	r3, r7, #6
 8000536:	1c02      	adds	r2, r0, #0
 8000538:	801a      	strh	r2, [r3, #0]
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	1c0a      	adds	r2, r1, #0
 800053e:	801a      	strh	r2, [r3, #0]
    uint16_t i;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set the SCS of W5500 to Low
 8000540:	23a0      	movs	r3, #160	@ 0xa0
 8000542:	05db      	lsls	r3, r3, #23
 8000544:	2200      	movs	r2, #0
 8000546:	2110      	movs	r1, #16
 8000548:	0018      	movs	r0, r3
 800054a:	f001 ff86 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 800054e:	1dbb      	adds	r3, r7, #6
 8000550:	881b      	ldrh	r3, [r3, #0]
 8000552:	0018      	movs	r0, r3
 8000554:	f7ff ffac 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_WRITE | COMMON_R); // Write control byte: N-byte data length, write data, select common register
 8000558:	2004      	movs	r0, #4
 800055a:	f7ff ff4d 	bl	80003f8 <sf_spi_RW>

    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 800055e:	230e      	movs	r3, #14
 8000560:	18fb      	adds	r3, r7, r3
 8000562:	2200      	movs	r2, #0
 8000564:	801a      	strh	r2, [r3, #0]
 8000566:	e00c      	b.n	8000582 <Write_W5500_String+0x58>
    {
        sf_spi_RW(*dat_ptr++); // Write 1 byte of data
 8000568:	683b      	ldr	r3, [r7, #0]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	603a      	str	r2, [r7, #0]
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	0018      	movs	r0, r3
 8000572:	f7ff ff41 	bl	80003f8 <sf_spi_RW>
    for(i = 0; i < size; i++) // Loop to write 'size' bytes from buffer into W5500
 8000576:	210e      	movs	r1, #14
 8000578:	187b      	adds	r3, r7, r1
 800057a:	881a      	ldrh	r2, [r3, #0]
 800057c:	187b      	adds	r3, r7, r1
 800057e:	3201      	adds	r2, #1
 8000580:	801a      	strh	r2, [r3, #0]
 8000582:	230e      	movs	r3, #14
 8000584:	18fa      	adds	r2, r7, r3
 8000586:	1d3b      	adds	r3, r7, #4
 8000588:	8812      	ldrh	r2, [r2, #0]
 800058a:	881b      	ldrh	r3, [r3, #0]
 800058c:	429a      	cmp	r2, r3
 800058e:	d3eb      	bcc.n	8000568 <Write_W5500_String+0x3e>
    }

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set the SCS of W5500 to High
 8000590:	23a0      	movs	r3, #160	@ 0xa0
 8000592:	05db      	lsls	r3, r3, #23
 8000594:	2201      	movs	r2, #1
 8000596:	2110      	movs	r1, #16
 8000598:	0018      	movs	r0, r3
 800059a:	f001 ff5e 	bl	800245a <HAL_GPIO_WritePin>
}
 800059e:	46c0      	nop			@ (mov r8, r8)
 80005a0:	46bd      	mov	sp, r7
 80005a2:	b004      	add	sp, #16
 80005a4:	bd80      	pop	{r7, pc}

080005a6 <Write_W5500_SOCK_Byte>:

//
void Write_W5500_SOCK_Byte(SOCKET s, uint16_t reg, uint8_t dat)
{
 80005a6:	b590      	push	{r4, r7, lr}
 80005a8:	b083      	sub	sp, #12
 80005aa:	af00      	add	r7, sp, #0
 80005ac:	0004      	movs	r4, r0
 80005ae:	0008      	movs	r0, r1
 80005b0:	0011      	movs	r1, r2
 80005b2:	1dfb      	adds	r3, r7, #7
 80005b4:	1c22      	adds	r2, r4, #0
 80005b6:	701a      	strb	r2, [r3, #0]
 80005b8:	1d3b      	adds	r3, r7, #4
 80005ba:	1c02      	adds	r2, r0, #0
 80005bc:	801a      	strh	r2, [r3, #0]
 80005be:	1dbb      	adds	r3, r7, #6
 80005c0:	1c0a      	adds	r2, r1, #0
 80005c2:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET);
 80005c4:	23a0      	movs	r3, #160	@ 0xa0
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2200      	movs	r2, #0
 80005ca:	2110      	movs	r1, #16
 80005cc:	0018      	movs	r0, r3
 80005ce:	f001 ff44 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	0018      	movs	r0, r3
 80005d8:	f7ff ff6a 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(FDM1 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 1-byte data length, write data, select socket s register
 80005dc:	1dfb      	adds	r3, r7, #7
 80005de:	781b      	ldrb	r3, [r3, #0]
 80005e0:	015b      	lsls	r3, r3, #5
 80005e2:	b2db      	uxtb	r3, r3
 80005e4:	3308      	adds	r3, #8
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	b25b      	sxtb	r3, r3
 80005ea:	2205      	movs	r2, #5
 80005ec:	4313      	orrs	r3, r2
 80005ee:	b25b      	sxtb	r3, r3
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	0018      	movs	r0, r3
 80005f4:	f7ff ff00 	bl	80003f8 <sf_spi_RW>
    sf_spi_RW(dat); // Write 1 byte of data
 80005f8:	1dbb      	adds	r3, r7, #6
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	0018      	movs	r0, r3
 80005fe:	f7ff fefb 	bl	80003f8 <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);
 8000602:	23a0      	movs	r3, #160	@ 0xa0
 8000604:	05db      	lsls	r3, r3, #23
 8000606:	2201      	movs	r2, #1
 8000608:	2110      	movs	r1, #16
 800060a:	0018      	movs	r0, r3
 800060c:	f001 ff25 	bl	800245a <HAL_GPIO_WritePin>
}
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	46bd      	mov	sp, r7
 8000614:	b003      	add	sp, #12
 8000616:	bd90      	pop	{r4, r7, pc}

08000618 <Write_W5500_SOCK_Word>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_W5500_SOCK_Word(SOCKET s, uint16_t reg, uint16_t dat)
{
 8000618:	b590      	push	{r4, r7, lr}
 800061a:	b083      	sub	sp, #12
 800061c:	af00      	add	r7, sp, #0
 800061e:	0004      	movs	r4, r0
 8000620:	0008      	movs	r0, r1
 8000622:	0011      	movs	r1, r2
 8000624:	1dfb      	adds	r3, r7, #7
 8000626:	1c22      	adds	r2, r4, #0
 8000628:	701a      	strb	r2, [r3, #0]
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	1c02      	adds	r2, r0, #0
 800062e:	801a      	strh	r2, [r3, #0]
 8000630:	1cbb      	adds	r3, r7, #2
 8000632:	1c0a      	adds	r2, r1, #0
 8000634:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET);
 8000636:	23a0      	movs	r3, #160	@ 0xa0
 8000638:	05db      	lsls	r3, r3, #23
 800063a:	2200      	movs	r2, #0
 800063c:	2110      	movs	r1, #16
 800063e:	0018      	movs	r0, r3
 8000640:	f001 ff0b 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	0018      	movs	r0, r3
 800064a:	f7ff ff31 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(FDM2 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 2-byte data length, write data, select socket s register
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	015b      	lsls	r3, r3, #5
 8000654:	b2db      	uxtb	r3, r3
 8000656:	3308      	adds	r3, #8
 8000658:	b2db      	uxtb	r3, r3
 800065a:	b25b      	sxtb	r3, r3
 800065c:	2206      	movs	r2, #6
 800065e:	4313      	orrs	r3, r2
 8000660:	b25b      	sxtb	r3, r3
 8000662:	b2db      	uxtb	r3, r3
 8000664:	0018      	movs	r0, r3
 8000666:	f7ff fec7 	bl	80003f8 <sf_spi_RW>
    sf_spiWriteWord(dat); // Write 16-bit data
 800066a:	1cbb      	adds	r3, r7, #2
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	0018      	movs	r0, r3
 8000670:	f7ff ff1e 	bl	80004b0 <sf_spiWriteWord>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);
 8000674:	23a0      	movs	r3, #160	@ 0xa0
 8000676:	05db      	lsls	r3, r3, #23
 8000678:	2201      	movs	r2, #1
 800067a:	2110      	movs	r1, #16
 800067c:	0018      	movs	r0, r3
 800067e:	f001 feec 	bl	800245a <HAL_GPIO_WritePin>
}
 8000682:	46c0      	nop			@ (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b003      	add	sp, #12
 8000688:	bd90      	pop	{r4, r7, pc}

0800068a <Write_W5500_SOCK_4Byte>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_W5500_SOCK_4Byte(SOCKET s, uint16_t reg, uint8_t *dat_ptr)
{
 800068a:	b580      	push	{r7, lr}
 800068c:	b082      	sub	sp, #8
 800068e:	af00      	add	r7, sp, #0
 8000690:	603a      	str	r2, [r7, #0]
 8000692:	1dfb      	adds	r3, r7, #7
 8000694:	1c02      	adds	r2, r0, #0
 8000696:	701a      	strb	r2, [r3, #0]
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	1c0a      	adds	r2, r1, #0
 800069c:	801a      	strh	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 800069e:	23a0      	movs	r3, #160	@ 0xa0
 80006a0:	05db      	lsls	r3, r3, #23
 80006a2:	2200      	movs	r2, #0
 80006a4:	2110      	movs	r1, #16
 80006a6:	0018      	movs	r0, r3
 80006a8:	f001 fed7 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	881b      	ldrh	r3, [r3, #0]
 80006b0:	0018      	movs	r0, r3
 80006b2:	f7ff fefd 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(FDM4 | RWB_WRITE | (s * 0x20 + 0x08)); // Write control byte: 4-byte data length, write data, select socket s register
 80006b6:	1dfb      	adds	r3, r7, #7
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	015b      	lsls	r3, r3, #5
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	3308      	adds	r3, #8
 80006c0:	b2db      	uxtb	r3, r3
 80006c2:	b25b      	sxtb	r3, r3
 80006c4:	2207      	movs	r2, #7
 80006c6:	4313      	orrs	r3, r2
 80006c8:	b25b      	sxtb	r3, r3
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	0018      	movs	r0, r3
 80006ce:	f7ff fe93 	bl	80003f8 <sf_spi_RW>

    sf_spi_RW(*dat_ptr++); // Write 1st byte of data
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	1c5a      	adds	r2, r3, #1
 80006d6:	603a      	str	r2, [r7, #0]
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	0018      	movs	r0, r3
 80006dc:	f7ff fe8c 	bl	80003f8 <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 2nd byte of data
 80006e0:	683b      	ldr	r3, [r7, #0]
 80006e2:	1c5a      	adds	r2, r3, #1
 80006e4:	603a      	str	r2, [r7, #0]
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	0018      	movs	r0, r3
 80006ea:	f7ff fe85 	bl	80003f8 <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 3rd byte of data
 80006ee:	683b      	ldr	r3, [r7, #0]
 80006f0:	1c5a      	adds	r2, r3, #1
 80006f2:	603a      	str	r2, [r7, #0]
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	0018      	movs	r0, r3
 80006f8:	f7ff fe7e 	bl	80003f8 <sf_spi_RW>
    sf_spi_RW(*dat_ptr++); // Write 4th byte of data
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	1c5a      	adds	r2, r3, #1
 8000700:	603a      	str	r2, [r7, #0]
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff fe77 	bl	80003f8 <sf_spi_RW>

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 800070a:	23a0      	movs	r3, #160	@ 0xa0
 800070c:	05db      	lsls	r3, r3, #23
 800070e:	2201      	movs	r2, #1
 8000710:	2110      	movs	r1, #16
 8000712:	0018      	movs	r0, r3
 8000714:	f001 fea1 	bl	800245a <HAL_GPIO_WritePin>
}
 8000718:	46c0      	nop			@ (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	b002      	add	sp, #8
 800071e:	bd80      	pop	{r7, pc}

08000720 <Read_W5500_Byte>:
* Output        : None
* Return Value  : The 1-byte data read from the register
* Notes         : None
*******************************************************************************/
uint8_t Read_W5500_Byte(uint16_t reg)
{
 8000720:	b5b0      	push	{r4, r5, r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	0002      	movs	r2, r0
 8000728:	1dbb      	adds	r3, r7, #6
 800072a:	801a      	strh	r2, [r3, #0]
    uint8_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 800072c:	23a0      	movs	r3, #160	@ 0xa0
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	2200      	movs	r2, #0
 8000732:	2110      	movs	r1, #16
 8000734:	0018      	movs	r0, r3
 8000736:	f001 fe90 	bl	800245a <HAL_GPIO_WritePin>
    // Write 16-bit register address
    sf_spiWriteWord(reg);
 800073a:	1dbb      	adds	r3, r7, #6
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	0018      	movs	r0, r3
 8000740:	f7ff feb6 	bl	80004b0 <sf_spiWriteWord>
    // Write control byte: 1-byte data length, read data, select common register
    sf_spi_RW(FDM1 | RWB_READ | COMMON_R);
 8000744:	2001      	movs	r0, #1
 8000746:	f7ff fe57 	bl	80003f8 <sf_spi_RW>
    // Send one dummy byte to provide 8 SCLK cycles to read MISO data
    ret = sf_spi_RW(0x00);
 800074a:	250f      	movs	r5, #15
 800074c:	197c      	adds	r4, r7, r5
 800074e:	2000      	movs	r0, #0
 8000750:	f7ff fe52 	bl	80003f8 <sf_spi_RW>
 8000754:	0003      	movs	r3, r0
 8000756:	7023      	strb	r3, [r4, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000758:	23a0      	movs	r3, #160	@ 0xa0
 800075a:	05db      	lsls	r3, r3, #23
 800075c:	2201      	movs	r2, #1
 800075e:	2110      	movs	r1, #16
 8000760:	0018      	movs	r0, r3
 8000762:	f001 fe7a 	bl	800245a <HAL_GPIO_WritePin>
    return ret; // Return the read register data
 8000766:	197b      	adds	r3, r7, r5
 8000768:	781b      	ldrb	r3, [r3, #0]
}
 800076a:	0018      	movs	r0, r3
 800076c:	46bd      	mov	sp, r7
 800076e:	b004      	add	sp, #16
 8000770:	bdb0      	pop	{r4, r5, r7, pc}

08000772 <Read_W5500_SOCK_Byte>:
* Output        : None
* Return Value  : The 1-byte data read from the socket register
* Notes         : None
*******************************************************************************/
uint8_t Read_W5500_SOCK_Byte(SOCKET s, uint16_t reg)
{
 8000772:	b5b0      	push	{r4, r5, r7, lr}
 8000774:	b084      	sub	sp, #16
 8000776:	af00      	add	r7, sp, #0
 8000778:	0002      	movs	r2, r0
 800077a:	1dfb      	adds	r3, r7, #7
 800077c:	701a      	strb	r2, [r3, #0]
 800077e:	1d3b      	adds	r3, r7, #4
 8000780:	1c0a      	adds	r2, r1, #0
 8000782:	801a      	strh	r2, [r3, #0]
    uint8_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000784:	23a0      	movs	r3, #160	@ 0xa0
 8000786:	05db      	lsls	r3, r3, #23
 8000788:	2200      	movs	r2, #0
 800078a:	2110      	movs	r1, #16
 800078c:	0018      	movs	r0, r3
 800078e:	f001 fe64 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	881b      	ldrh	r3, [r3, #0]
 8000796:	0018      	movs	r0, r3
 8000798:	f7ff fe8a 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(FDM1 | RWB_READ | (s * 0x20 + 0x08)); // Write control byte: 1-byte data length, read data, select socket s register
 800079c:	1dfb      	adds	r3, r7, #7
 800079e:	781b      	ldrb	r3, [r3, #0]
 80007a0:	015b      	lsls	r3, r3, #5
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	3308      	adds	r3, #8
 80007a6:	b2db      	uxtb	r3, r3
 80007a8:	b25b      	sxtb	r3, r3
 80007aa:	2201      	movs	r2, #1
 80007ac:	4313      	orrs	r3, r2
 80007ae:	b25b      	sxtb	r3, r3
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	0018      	movs	r0, r3
 80007b4:	f7ff fe20 	bl	80003f8 <sf_spi_RW>

    // Send one dummy byte to provide 8 SCLK cycles to read MISO data
    ret = sf_spi_RW(0x00);
 80007b8:	250f      	movs	r5, #15
 80007ba:	197c      	adds	r4, r7, r5
 80007bc:	2000      	movs	r0, #0
 80007be:	f7ff fe1b 	bl	80003f8 <sf_spi_RW>
 80007c2:	0003      	movs	r3, r0
 80007c4:	7023      	strb	r3, [r4, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 80007c6:	23a0      	movs	r3, #160	@ 0xa0
 80007c8:	05db      	lsls	r3, r3, #23
 80007ca:	2201      	movs	r2, #1
 80007cc:	2110      	movs	r1, #16
 80007ce:	0018      	movs	r0, r3
 80007d0:	f001 fe43 	bl	800245a <HAL_GPIO_WritePin>
    return ret; // Return the read socket register data
 80007d4:	197b      	adds	r3, r7, r5
 80007d6:	781b      	ldrb	r3, [r3, #0]
}
 80007d8:	0018      	movs	r0, r3
 80007da:	46bd      	mov	sp, r7
 80007dc:	b004      	add	sp, #16
 80007de:	bdb0      	pop	{r4, r5, r7, pc}

080007e0 <Read_W5500_SOCK_Word>:
* Output        : None
* Return Value  : The 2-byte (16-bit) data read from the register
* Notes         : None
*******************************************************************************/
uint16_t Read_W5500_SOCK_Word(SOCKET s, uint16_t reg)
{
 80007e0:	b590      	push	{r4, r7, lr}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	0002      	movs	r2, r0
 80007e8:	1dfb      	adds	r3, r7, #7
 80007ea:	701a      	strb	r2, [r3, #0]
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	1c0a      	adds	r2, r1, #0
 80007f0:	801a      	strh	r2, [r3, #0]
    uint16_t ret;

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80007f2:	23a0      	movs	r3, #160	@ 0xa0
 80007f4:	05db      	lsls	r3, r3, #23
 80007f6:	2200      	movs	r2, #0
 80007f8:	2110      	movs	r1, #16
 80007fa:	0018      	movs	r0, r3
 80007fc:	f001 fe2d 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(reg); // Write 16-bit register address
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	881b      	ldrh	r3, [r3, #0]
 8000804:	0018      	movs	r0, r3
 8000806:	f7ff fe53 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(FDM2 | RWB_READ | (s * 0x20 + 0x08)); // Write control byte: 2-byte data length, read, select socket s register
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	015b      	lsls	r3, r3, #5
 8000810:	b2db      	uxtb	r3, r3
 8000812:	3308      	adds	r3, #8
 8000814:	b2db      	uxtb	r3, r3
 8000816:	b25b      	sxtb	r3, r3
 8000818:	2202      	movs	r2, #2
 800081a:	4313      	orrs	r3, r2
 800081c:	b25b      	sxtb	r3, r3
 800081e:	b2db      	uxtb	r3, r3
 8000820:	0018      	movs	r0, r3
 8000822:	f7ff fde9 	bl	80003f8 <sf_spi_RW>

    ret = sf_spi_RW(0x00); // Read high byte
 8000826:	2000      	movs	r0, #0
 8000828:	f7ff fde6 	bl	80003f8 <sf_spi_RW>
 800082c:	0003      	movs	r3, r0
 800082e:	001a      	movs	r2, r3
 8000830:	240e      	movs	r4, #14
 8000832:	193b      	adds	r3, r7, r4
 8000834:	801a      	strh	r2, [r3, #0]
    ret *= 256;
 8000836:	193b      	adds	r3, r7, r4
 8000838:	193a      	adds	r2, r7, r4
 800083a:	8812      	ldrh	r2, [r2, #0]
 800083c:	0212      	lsls	r2, r2, #8
 800083e:	801a      	strh	r2, [r3, #0]
    ret += sf_spi_RW(0x00); // Read low byte
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff fdd9 	bl	80003f8 <sf_spi_RW>
 8000846:	0003      	movs	r3, r0
 8000848:	0019      	movs	r1, r3
 800084a:	193b      	adds	r3, r7, r4
 800084c:	193a      	adds	r2, r7, r4
 800084e:	8812      	ldrh	r2, [r2, #0]
 8000850:	188a      	adds	r2, r1, r2
 8000852:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000854:	23a0      	movs	r3, #160	@ 0xa0
 8000856:	05db      	lsls	r3, r3, #23
 8000858:	2201      	movs	r2, #1
 800085a:	2110      	movs	r1, #16
 800085c:	0018      	movs	r0, r3
 800085e:	f001 fdfc 	bl	800245a <HAL_GPIO_WritePin>
    return ret; // Return the read register data
 8000862:	193b      	adds	r3, r7, r4
 8000864:	881b      	ldrh	r3, [r3, #0]
}
 8000866:	0018      	movs	r0, r3
 8000868:	46bd      	mov	sp, r7
 800086a:	b005      	add	sp, #20
 800086c:	bd90      	pop	{r4, r7, pc}
	...

08000870 <Read_SOCK_Data_Buffer>:
* Output        : None
* Return Value  : Length of data read, rx_size bytes
* Notes         : None
*******************************************************************************/
uint16_t Read_SOCK_Data_Buffer(SOCKET s, uint8_t *dat_ptr)
{
 8000870:	b5b0      	push	{r4, r5, r7, lr}
 8000872:	b086      	sub	sp, #24
 8000874:	af00      	add	r7, sp, #0
 8000876:	0002      	movs	r2, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	701a      	strb	r2, [r3, #0]
    uint16_t rx_size;
    uint16_t offset, offset1;
    uint16_t i;
    uint8_t val;

    rx_size = Read_W5500_SOCK_Word(s, Sn_RX_RSR);
 800087e:	2516      	movs	r5, #22
 8000880:	197c      	adds	r4, r7, r5
 8000882:	1dfb      	adds	r3, r7, #7
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	2126      	movs	r1, #38	@ 0x26
 8000888:	0018      	movs	r0, r3
 800088a:	f7ff ffa9 	bl	80007e0 <Read_W5500_SOCK_Word>
 800088e:	0003      	movs	r3, r0
 8000890:	8023      	strh	r3, [r4, #0]
    if (rx_size == 0)
 8000892:	197b      	adds	r3, r7, r5
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d101      	bne.n	800089e <Read_SOCK_Data_Buffer+0x2e>
        return 0; // Return if no data received
 800089a:	2300      	movs	r3, #0
 800089c:	e0e0      	b.n	8000a60 <Read_SOCK_Data_Buffer+0x1f0>
    if (rx_size > 1460)
 800089e:	2116      	movs	r1, #22
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	4a70      	ldr	r2, [pc, #448]	@ (8000a68 <Read_SOCK_Data_Buffer+0x1f8>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d902      	bls.n	80008b0 <Read_SOCK_Data_Buffer+0x40>
        rx_size = 1460;
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	4a6e      	ldr	r2, [pc, #440]	@ (8000a68 <Read_SOCK_Data_Buffer+0x1f8>)
 80008ae:	801a      	strh	r2, [r3, #0]

    offset = Read_W5500_SOCK_Word(s, Sn_RX_RD);
 80008b0:	2512      	movs	r5, #18
 80008b2:	197c      	adds	r4, r7, r5
 80008b4:	1dfb      	adds	r3, r7, #7
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	2128      	movs	r1, #40	@ 0x28
 80008ba:	0018      	movs	r0, r3
 80008bc:	f7ff ff90 	bl	80007e0 <Read_W5500_SOCK_Word>
 80008c0:	0003      	movs	r3, r0
 80008c2:	8023      	strh	r3, [r4, #0]
    offset1 = offset;
 80008c4:	2310      	movs	r3, #16
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	197a      	adds	r2, r7, r5
 80008ca:	8812      	ldrh	r2, [r2, #0]
 80008cc:	801a      	strh	r2, [r3, #0]
    offset &= (S_RX_SIZE - 1); // Calculate the actual physical address
 80008ce:	002c      	movs	r4, r5
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	193a      	adds	r2, r7, r4
 80008d4:	8812      	ldrh	r2, [r2, #0]
 80008d6:	0552      	lsls	r2, r2, #21
 80008d8:	0d52      	lsrs	r2, r2, #21
 80008da:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80008dc:	23a0      	movs	r3, #160	@ 0xa0
 80008de:	05db      	lsls	r3, r3, #23
 80008e0:	2200      	movs	r2, #0
 80008e2:	2110      	movs	r1, #16
 80008e4:	0018      	movs	r0, r3
 80008e6:	f001 fdb8 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(offset); // Write 16-bit address
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	0018      	movs	r0, r3
 80008f0:	f7ff fdde 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_READ | (s * 0x20 + 0x18)); // Write control byte: N-byte length, read, select socket s register
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	015b      	lsls	r3, r3, #5
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	3318      	adds	r3, #24
 80008fe:	b2db      	uxtb	r3, r3
 8000900:	0018      	movs	r0, r3
 8000902:	f7ff fd79 	bl	80003f8 <sf_spi_RW>

    if ((offset + rx_size) < S_RX_SIZE) // If the end address doesn't exceed the RX buffer boundary
 8000906:	193b      	adds	r3, r7, r4
 8000908:	881a      	ldrh	r2, [r3, #0]
 800090a:	2316      	movs	r3, #22
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	881b      	ldrh	r3, [r3, #0]
 8000910:	18d2      	adds	r2, r2, r3
 8000912:	2380      	movs	r3, #128	@ 0x80
 8000914:	011b      	lsls	r3, r3, #4
 8000916:	429a      	cmp	r2, r3
 8000918:	da21      	bge.n	800095e <Read_SOCK_Data_Buffer+0xee>
    {
        for (i = 0; i < rx_size; i++) // Read rx_size bytes
 800091a:	2314      	movs	r3, #20
 800091c:	18fb      	adds	r3, r7, r3
 800091e:	2200      	movs	r2, #0
 8000920:	801a      	strh	r2, [r3, #0]
 8000922:	e013      	b.n	800094c <Read_SOCK_Data_Buffer+0xdc>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 8000924:	250f      	movs	r5, #15
 8000926:	197c      	adds	r4, r7, r5
 8000928:	2000      	movs	r0, #0
 800092a:	f7ff fd65 	bl	80003f8 <sf_spi_RW>
 800092e:	0003      	movs	r3, r0
 8000930:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	197a      	adds	r2, r7, r5
 8000936:	7812      	ldrb	r2, [r2, #0]
 8000938:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	3301      	adds	r3, #1
 800093e:	603b      	str	r3, [r7, #0]
        for (i = 0; i < rx_size; i++) // Read rx_size bytes
 8000940:	2114      	movs	r1, #20
 8000942:	187b      	adds	r3, r7, r1
 8000944:	881a      	ldrh	r2, [r3, #0]
 8000946:	187b      	adds	r3, r7, r1
 8000948:	3201      	adds	r2, #1
 800094a:	801a      	strh	r2, [r3, #0]
 800094c:	2314      	movs	r3, #20
 800094e:	18fa      	adds	r2, r7, r3
 8000950:	2316      	movs	r3, #22
 8000952:	18fb      	adds	r3, r7, r3
 8000954:	8812      	ldrh	r2, [r2, #0]
 8000956:	881b      	ldrh	r3, [r3, #0]
 8000958:	429a      	cmp	r2, r3
 800095a:	d3e3      	bcc.n	8000924 <Read_SOCK_Data_Buffer+0xb4>
 800095c:	e05f      	b.n	8000a1e <Read_SOCK_Data_Buffer+0x1ae>
        }
    }
    else // If the end address exceeds the RX buffer boundary
    {
        offset = S_RX_SIZE - offset;
 800095e:	2212      	movs	r2, #18
 8000960:	18bb      	adds	r3, r7, r2
 8000962:	18ba      	adds	r2, r7, r2
 8000964:	8812      	ldrh	r2, [r2, #0]
 8000966:	2180      	movs	r1, #128	@ 0x80
 8000968:	0109      	lsls	r1, r1, #4
 800096a:	1a8a      	subs	r2, r1, r2
 800096c:	801a      	strh	r2, [r3, #0]
        for (i = 0; i < offset; i++) // Read the first 'offset' bytes
 800096e:	2314      	movs	r3, #20
 8000970:	18fb      	adds	r3, r7, r3
 8000972:	2200      	movs	r2, #0
 8000974:	801a      	strh	r2, [r3, #0]
 8000976:	e013      	b.n	80009a0 <Read_SOCK_Data_Buffer+0x130>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 8000978:	250f      	movs	r5, #15
 800097a:	197c      	adds	r4, r7, r5
 800097c:	2000      	movs	r0, #0
 800097e:	f7ff fd3b 	bl	80003f8 <sf_spi_RW>
 8000982:	0003      	movs	r3, r0
 8000984:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	197a      	adds	r2, r7, r5
 800098a:	7812      	ldrb	r2, [r2, #0]
 800098c:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 800098e:	683b      	ldr	r3, [r7, #0]
 8000990:	3301      	adds	r3, #1
 8000992:	603b      	str	r3, [r7, #0]
        for (i = 0; i < offset; i++) // Read the first 'offset' bytes
 8000994:	2114      	movs	r1, #20
 8000996:	187b      	adds	r3, r7, r1
 8000998:	881a      	ldrh	r2, [r3, #0]
 800099a:	187b      	adds	r3, r7, r1
 800099c:	3201      	adds	r2, #1
 800099e:	801a      	strh	r2, [r3, #0]
 80009a0:	2314      	movs	r3, #20
 80009a2:	18fa      	adds	r2, r7, r3
 80009a4:	2312      	movs	r3, #18
 80009a6:	18fb      	adds	r3, r7, r3
 80009a8:	8812      	ldrh	r2, [r2, #0]
 80009aa:	881b      	ldrh	r3, [r3, #0]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d3e3      	bcc.n	8000978 <Read_SOCK_Data_Buffer+0x108>
        }
        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);  // Set W5500 SCS high
 80009b0:	23a0      	movs	r3, #160	@ 0xa0
 80009b2:	05db      	lsls	r3, r3, #23
 80009b4:	2201      	movs	r2, #1
 80009b6:	2110      	movs	r1, #16
 80009b8:	0018      	movs	r0, r3
 80009ba:	f001 fd4e 	bl	800245a <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 80009be:	23a0      	movs	r3, #160	@ 0xa0
 80009c0:	05db      	lsls	r3, r3, #23
 80009c2:	2200      	movs	r2, #0
 80009c4:	2110      	movs	r1, #16
 80009c6:	0018      	movs	r0, r3
 80009c8:	f001 fd47 	bl	800245a <HAL_GPIO_WritePin>

        sf_spiWriteWord(0x00); // Write 16-bit address
 80009cc:	2000      	movs	r0, #0
 80009ce:	f7ff fd6f 	bl	80004b0 <sf_spiWriteWord>
        sf_spi_RW(VDM | RWB_READ | (s * 0x20 + 0x18)); // Write control byte: N-byte length, read, select socket s register
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	015b      	lsls	r3, r3, #5
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	3318      	adds	r3, #24
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	0018      	movs	r0, r3
 80009e0:	f7ff fd0a 	bl	80003f8 <sf_spi_RW>

        for (; i < rx_size; i++) // Read the remaining (rx_size - offset) bytes
 80009e4:	e013      	b.n	8000a0e <Read_SOCK_Data_Buffer+0x19e>
        {
            val = sf_spi_RW(0x00); // Send a dummy byte to read 1 byte
 80009e6:	250f      	movs	r5, #15
 80009e8:	197c      	adds	r4, r7, r5
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff fd04 	bl	80003f8 <sf_spi_RW>
 80009f0:	0003      	movs	r3, r0
 80009f2:	7023      	strb	r3, [r4, #0]
            *dat_ptr = val;        // Store the read data into the destination buffer
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	197a      	adds	r2, r7, r5
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	701a      	strb	r2, [r3, #0]
            dat_ptr++;             // Increment destination buffer pointer
 80009fc:	683b      	ldr	r3, [r7, #0]
 80009fe:	3301      	adds	r3, #1
 8000a00:	603b      	str	r3, [r7, #0]
        for (; i < rx_size; i++) // Read the remaining (rx_size - offset) bytes
 8000a02:	2114      	movs	r1, #20
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	881a      	ldrh	r2, [r3, #0]
 8000a08:	187b      	adds	r3, r7, r1
 8000a0a:	3201      	adds	r2, #1
 8000a0c:	801a      	strh	r2, [r3, #0]
 8000a0e:	2314      	movs	r3, #20
 8000a10:	18fa      	adds	r2, r7, r3
 8000a12:	2316      	movs	r3, #22
 8000a14:	18fb      	adds	r3, r7, r3
 8000a16:	8812      	ldrh	r2, [r2, #0]
 8000a18:	881b      	ldrh	r3, [r3, #0]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d3e3      	bcc.n	80009e6 <Read_SOCK_Data_Buffer+0x176>
        }
    }
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000a1e:	23a0      	movs	r3, #160	@ 0xa0
 8000a20:	05db      	lsls	r3, r3, #23
 8000a22:	2201      	movs	r2, #1
 8000a24:	2110      	movs	r1, #16
 8000a26:	0018      	movs	r0, r3
 8000a28:	f001 fd17 	bl	800245a <HAL_GPIO_WritePin>

    offset1 += rx_size; // Update the physical address for the next read starting position
 8000a2c:	2010      	movs	r0, #16
 8000a2e:	183b      	adds	r3, r7, r0
 8000a30:	1839      	adds	r1, r7, r0
 8000a32:	2416      	movs	r4, #22
 8000a34:	193a      	adds	r2, r7, r4
 8000a36:	8809      	ldrh	r1, [r1, #0]
 8000a38:	8812      	ldrh	r2, [r2, #0]
 8000a3a:	188a      	adds	r2, r1, r2
 8000a3c:	801a      	strh	r2, [r3, #0]
    Write_W5500_SOCK_Word(s, Sn_RX_RD, offset1);
 8000a3e:	183b      	adds	r3, r7, r0
 8000a40:	881a      	ldrh	r2, [r3, #0]
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	2128      	movs	r1, #40	@ 0x28
 8000a48:	0018      	movs	r0, r3
 8000a4a:	f7ff fde5 	bl	8000618 <Write_W5500_SOCK_Word>
    Write_W5500_SOCK_Byte(s, Sn_CR, RECV); // Issue receive command
 8000a4e:	1dfb      	adds	r3, r7, #7
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2240      	movs	r2, #64	@ 0x40
 8000a54:	2101      	movs	r1, #1
 8000a56:	0018      	movs	r0, r3
 8000a58:	f7ff fda5 	bl	80005a6 <Write_W5500_SOCK_Byte>
    return rx_size; // Return the length of received data
 8000a5c:	193b      	adds	r3, r7, r4
 8000a5e:	881b      	ldrh	r3, [r3, #0]
}
 8000a60:	0018      	movs	r0, r3
 8000a62:	46bd      	mov	sp, r7
 8000a64:	b006      	add	sp, #24
 8000a66:	bdb0      	pop	{r4, r5, r7, pc}
 8000a68:	000005b4 	.word	0x000005b4

08000a6c <Write_SOCK_Data_Buffer>:
* Output        : None
* Return Value  : None
* Notes         : None
*******************************************************************************/
void Write_SOCK_Data_Buffer(SOCKET s, uint8_t *dat_ptr, uint16_t size)
{
 8000a6c:	b5b0      	push	{r4, r5, r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6039      	str	r1, [r7, #0]
 8000a74:	0011      	movs	r1, r2
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	1c02      	adds	r2, r0, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	1c0a      	adds	r2, r1, #0
 8000a80:	801a      	strh	r2, [r3, #0]
    uint16_t offset, offset1;
    uint16_t i;

    // If in UDP mode, set the destination host IP and port here
    if ((Read_W5500_SOCK_Byte(s, Sn_MR) & 0x0F) != SOCK_UDP) // If socket open failed
 8000a82:	1dfb      	adds	r3, r7, #7
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2100      	movs	r1, #0
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f7ff fe72 	bl	8000772 <Read_W5500_SOCK_Byte>
 8000a8e:	0003      	movs	r3, r0
 8000a90:	001a      	movs	r2, r3
 8000a92:	230f      	movs	r3, #15
 8000a94:	4013      	ands	r3, r2
 8000a96:	2b22      	cmp	r3, #34	@ 0x22
 8000a98:	d014      	beq.n	8000ac4 <Write_SOCK_Data_Buffer+0x58>
    {
        Write_W5500_SOCK_4Byte(s, Sn_DIPR, UDP_DIPR); // Set destination host IP
 8000a9a:	4a70      	ldr	r2, [pc, #448]	@ (8000c5c <Write_SOCK_Data_Buffer+0x1f0>)
 8000a9c:	1dfb      	adds	r3, r7, #7
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	210c      	movs	r1, #12
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f7ff fdf1 	bl	800068a <Write_W5500_SOCK_4Byte>
        Write_W5500_SOCK_Word(s, Sn_DPORTR, UDP_DPORT[0]*256 + UDP_DPORT[1]); // Set destination host port
 8000aa8:	4b6d      	ldr	r3, [pc, #436]	@ (8000c60 <Write_SOCK_Data_Buffer+0x1f4>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	021b      	lsls	r3, r3, #8
 8000aae:	b29b      	uxth	r3, r3
 8000ab0:	4a6b      	ldr	r2, [pc, #428]	@ (8000c60 <Write_SOCK_Data_Buffer+0x1f4>)
 8000ab2:	7852      	ldrb	r2, [r2, #1]
 8000ab4:	189b      	adds	r3, r3, r2
 8000ab6:	b29a      	uxth	r2, r3
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	2110      	movs	r1, #16
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f7ff fdaa 	bl	8000618 <Write_W5500_SOCK_Word>
    }

    offset = Read_W5500_SOCK_Word(s, Sn_TX_WR);
 8000ac4:	250c      	movs	r5, #12
 8000ac6:	197c      	adds	r4, r7, r5
 8000ac8:	1dfb      	adds	r3, r7, #7
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2124      	movs	r1, #36	@ 0x24
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f7ff fe86 	bl	80007e0 <Read_W5500_SOCK_Word>
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	8023      	strh	r3, [r4, #0]
    offset1 = offset;
 8000ad8:	230a      	movs	r3, #10
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	197a      	adds	r2, r7, r5
 8000ade:	8812      	ldrh	r2, [r2, #0]
 8000ae0:	801a      	strh	r2, [r3, #0]
    offset &= (S_TX_SIZE - 1); // Calculate the actual physical address
 8000ae2:	002c      	movs	r4, r5
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	193a      	adds	r2, r7, r4
 8000ae8:	8812      	ldrh	r2, [r2, #0]
 8000aea:	0552      	lsls	r2, r2, #21
 8000aec:	0d52      	lsrs	r2, r2, #21
 8000aee:	801a      	strh	r2, [r3, #0]

    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000af0:	23a0      	movs	r3, #160	@ 0xa0
 8000af2:	05db      	lsls	r3, r3, #23
 8000af4:	2200      	movs	r2, #0
 8000af6:	2110      	movs	r1, #16
 8000af8:	0018      	movs	r0, r3
 8000afa:	f001 fcae 	bl	800245a <HAL_GPIO_WritePin>

    sf_spiWriteWord(offset); // Write 16-bit address
 8000afe:	193b      	adds	r3, r7, r4
 8000b00:	881b      	ldrh	r3, [r3, #0]
 8000b02:	0018      	movs	r0, r3
 8000b04:	f7ff fcd4 	bl	80004b0 <sf_spiWriteWord>
    sf_spi_RW(VDM | RWB_WRITE | (s * 0x20 + 0x10)); // Write control byte: N-byte length, write, select socket s register
 8000b08:	1dfb      	adds	r3, r7, #7
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	015b      	lsls	r3, r3, #5
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	3310      	adds	r3, #16
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	b25b      	sxtb	r3, r3
 8000b16:	2204      	movs	r2, #4
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	b25b      	sxtb	r3, r3
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff fc6a 	bl	80003f8 <sf_spi_RW>

    if ((offset + size) < S_TX_SIZE) // If end address doesn't exceed TX buffer boundary
 8000b24:	193b      	adds	r3, r7, r4
 8000b26:	881a      	ldrh	r2, [r3, #0]
 8000b28:	1d3b      	adds	r3, r7, #4
 8000b2a:	881b      	ldrh	r3, [r3, #0]
 8000b2c:	18d2      	adds	r2, r2, r3
 8000b2e:	2380      	movs	r3, #128	@ 0x80
 8000b30:	011b      	lsls	r3, r3, #4
 8000b32:	429a      	cmp	r2, r3
 8000b34:	da19      	bge.n	8000b6a <Write_SOCK_Data_Buffer+0xfe>
    {
        for (i = 0; i < size; i++) // Write 'size' bytes
 8000b36:	230e      	movs	r3, #14
 8000b38:	18fb      	adds	r3, r7, r3
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	801a      	strh	r2, [r3, #0]
 8000b3e:	e00c      	b.n	8000b5a <Write_SOCK_Data_Buffer+0xee>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	603a      	str	r2, [r7, #0]
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	0018      	movs	r0, r3
 8000b4a:	f7ff fc55 	bl	80003f8 <sf_spi_RW>
        for (i = 0; i < size; i++) // Write 'size' bytes
 8000b4e:	210e      	movs	r1, #14
 8000b50:	187b      	adds	r3, r7, r1
 8000b52:	881a      	ldrh	r2, [r3, #0]
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	3201      	adds	r2, #1
 8000b58:	801a      	strh	r2, [r3, #0]
 8000b5a:	230e      	movs	r3, #14
 8000b5c:	18fa      	adds	r2, r7, r3
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	8812      	ldrh	r2, [r2, #0]
 8000b62:	881b      	ldrh	r3, [r3, #0]
 8000b64:	429a      	cmp	r2, r3
 8000b66:	d3eb      	bcc.n	8000b40 <Write_SOCK_Data_Buffer+0xd4>
 8000b68:	e055      	b.n	8000c16 <Write_SOCK_Data_Buffer+0x1aa>
        }
    }
    else // If end address exceeds TX buffer boundary
    {
        offset = S_TX_SIZE - offset;
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	18bb      	adds	r3, r7, r2
 8000b6e:	18ba      	adds	r2, r7, r2
 8000b70:	8812      	ldrh	r2, [r2, #0]
 8000b72:	2180      	movs	r1, #128	@ 0x80
 8000b74:	0109      	lsls	r1, r1, #4
 8000b76:	1a8a      	subs	r2, r1, r2
 8000b78:	801a      	strh	r2, [r3, #0]
        for (i = 0; i < offset; i++) // Write the first 'offset' bytes
 8000b7a:	230e      	movs	r3, #14
 8000b7c:	18fb      	adds	r3, r7, r3
 8000b7e:	2200      	movs	r2, #0
 8000b80:	801a      	strh	r2, [r3, #0]
 8000b82:	e00c      	b.n	8000b9e <Write_SOCK_Data_Buffer+0x132>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	1c5a      	adds	r2, r3, #1
 8000b88:	603a      	str	r2, [r7, #0]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f7ff fc33 	bl	80003f8 <sf_spi_RW>
        for (i = 0; i < offset; i++) // Write the first 'offset' bytes
 8000b92:	210e      	movs	r1, #14
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	881a      	ldrh	r2, [r3, #0]
 8000b98:	187b      	adds	r3, r7, r1
 8000b9a:	3201      	adds	r2, #1
 8000b9c:	801a      	strh	r2, [r3, #0]
 8000b9e:	230e      	movs	r3, #14
 8000ba0:	18fa      	adds	r2, r7, r3
 8000ba2:	230c      	movs	r3, #12
 8000ba4:	18fb      	adds	r3, r7, r3
 8000ba6:	8812      	ldrh	r2, [r2, #0]
 8000ba8:	881b      	ldrh	r3, [r3, #0]
 8000baa:	429a      	cmp	r2, r3
 8000bac:	d3ea      	bcc.n	8000b84 <Write_SOCK_Data_Buffer+0x118>
        }
        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET);  // Set W5500 SCS high
 8000bae:	23a0      	movs	r3, #160	@ 0xa0
 8000bb0:	05db      	lsls	r3, r3, #23
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	2110      	movs	r1, #16
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	f001 fc4f 	bl	800245a <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_RESET); // Set W5500 SCS low
 8000bbc:	23a0      	movs	r3, #160	@ 0xa0
 8000bbe:	05db      	lsls	r3, r3, #23
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	2110      	movs	r1, #16
 8000bc4:	0018      	movs	r0, r3
 8000bc6:	f001 fc48 	bl	800245a <HAL_GPIO_WritePin>

        sf_spiWriteWord(0x00); // Write 16-bit address
 8000bca:	2000      	movs	r0, #0
 8000bcc:	f7ff fc70 	bl	80004b0 <sf_spiWriteWord>
        sf_spi_RW(VDM | RWB_WRITE | (s * 0x20 + 0x10)); // Write control byte: N-byte length, write, select socket s register
 8000bd0:	1dfb      	adds	r3, r7, #7
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	015b      	lsls	r3, r3, #5
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	3310      	adds	r3, #16
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	b25b      	sxtb	r3, r3
 8000bde:	2204      	movs	r2, #4
 8000be0:	4313      	orrs	r3, r2
 8000be2:	b25b      	sxtb	r3, r3
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	0018      	movs	r0, r3
 8000be8:	f7ff fc06 	bl	80003f8 <sf_spi_RW>

        for (; i < size; i++) // Write the remaining (size - offset) bytes
 8000bec:	e00c      	b.n	8000c08 <Write_SOCK_Data_Buffer+0x19c>
        {
            sf_spi_RW(*dat_ptr++); // Write one byte
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	1c5a      	adds	r2, r3, #1
 8000bf2:	603a      	str	r2, [r7, #0]
 8000bf4:	781b      	ldrb	r3, [r3, #0]
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f7ff fbfe 	bl	80003f8 <sf_spi_RW>
        for (; i < size; i++) // Write the remaining (size - offset) bytes
 8000bfc:	210e      	movs	r1, #14
 8000bfe:	187b      	adds	r3, r7, r1
 8000c00:	881a      	ldrh	r2, [r3, #0]
 8000c02:	187b      	adds	r3, r7, r1
 8000c04:	3201      	adds	r2, #1
 8000c06:	801a      	strh	r2, [r3, #0]
 8000c08:	230e      	movs	r3, #14
 8000c0a:	18fa      	adds	r2, r7, r3
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	8812      	ldrh	r2, [r2, #0]
 8000c10:	881b      	ldrh	r3, [r3, #0]
 8000c12:	429a      	cmp	r2, r3
 8000c14:	d3eb      	bcc.n	8000bee <Write_SOCK_Data_Buffer+0x182>
        }
    }
    HAL_GPIO_WritePin(W5500_SCS_PORT, W5500_SCS, GPIO_PIN_SET); // Set W5500 SCS high
 8000c16:	23a0      	movs	r3, #160	@ 0xa0
 8000c18:	05db      	lsls	r3, r3, #23
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	2110      	movs	r1, #16
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f001 fc1b 	bl	800245a <HAL_GPIO_WritePin>

    offset1 += size; // Update the physical address for the next write start position
 8000c24:	200a      	movs	r0, #10
 8000c26:	183b      	adds	r3, r7, r0
 8000c28:	1839      	adds	r1, r7, r0
 8000c2a:	1d3a      	adds	r2, r7, #4
 8000c2c:	8809      	ldrh	r1, [r1, #0]
 8000c2e:	8812      	ldrh	r2, [r2, #0]
 8000c30:	188a      	adds	r2, r1, r2
 8000c32:	801a      	strh	r2, [r3, #0]
    Write_W5500_SOCK_Word(s, Sn_TX_WR, offset1);
 8000c34:	183b      	adds	r3, r7, r0
 8000c36:	881a      	ldrh	r2, [r3, #0]
 8000c38:	1dfb      	adds	r3, r7, #7
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	2124      	movs	r1, #36	@ 0x24
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f7ff fcea 	bl	8000618 <Write_W5500_SOCK_Word>
    Write_W5500_SOCK_Byte(s, Sn_CR, SEND); // Issue send command
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2220      	movs	r2, #32
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	f7ff fcaa 	bl	80005a6 <Write_W5500_SOCK_Byte>
}
 8000c52:	46c0      	nop			@ (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b004      	add	sp, #16
 8000c58:	bdb0      	pop	{r4, r5, r7, pc}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	2000009c 	.word	0x2000009c
 8000c60:	200000a0 	.word	0x200000a0

08000c64 <W5500HardwareReset>:


//
void W5500HardwareReset(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b082      	sub	sp, #8
 8000c68:	af00      	add	r7, sp, #0
    uint8_t count;
    count = 5;
 8000c6a:	1dfb      	adds	r3, r7, #7
 8000c6c:	2205      	movs	r2, #5
 8000c6e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_RESET); // Pull reset pin low
 8000c70:	2380      	movs	r3, #128	@ 0x80
 8000c72:	00db      	lsls	r3, r3, #3
 8000c74:	4814      	ldr	r0, [pc, #80]	@ (8000cc8 <W5500HardwareReset+0x64>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	0019      	movs	r1, r3
 8000c7a:	f001 fbee 	bl	800245a <HAL_GPIO_WritePin>
    bsp_DelayMS(20);
 8000c7e:	2014      	movs	r0, #20
 8000c80:	f000 fa7a 	bl	8001178 <bsp_DelayMS>
    HAL_GPIO_WritePin(W5500_RST_PORT, W5500_RST, GPIO_PIN_SET);   // Pull reset pin high
 8000c84:	2380      	movs	r3, #128	@ 0x80
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	480f      	ldr	r0, [pc, #60]	@ (8000cc8 <W5500HardwareReset+0x64>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	f001 fbe4 	bl	800245a <HAL_GPIO_WritePin>
    bsp_DelayMS(100);
 8000c92:	2064      	movs	r0, #100	@ 0x64
 8000c94:	f000 fa70 	bl	8001178 <bsp_DelayMS>
    // Wait for the Ethernet link to come up
    while (count--)
 8000c98:	e008      	b.n	8000cac <W5500HardwareReset+0x48>
    {
        if ((Read_W5500_Byte(PHYCFGR) & LINK) == 1)
 8000c9a:	202e      	movs	r0, #46	@ 0x2e
 8000c9c:	f7ff fd40 	bl	8000720 <Read_W5500_Byte>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	001a      	movs	r2, r3
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d007      	beq.n	8000cbc <W5500HardwareReset+0x58>
    while (count--)
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	1dfa      	adds	r2, r7, #7
 8000cb2:	1e59      	subs	r1, r3, #1
 8000cb4:	7011      	strb	r1, [r2, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d1ef      	bne.n	8000c9a <W5500HardwareReset+0x36>
            break;
    }
}
 8000cba:	e000      	b.n	8000cbe <W5500HardwareReset+0x5a>
            break;
 8000cbc:	46c0      	nop			@ (mov r8, r8)
}
 8000cbe:	46c0      	nop			@ (mov r8, r8)
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	b002      	add	sp, #8
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			@ (mov r8, r8)
 8000cc8:	50000400 	.word	0x50000400

08000ccc <Load_Net_Parameters>:
//
void Load_Net_Parameters(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
    Gateway_IP[0] = 192; // Load gateway parameters
 8000cd0:	4b26      	ldr	r3, [pc, #152]	@ (8000d6c <Load_Net_Parameters+0xa0>)
 8000cd2:	22c0      	movs	r2, #192	@ 0xc0
 8000cd4:	701a      	strb	r2, [r3, #0]
    Gateway_IP[1] = 168;
 8000cd6:	4b25      	ldr	r3, [pc, #148]	@ (8000d6c <Load_Net_Parameters+0xa0>)
 8000cd8:	22a8      	movs	r2, #168	@ 0xa8
 8000cda:	705a      	strb	r2, [r3, #1]
    Gateway_IP[2] = 1;
 8000cdc:	4b23      	ldr	r3, [pc, #140]	@ (8000d6c <Load_Net_Parameters+0xa0>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	709a      	strb	r2, [r3, #2]
    Gateway_IP[3] = 1;
 8000ce2:	4b22      	ldr	r3, [pc, #136]	@ (8000d6c <Load_Net_Parameters+0xa0>)
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	70da      	strb	r2, [r3, #3]

    Sub_Mask[0] = 255;   // Load subnet mask
 8000ce8:	4b21      	ldr	r3, [pc, #132]	@ (8000d70 <Load_Net_Parameters+0xa4>)
 8000cea:	22ff      	movs	r2, #255	@ 0xff
 8000cec:	701a      	strb	r2, [r3, #0]
    Sub_Mask[1] = 255;
 8000cee:	4b20      	ldr	r3, [pc, #128]	@ (8000d70 <Load_Net_Parameters+0xa4>)
 8000cf0:	22ff      	movs	r2, #255	@ 0xff
 8000cf2:	705a      	strb	r2, [r3, #1]
    Sub_Mask[2] = 255;
 8000cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d70 <Load_Net_Parameters+0xa4>)
 8000cf6:	22ff      	movs	r2, #255	@ 0xff
 8000cf8:	709a      	strb	r2, [r3, #2]
    Sub_Mask[3] = 0;
 8000cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000d70 <Load_Net_Parameters+0xa4>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	70da      	strb	r2, [r3, #3]

    Phy_Addr[0] = 0x0c;  // Load physical address (MAC)
 8000d00:	4b1c      	ldr	r3, [pc, #112]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d02:	220c      	movs	r2, #12
 8000d04:	701a      	strb	r2, [r3, #0]
    Phy_Addr[1] = 0x29;
 8000d06:	4b1b      	ldr	r3, [pc, #108]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d08:	2229      	movs	r2, #41	@ 0x29
 8000d0a:	705a      	strb	r2, [r3, #1]
    Phy_Addr[2] = 0xab;
 8000d0c:	4b19      	ldr	r3, [pc, #100]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d0e:	22ab      	movs	r2, #171	@ 0xab
 8000d10:	709a      	strb	r2, [r3, #2]
    Phy_Addr[3] = 0x7c;
 8000d12:	4b18      	ldr	r3, [pc, #96]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d14:	227c      	movs	r2, #124	@ 0x7c
 8000d16:	70da      	strb	r2, [r3, #3]
    Phy_Addr[4] = 0x00;
 8000d18:	4b16      	ldr	r3, [pc, #88]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	711a      	strb	r2, [r3, #4]
    Phy_Addr[5] = 0x01;
 8000d1e:	4b15      	ldr	r3, [pc, #84]	@ (8000d74 <Load_Net_Parameters+0xa8>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	715a      	strb	r2, [r3, #5]

    IP_Addr[0] = 192;    // Load local IP address
 8000d24:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <Load_Net_Parameters+0xac>)
 8000d26:	22c0      	movs	r2, #192	@ 0xc0
 8000d28:	701a      	strb	r2, [r3, #0]
    IP_Addr[1] = 168;
 8000d2a:	4b13      	ldr	r3, [pc, #76]	@ (8000d78 <Load_Net_Parameters+0xac>)
 8000d2c:	22a8      	movs	r2, #168	@ 0xa8
 8000d2e:	705a      	strb	r2, [r3, #1]
    IP_Addr[2] = 1;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <Load_Net_Parameters+0xac>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	709a      	strb	r2, [r3, #2]
    IP_Addr[3] = 199;
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <Load_Net_Parameters+0xac>)
 8000d38:	22c7      	movs	r2, #199	@ 0xc7
 8000d3a:	70da      	strb	r2, [r3, #3]

    // Load destination IP for socket 0 (e.g., a PC for debugging)
    UDP_DIPR[0] = 192;
 8000d3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <Load_Net_Parameters+0xb0>)
 8000d3e:	22c0      	movs	r2, #192	@ 0xc0
 8000d40:	701a      	strb	r2, [r3, #0]
    UDP_DIPR[1] = 168;
 8000d42:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <Load_Net_Parameters+0xb0>)
 8000d44:	22a8      	movs	r2, #168	@ 0xa8
 8000d46:	705a      	strb	r2, [r3, #1]
    UDP_DIPR[2] = 1;
 8000d48:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <Load_Net_Parameters+0xb0>)
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	709a      	strb	r2, [r3, #2]
    UDP_DIPR[3] = 188;
 8000d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d7c <Load_Net_Parameters+0xb0>)
 8000d50:	22bc      	movs	r2, #188	@ 0xbc
 8000d52:	70da      	strb	r2, [r3, #3]
    // Load destination port for socket 0 (e.g., a PC for debugging), 6000
    UDP_DPORT[0] = 0x17;
 8000d54:	4b0a      	ldr	r3, [pc, #40]	@ (8000d80 <Load_Net_Parameters+0xb4>)
 8000d56:	2217      	movs	r2, #23
 8000d58:	701a      	strb	r2, [r3, #0]
    UDP_DPORT[1] = 0x70;
 8000d5a:	4b09      	ldr	r3, [pc, #36]	@ (8000d80 <Load_Net_Parameters+0xb4>)
 8000d5c:	2270      	movs	r2, #112	@ 0x70
 8000d5e:	705a      	strb	r2, [r3, #1]
    S0_Mode = UDP_MODE;  // Load socket 0 working mode: UDP (broadcast) mode
 8000d60:	4b08      	ldr	r3, [pc, #32]	@ (8000d84 <Load_Net_Parameters+0xb8>)
 8000d62:	2202      	movs	r2, #2
 8000d64:	701a      	strb	r2, [r3, #0]
}
 8000d66:	46c0      	nop			@ (mov r8, r8)
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000088 	.word	0x20000088
 8000d70:	2000008c 	.word	0x2000008c
 8000d74:	20000090 	.word	0x20000090
 8000d78:	20000098 	.word	0x20000098
 8000d7c:	2000009c 	.word	0x2000009c
 8000d80:	200000a0 	.word	0x200000a0
 8000d84:	20000000 	.word	0x20000000

08000d88 <setkeepalive>:
@brief  W5500 keep-alive routine: set the socket keep-alive register Sn_KPALVTR,
        unit is 5 seconds
*/

void setkeepalive(SOCKET s)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	0002      	movs	r2, r0
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	701a      	strb	r2, [r3, #0]
	Write_W5500_SOCK_Byte(s,Sn_KPALVTR,2);
 8000d94:	1dfb      	adds	r3, r7, #7
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	2202      	movs	r2, #2
 8000d9a:	212f      	movs	r1, #47	@ 0x2f
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	f7ff fc02 	bl	80005a6 <Write_W5500_SOCK_Byte>
}
 8000da2:	46c0      	nop			@ (mov r8, r8)
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b002      	add	sp, #8
 8000da8:	bd80      	pop	{r7, pc}
	...

08000dac <W5500_Init>:
//
void W5500_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
    uint8_t i = 0;
 8000db2:	1dfb      	adds	r3, r7, #7
 8000db4:	2200      	movs	r2, #0
 8000db6:	701a      	strb	r2, [r3, #0]

    Write_W5500_Byte(MR, RST); // Software reset W5500; write 1 to enable, it auto-clears after reset
 8000db8:	2180      	movs	r1, #128	@ 0x80
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff fb90 	bl	80004e0 <Write_W5500_Byte>
    bsp_DelayMS(10);           // Delay 10 ms (user-defined function)
 8000dc0:	200a      	movs	r0, #10
 8000dc2:	f000 f9d9 	bl	8001178 <bsp_DelayMS>

    // Set gateway IP address. Gateway_IP is a 4-byte unsigned char array (user-defined).
    // Using a gateway allows communication beyond the local subnet, reaching other subnets or the Internet.
    Write_W5500_String(GAR, Gateway_IP, 4);
 8000dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e38 <W5500_Init+0x8c>)
 8000dc8:	2204      	movs	r2, #4
 8000dca:	0019      	movs	r1, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	f7ff fbac 	bl	800052a <Write_W5500_String>

    // Set subnet mask (MASK). Sub_Mask is a 4-byte unsigned char array (user-defined).
    // The subnet mask is used for subnet calculations.
    Write_W5500_String(SUBR, Sub_Mask, 4);
 8000dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <W5500_Init+0x90>)
 8000dd4:	2204      	movs	r2, #4
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	2005      	movs	r0, #5
 8000dda:	f7ff fba6 	bl	800052a <Write_W5500_String>
    // Set MAC address. Phy_Addr is a 6-byte unsigned char array (user-defined),
    // used to uniquely identify the device on the network.
    // This address should be obtained from IEEE. Per OUI rules, the first 3 bytes are the vendor code,
    // and the last 3 bytes are the product serial number.
    // If you define a MAC yourself, note the first byte must be even.
    Write_W5500_String(SHAR, Phy_Addr, 6);
 8000dde:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <W5500_Init+0x94>)
 8000de0:	2206      	movs	r2, #6
 8000de2:	0019      	movs	r1, r3
 8000de4:	2009      	movs	r0, #9
 8000de6:	f7ff fba0 	bl	800052a <Write_W5500_String>

    // Set the device‚Äôs IP address. IP_Addr is a 4-byte unsigned char array (user-defined).
    // Note: The gateway IP must be in the same subnet as the local IP, otherwise the device won't find the gateway.
    Write_W5500_String(SIPR, IP_Addr, 4);
 8000dea:	4b16      	ldr	r3, [pc, #88]	@ (8000e44 <W5500_Init+0x98>)
 8000dec:	2204      	movs	r2, #4
 8000dee:	0019      	movs	r1, r3
 8000df0:	200f      	movs	r0, #15
 8000df2:	f7ff fb9a 	bl	800052a <Write_W5500_String>

    // Configure TX and RX buffer sizes; refer to the W5500 datasheet
    for (i = 0; i < 8; i++)
 8000df6:	1dfb      	adds	r3, r7, #7
 8000df8:	2200      	movs	r2, #0
 8000dfa:	701a      	strb	r2, [r3, #0]
 8000dfc:	e012      	b.n	8000e24 <W5500_Init+0x78>
    {
        Write_W5500_SOCK_Byte(i, Sn_RXBUF_SIZE, 0x02); // Socket RX memory size = 2 KB
 8000dfe:	1dfb      	adds	r3, r7, #7
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	2202      	movs	r2, #2
 8000e04:	211e      	movs	r1, #30
 8000e06:	0018      	movs	r0, r3
 8000e08:	f7ff fbcd 	bl	80005a6 <Write_W5500_SOCK_Byte>
        Write_W5500_SOCK_Byte(i, Sn_TXBUF_SIZE, 0x02); // Socket TX memory size = 2 KB
 8000e0c:	1dfb      	adds	r3, r7, #7
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	2202      	movs	r2, #2
 8000e12:	211f      	movs	r1, #31
 8000e14:	0018      	movs	r0, r3
 8000e16:	f7ff fbc6 	bl	80005a6 <Write_W5500_SOCK_Byte>
    for (i = 0; i < 8; i++)
 8000e1a:	1dfb      	adds	r3, r7, #7
 8000e1c:	781a      	ldrb	r2, [r3, #0]
 8000e1e:	1dfb      	adds	r3, r7, #7
 8000e20:	3201      	adds	r2, #1
 8000e22:	701a      	strb	r2, [r3, #0]
 8000e24:	1dfb      	adds	r3, r7, #7
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b07      	cmp	r3, #7
 8000e2a:	d9e8      	bls.n	8000dfe <W5500_Init+0x52>
    // IMR_UNREACH: Destination unreachable exception interrupt in UDP communication
    // Other socket event interrupts can be added as required.
    // Write_W5500_Byte(IMR, IM_IR7 | IM_IR6);
    // Write_W5500_Byte(SIMR, S0_IMR);
    // Write_W5500_SOCK_Byte(0, Sn_IMR, IMR_SENDOK | IMR_TIMEOUT | IMR_RECV | IMR_DISCON | IMR_CON);
}
 8000e2c:	46c0      	nop			@ (mov r8, r8)
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b002      	add	sp, #8
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			@ (mov r8, r8)
 8000e38:	20000088 	.word	0x20000088
 8000e3c:	2000008c 	.word	0x2000008c
 8000e40:	20000090 	.word	0x20000090
 8000e44:	20000098 	.word	0x20000098

08000e48 <Socket0_Config>:


//
void Socket0_Config(uint16_t usTCPPort)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b082      	sub	sp, #8
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	0002      	movs	r2, r0
 8000e50:	1dbb      	adds	r3, r7, #6
 8000e52:	801a      	strh	r2, [r3, #0]
    // set Socket n Port Number
    Write_W5500_SOCK_Word(0, Sn_PORT, usTCPPort);
 8000e54:	1dbb      	adds	r3, r7, #6
 8000e56:	881b      	ldrh	r3, [r3, #0]
 8000e58:	001a      	movs	r2, r3
 8000e5a:	2104      	movs	r1, #4
 8000e5c:	2000      	movs	r0, #0
 8000e5e:	f7ff fbdb 	bl	8000618 <Write_W5500_SOCK_Word>

    Write_W5500_SOCK_Word(0, RTR, 2000);
 8000e62:	23fa      	movs	r3, #250	@ 0xfa
 8000e64:	00db      	lsls	r3, r3, #3
 8000e66:	001a      	movs	r2, r3
 8000e68:	2119      	movs	r1, #25
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff fbd4 	bl	8000618 <Write_W5500_SOCK_Word>
    // Set retry count; default is 8
    Write_W5500_SOCK_Byte(0, RCR, 3);
 8000e70:	2203      	movs	r2, #3
 8000e72:	211b      	movs	r1, #27
 8000e74:	2000      	movs	r0, #0
 8000e76:	f7ff fb96 	bl	80005a6 <Write_W5500_SOCK_Byte>
    // Set Maximum Segment Size as 1460
    Write_W5500_SOCK_Word(0, Sn_MSSR, 1460);
 8000e7a:	4b05      	ldr	r3, [pc, #20]	@ (8000e90 <Socket0_Config+0x48>)
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2112      	movs	r1, #18
 8000e80:	2000      	movs	r0, #0
 8000e82:	f7ff fbc9 	bl	8000618 <Write_W5500_SOCK_Word>
}
 8000e86:	46c0      	nop			@ (mov r8, r8)
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	b002      	add	sp, #8
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	000005b4 	.word	0x000005b4

08000e94 <init_chip>:
        goto IntDispose;
}
//
// W5500HardwareInitialize
void init_chip(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
    bsp_InitW5500Gpio();
 8000e98:	f7ff fa1a 	bl	80002d0 <bsp_InitW5500Gpio>
    W5500HardwareReset();
 8000e9c:	f7ff fee2 	bl	8000c64 <W5500HardwareReset>
    Load_Net_Parameters();
 8000ea0:	f7ff ff14 	bl	8000ccc <Load_Net_Parameters>
    W5500_Init(); // Initialize W5500 registers
 8000ea4:	f7ff ff82 	bl	8000dac <W5500_Init>
    // Detect_Gateway();
    // Enable W5500 Keep-alive
    setkeepalive(0);
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	f7ff ff6d 	bl	8000d88 <setkeepalive>
}
 8000eae:	46c0      	nop			@ (mov r8, r8)
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eb4:	b590      	push	{r4, r7, lr}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	0002      	movs	r2, r0
 8000ebc:	6039      	str	r1, [r7, #0]
 8000ebe:	1dfb      	adds	r3, r7, #7
 8000ec0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ec2:	1dfb      	adds	r3, r7, #7
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ec8:	d828      	bhi.n	8000f1c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eca:	4a2f      	ldr	r2, [pc, #188]	@ (8000f88 <__NVIC_SetPriority+0xd4>)
 8000ecc:	1dfb      	adds	r3, r7, #7
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	089b      	lsrs	r3, r3, #2
 8000ed4:	33c0      	adds	r3, #192	@ 0xc0
 8000ed6:	009b      	lsls	r3, r3, #2
 8000ed8:	589b      	ldr	r3, [r3, r2]
 8000eda:	1dfa      	adds	r2, r7, #7
 8000edc:	7812      	ldrb	r2, [r2, #0]
 8000ede:	0011      	movs	r1, r2
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	400a      	ands	r2, r1
 8000ee4:	00d2      	lsls	r2, r2, #3
 8000ee6:	21ff      	movs	r1, #255	@ 0xff
 8000ee8:	4091      	lsls	r1, r2
 8000eea:	000a      	movs	r2, r1
 8000eec:	43d2      	mvns	r2, r2
 8000eee:	401a      	ands	r2, r3
 8000ef0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	019b      	lsls	r3, r3, #6
 8000ef6:	22ff      	movs	r2, #255	@ 0xff
 8000ef8:	401a      	ands	r2, r3
 8000efa:	1dfb      	adds	r3, r7, #7
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	0018      	movs	r0, r3
 8000f00:	2303      	movs	r3, #3
 8000f02:	4003      	ands	r3, r0
 8000f04:	00db      	lsls	r3, r3, #3
 8000f06:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f08:	481f      	ldr	r0, [pc, #124]	@ (8000f88 <__NVIC_SetPriority+0xd4>)
 8000f0a:	1dfb      	adds	r3, r7, #7
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	430a      	orrs	r2, r1
 8000f14:	33c0      	adds	r3, #192	@ 0xc0
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f1a:	e031      	b.n	8000f80 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000f8c <__NVIC_SetPriority+0xd8>)
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	0019      	movs	r1, r3
 8000f24:	230f      	movs	r3, #15
 8000f26:	400b      	ands	r3, r1
 8000f28:	3b08      	subs	r3, #8
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3306      	adds	r3, #6
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	18d3      	adds	r3, r2, r3
 8000f32:	3304      	adds	r3, #4
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	1dfa      	adds	r2, r7, #7
 8000f38:	7812      	ldrb	r2, [r2, #0]
 8000f3a:	0011      	movs	r1, r2
 8000f3c:	2203      	movs	r2, #3
 8000f3e:	400a      	ands	r2, r1
 8000f40:	00d2      	lsls	r2, r2, #3
 8000f42:	21ff      	movs	r1, #255	@ 0xff
 8000f44:	4091      	lsls	r1, r2
 8000f46:	000a      	movs	r2, r1
 8000f48:	43d2      	mvns	r2, r2
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	019b      	lsls	r3, r3, #6
 8000f52:	22ff      	movs	r2, #255	@ 0xff
 8000f54:	401a      	ands	r2, r3
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	0018      	movs	r0, r3
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	4003      	ands	r3, r0
 8000f60:	00db      	lsls	r3, r3, #3
 8000f62:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f64:	4809      	ldr	r0, [pc, #36]	@ (8000f8c <__NVIC_SetPriority+0xd8>)
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	001c      	movs	r4, r3
 8000f6c:	230f      	movs	r3, #15
 8000f6e:	4023      	ands	r3, r4
 8000f70:	3b08      	subs	r3, #8
 8000f72:	089b      	lsrs	r3, r3, #2
 8000f74:	430a      	orrs	r2, r1
 8000f76:	3306      	adds	r3, #6
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	18c3      	adds	r3, r0, r3
 8000f7c:	3304      	adds	r3, #4
 8000f7e:	601a      	str	r2, [r3, #0]
}
 8000f80:	46c0      	nop			@ (mov r8, r8)
 8000f82:	46bd      	mov	sp, r7
 8000f84:	b003      	add	sp, #12
 8000f86:	bd90      	pop	{r4, r7, pc}
 8000f88:	e000e100 	.word	0xe000e100
 8000f8c:	e000ed00 	.word	0xe000ed00

08000f90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	1e5a      	subs	r2, r3, #1
 8000f9c:	2380      	movs	r3, #128	@ 0x80
 8000f9e:	045b      	lsls	r3, r3, #17
 8000fa0:	429a      	cmp	r2, r3
 8000fa2:	d301      	bcc.n	8000fa8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e010      	b.n	8000fca <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <SysTick_Config+0x44>)
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	3a01      	subs	r2, #1
 8000fae:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	425b      	negs	r3, r3
 8000fb4:	2103      	movs	r1, #3
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f7ff ff7c 	bl	8000eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <SysTick_Config+0x44>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fc2:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <SysTick_Config+0x44>)
 8000fc4:	2207      	movs	r2, #7
 8000fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	0018      	movs	r0, r3
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	b002      	add	sp, #8
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	46c0      	nop			@ (mov r8, r8)
 8000fd4:	e000e010 	.word	0xe000e010

08000fd8 <bsp_InitTimer>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_InitTimer(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Clear all software timers */
    for (i = 0; i < TMR_COUNT; i++)
 8000fde:	1dfb      	adds	r3, r7, #7
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	701a      	strb	r2, [r3, #0]
 8000fe4:	e02e      	b.n	8001044 <bsp_InitTimer+0x6c>
    {
        s_tTmr[i].Count = 0;
 8000fe6:	1dfb      	adds	r3, r7, #7
 8000fe8:	781a      	ldrb	r2, [r3, #0]
 8000fea:	4921      	ldr	r1, [pc, #132]	@ (8001070 <bsp_InitTimer+0x98>)
 8000fec:	0013      	movs	r3, r2
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	189b      	adds	r3, r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	18cb      	adds	r3, r1, r3
 8000ff6:	3304      	adds	r3, #4
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
        s_tTmr[i].PreLoad = 0;
 8000ffc:	1dfb      	adds	r3, r7, #7
 8000ffe:	781a      	ldrb	r2, [r3, #0]
 8001000:	491b      	ldr	r1, [pc, #108]	@ (8001070 <bsp_InitTimer+0x98>)
 8001002:	0013      	movs	r3, r2
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	189b      	adds	r3, r3, r2
 8001008:	009b      	lsls	r3, r3, #2
 800100a:	18cb      	adds	r3, r1, r3
 800100c:	3308      	adds	r3, #8
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
        s_tTmr[i].Flag = 0;
 8001012:	1dfb      	adds	r3, r7, #7
 8001014:	781a      	ldrb	r2, [r3, #0]
 8001016:	4916      	ldr	r1, [pc, #88]	@ (8001070 <bsp_InitTimer+0x98>)
 8001018:	0013      	movs	r3, r2
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	189b      	adds	r3, r3, r2
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	18cb      	adds	r3, r1, r3
 8001022:	3301      	adds	r3, #1
 8001024:	2200      	movs	r2, #0
 8001026:	701a      	strb	r2, [r3, #0]
        s_tTmr[i].Mode = TMR_ONCE_MODE; /* Default is one-shot mode */
 8001028:	1dfb      	adds	r3, r7, #7
 800102a:	781a      	ldrb	r2, [r3, #0]
 800102c:	4910      	ldr	r1, [pc, #64]	@ (8001070 <bsp_InitTimer+0x98>)
 800102e:	0013      	movs	r3, r2
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	189b      	adds	r3, r3, r2
 8001034:	009b      	lsls	r3, r3, #2
 8001036:	2200      	movs	r2, #0
 8001038:	545a      	strb	r2, [r3, r1]
    for (i = 0; i < TMR_COUNT; i++)
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	781a      	ldrb	r2, [r3, #0]
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	3201      	adds	r2, #1
 8001042:	701a      	strb	r2, [r3, #0]
 8001044:	1dfb      	adds	r3, r7, #7
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	2b03      	cmp	r3, #3
 800104a:	d9cc      	bls.n	8000fe6 <bsp_InitTimer+0xe>
            -- SystemCoreClock / 2000  : interrupt frequency 2000 Hz (period = 500 ¬µs)

        For most applications, we use 1 ms as the period.
        For low-speed CPUs or low-power applications, you can set the period to 10 ms.
    */
    SysTick_Config(SystemCoreClock / 1000);
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <bsp_InitTimer+0x9c>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	22fa      	movs	r2, #250	@ 0xfa
 8001052:	0091      	lsls	r1, r2, #2
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff f869 	bl	800012c <__udivsi3>
 800105a:	0003      	movs	r3, r0
 800105c:	0018      	movs	r0, r3
 800105e:	f7ff ff97 	bl	8000f90 <SysTick_Config>

    g_ucEnableSystickISR = 1;       /* 1 means SysTick interrupt is enabled */
 8001062:	4b05      	ldr	r3, [pc, #20]	@ (8001078 <bsp_InitTimer+0xa0>)
 8001064:	2201      	movs	r2, #1
 8001066:	701a      	strb	r2, [r3, #0]
}
 8001068:	46c0      	nop			@ (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b002      	add	sp, #8
 800106e:	bd80      	pop	{r7, pc}
 8001070:	200008ac 	.word	0x200008ac
 8001074:	20000004 	.word	0x20000004
 8001078:	200008e0 	.word	0x200008e0

0800107c <bsp_Idle>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void bsp_Idle(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
    //--- Put CPU into sleep, to be woken up by SysTick or other interrupts

    // For example, in the uIP protocol, you can insert the uIP polling function

    // GT811_Scan();   // Touch screen scan
}
 8001080:	46c0      	nop			@ (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <SysTick_ISR>:
*/

extern void bsp_RunPer1ms(void);
extern void bsp_RunPer10ms(void);
void SysTick_ISR(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
    static uint8_t s_count = 0;
    uint8_t i;

    /* Called every 1 ms (used only for bsp_DelayMS) */
    if (s_uiDelayCount > 0)
 800108e:	4b24      	ldr	r3, [pc, #144]	@ (8001120 <SysTick_ISR+0x98>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d009      	beq.n	80010aa <SysTick_ISR+0x22>
    {
        if (--s_uiDelayCount == 0)
 8001096:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <SysTick_ISR+0x98>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	3b01      	subs	r3, #1
 800109c:	4a20      	ldr	r2, [pc, #128]	@ (8001120 <SysTick_ISR+0x98>)
 800109e:	6013      	str	r3, [r2, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <SysTick_ISR+0x22>
        {
            s_ucTimeOutFlag = 1;
 80010a4:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <SysTick_ISR+0x9c>)
 80010a6:	2201      	movs	r2, #1
 80010a8:	701a      	strb	r2, [r3, #0]
        }
    }

    /* Decrement all software timer counters every 1 ms */
    for (i = 0; i < TMR_COUNT; i++)
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
 80010b0:	e00f      	b.n	80010d2 <SysTick_ISR+0x4a>
    {
        bsp_SoftTimerDec(&s_tTmr[i]);
 80010b2:	1dfb      	adds	r3, r7, #7
 80010b4:	781a      	ldrb	r2, [r3, #0]
 80010b6:	0013      	movs	r3, r2
 80010b8:	005b      	lsls	r3, r3, #1
 80010ba:	189b      	adds	r3, r3, r2
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	4a1a      	ldr	r2, [pc, #104]	@ (8001128 <SysTick_ISR+0xa0>)
 80010c0:	189b      	adds	r3, r3, r2
 80010c2:	0018      	movs	r0, r3
 80010c4:	f000 f838 	bl	8001138 <bsp_SoftTimerDec>
    for (i = 0; i < TMR_COUNT; i++)
 80010c8:	1dfb      	adds	r3, r7, #7
 80010ca:	781a      	ldrb	r2, [r3, #0]
 80010cc:	1dfb      	adds	r3, r7, #7
 80010ce:	3201      	adds	r2, #1
 80010d0:	701a      	strb	r2, [r3, #0]
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	2b03      	cmp	r3, #3
 80010d8:	d9eb      	bls.n	80010b2 <SysTick_ISR+0x2a>
    }

    /* Increase global runtime every 1 ms */
    g_iRunTime++;
 80010da:	4b14      	ldr	r3, [pc, #80]	@ (800112c <SysTick_ISR+0xa4>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	1c5a      	adds	r2, r3, #1
 80010e0:	4b12      	ldr	r3, [pc, #72]	@ (800112c <SysTick_ISR+0xa4>)
 80010e2:	601a      	str	r2, [r3, #0]
    if (g_iRunTime == 0x7FFFFFFF)    /* This variable is int32_t, max value is 0x7FFFFFFF */
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <SysTick_ISR+0xa4>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	4a11      	ldr	r2, [pc, #68]	@ (8001130 <SysTick_ISR+0xa8>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d102      	bne.n	80010f4 <SysTick_ISR+0x6c>
    {
        g_iRunTime = 0;
 80010ee:	4b0f      	ldr	r3, [pc, #60]	@ (800112c <SysTick_ISR+0xa4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
    }

    bsp_RunPer1ms();        /* Call this function every 1 ms, defined in bsp.c */
 80010f4:	f000 fa6e 	bl	80015d4 <bsp_RunPer1ms>

    if (++s_count >= 10)
 80010f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <SysTick_ISR+0xac>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	3301      	adds	r3, #1
 80010fe:	b2da      	uxtb	r2, r3
 8001100:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <SysTick_ISR+0xac>)
 8001102:	701a      	strb	r2, [r3, #0]
 8001104:	4b0b      	ldr	r3, [pc, #44]	@ (8001134 <SysTick_ISR+0xac>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b09      	cmp	r3, #9
 800110a:	d904      	bls.n	8001116 <SysTick_ISR+0x8e>
    {
        s_count = 0;
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <SysTick_ISR+0xac>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]

        bsp_RunPer10ms();   /* Call this function every 10 ms, defined in bsp.c */
 8001112:	f000 fa65 	bl	80015e0 <bsp_RunPer10ms>
    }
}
 8001116:	46c0      	nop			@ (mov r8, r8)
 8001118:	46bd      	mov	sp, r7
 800111a:	b002      	add	sp, #8
 800111c:	bd80      	pop	{r7, pc}
 800111e:	46c0      	nop			@ (mov r8, r8)
 8001120:	200008a4 	.word	0x200008a4
 8001124:	200008a8 	.word	0x200008a8
 8001128:	200008ac 	.word	0x200008ac
 800112c:	200008dc 	.word	0x200008dc
 8001130:	7fffffff 	.word	0x7fffffff
 8001134:	200008e1 	.word	0x200008e1

08001138 <bsp_SoftTimerDec>:
*   Parameter    : _tmr : Pointer to timer variable
*   Return Value : None
*********************************************************************************************************
*/
static void bsp_SoftTimerDec(SOFT_TMR *_tmr)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    if (_tmr->Count > 0)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d012      	beq.n	800116e <bsp_SoftTimerDec+0x36>
    {
        /* If the timer variable decrements to 1, set the timer flag */
        if (--_tmr->Count == 0)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	3b01      	subs	r3, #1
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	6053      	str	r3, [r2, #4]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d10b      	bne.n	800116e <bsp_SoftTimerDec+0x36>
        {
            _tmr->Flag = 1;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2201      	movs	r2, #1
 800115a:	705a      	strb	r2, [r3, #1]

            /* If in auto mode, reload the counter automatically */
            if (_tmr->Mode == TMR_AUTO_MODE)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d103      	bne.n	800116e <bsp_SoftTimerDec+0x36>
            {
                _tmr->Count = _tmr->PreLoad;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689a      	ldr	r2, [r3, #8]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	605a      	str	r2, [r3, #4]
            }
        }
    }
}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b002      	add	sp, #8
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <bsp_DelayMS>:
*   Parameter    : n : Delay length in ms. n should be greater than 2
*   Return Value : None
*********************************************************************************************************
*/
void bsp_DelayMS(uint32_t n)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
    if (n == 0)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d01e      	beq.n	80011c4 <bsp_DelayMS+0x4c>
    {
        return;
    }
    else if (n == 1)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2b01      	cmp	r3, #1
 800118a:	d101      	bne.n	8001190 <bsp_DelayMS+0x18>
    {
        n = 2;
 800118c:	2302      	movs	r3, #2
 800118e:	607b      	str	r3, [r7, #4]
 8001190:	2301      	movs	r3, #1
 8001192:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	f383 8810 	msr	PRIMASK, r3
}
 800119a:	46c0      	nop			@ (mov r8, r8)
    }

    DISABLE_INT();              /* Disable interrupts */

    s_uiDelayCount = n;
 800119c:	4b0c      	ldr	r3, [pc, #48]	@ (80011d0 <bsp_DelayMS+0x58>)
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	601a      	str	r2, [r3, #0]
    s_ucTimeOutFlag = 0;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <bsp_DelayMS+0x5c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
 80011a8:	2300      	movs	r3, #0
 80011aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	f383 8810 	msr	PRIMASK, r3
}
 80011b2:	46c0      	nop			@ (mov r8, r8)

    ENABLE_INT();               /* Enable interrupts */

    while (1)
    {
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 80011b4:	f7ff ff62 	bl	800107c <bsp_Idle>
        /*
            Wait until delay time expires
            Note: Compiler may assume s_ucTimeOutFlag = 0, which can cause optimization issues.
                  Therefore, s_ucTimeOutFlag must be declared as volatile.
        */
        if (s_ucTimeOutFlag == 1)
 80011b8:	4b06      	ldr	r3, [pc, #24]	@ (80011d4 <bsp_DelayMS+0x5c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b01      	cmp	r3, #1
 80011c0:	d002      	beq.n	80011c8 <bsp_DelayMS+0x50>
        bsp_Idle();             /* Operations to execute when CPU is idle, see bsp.c and bsp.h */
 80011c2:	e7f7      	b.n	80011b4 <bsp_DelayMS+0x3c>
        return;
 80011c4:	46c0      	nop			@ (mov r8, r8)
 80011c6:	e000      	b.n	80011ca <bsp_DelayMS+0x52>
        {
            break;
 80011c8:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 80011ca:	46bd      	mov	sp, r7
 80011cc:	b004      	add	sp, #16
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	200008a4 	.word	0x200008a4
 80011d4:	200008a8 	.word	0x200008a8

080011d8 <SysTick_Handler>:
*   Parameter    : None
*   Return Value : None
*********************************************************************************************************
*/
void SysTick_Handler(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HAL_IncTick();  /* ST HAL library SysTick interrupt service routine */
 80011dc:	f000 fc7a 	bl	8001ad4 <HAL_IncTick>

    if (g_ucEnableSystickISR == 0)
 80011e0:	4b05      	ldr	r3, [pc, #20]	@ (80011f8 <SysTick_Handler+0x20>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d002      	beq.n	80011f0 <SysTick_Handler+0x18>
    {
        return;
    }

    SysTick_ISR();  /* AnFuLai BSP library SysTick interrupt service routine */
 80011ea:	f7ff ff4d 	bl	8001088 <SysTick_ISR>
 80011ee:	e000      	b.n	80011f2 <SysTick_Handler+0x1a>
        return;
 80011f0:	46c0      	nop			@ (mov r8, r8)
}
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	46c0      	nop			@ (mov r8, r8)
 80011f8:	200008e0 	.word	0x200008e0

080011fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001202:	f000 fc13 	bl	8001a2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001206:	f000 f82d 	bl	8001264 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  bsp_InitTimer();  	/* Initialize SysTick timer */
 800120a:	f7ff fee5 	bl	8000fd8 <bsp_InitTimer>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800120e:	f000 f961 	bl	80014d4 <MX_GPIO_Init>
  MX_ADC_Init();
 8001212:	f000 f885 	bl	8001320 <MX_ADC_Init>
  MX_IWDG_Init();
 8001216:	f000 f905 	bl	8001424 <MX_IWDG_Init>
  MX_SPI2_Init();
 800121a:	f000 f923 	bl	8001464 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  BSP_W25Qx_Init();
 800121e:	f7ff f811 	bl	8000244 <BSP_W25Qx_Init>
  /* USER CODE END 2 */
  //W5500HardwareInitilize;
  init_chip();
 8001222:	f7ff fe37 	bl	8000e94 <init_chip>
  Socket0_Config(6000);
 8001226:	4b0d      	ldr	r3, [pc, #52]	@ (800125c <main+0x60>)
 8001228:	0018      	movs	r0, r3
 800122a:	f7ff fe0d 	bl	8000e48 <Socket0_Config>

  Write_W5500_SOCK_Byte(0,  Sn_MR, MR_UDP); // UDP mode
 800122e:	2202      	movs	r2, #2
 8001230:	2100      	movs	r1, #0
 8001232:	2000      	movs	r0, #0
 8001234:	f7ff f9b7 	bl	80005a6 <Write_W5500_SOCK_Byte>
  Write_W5500_SOCK_Byte(0, Sn_CR, OPEN);
 8001238:	2201      	movs	r2, #1
 800123a:	2101      	movs	r1, #1
 800123c:	2000      	movs	r0, #0
 800123e:	f7ff f9b2 	bl	80005a6 <Write_W5500_SOCK_Byte>
  SystemController system_ctrl;
  System_Init(&system_ctrl);
 8001242:	003b      	movs	r3, r7
 8001244:	0018      	movs	r0, r3
 8001246:	f000 fb29 	bl	800189c <System_Init>
  {
    /* USER CODE END WHILE */
	  //ad_dataflush();


	  HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with 4095
 800124a:	4b05      	ldr	r3, [pc, #20]	@ (8001260 <main+0x64>)
 800124c:	0018      	movs	r0, r3
 800124e:	f001 f98f 	bl	8002570 <HAL_IWDG_Refresh>
	  System_Loop();
 8001252:	f000 fb6f 	bl	8001934 <System_Loop>
	  HAL_IWDG_Refresh(&hiwdg); // Feed the watchdog: reload watchdog counter with 4095
 8001256:	46c0      	nop			@ (mov r8, r8)
 8001258:	e7f7      	b.n	800124a <main+0x4e>
 800125a:	46c0      	nop			@ (mov r8, r8)
 800125c:	00001770 	.word	0x00001770
 8001260:	20000940 	.word	0x20000940

08001264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001264:	b590      	push	{r4, r7, lr}
 8001266:	b095      	sub	sp, #84	@ 0x54
 8001268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800126a:	2418      	movs	r4, #24
 800126c:	193b      	adds	r3, r7, r4
 800126e:	0018      	movs	r0, r3
 8001270:	2338      	movs	r3, #56	@ 0x38
 8001272:	001a      	movs	r2, r3
 8001274:	2100      	movs	r1, #0
 8001276:	f002 ff55 	bl	8004124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800127a:	1d3b      	adds	r3, r7, #4
 800127c:	0018      	movs	r0, r3
 800127e:	2314      	movs	r3, #20
 8001280:	001a      	movs	r2, r3
 8001282:	2100      	movs	r1, #0
 8001284:	f002 ff4e 	bl	8004124 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001288:	4b23      	ldr	r3, [pc, #140]	@ (8001318 <SystemClock_Config+0xb4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a23      	ldr	r2, [pc, #140]	@ (800131c <SystemClock_Config+0xb8>)
 800128e:	401a      	ands	r2, r3
 8001290:	4b21      	ldr	r3, [pc, #132]	@ (8001318 <SystemClock_Config+0xb4>)
 8001292:	2180      	movs	r1, #128	@ 0x80
 8001294:	0109      	lsls	r1, r1, #4
 8001296:	430a      	orrs	r2, r1
 8001298:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800129a:	193b      	adds	r3, r7, r4
 800129c:	2209      	movs	r2, #9
 800129e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80012a0:	193b      	adds	r3, r7, r4
 80012a2:	2280      	movs	r2, #128	@ 0x80
 80012a4:	0252      	lsls	r2, r2, #9
 80012a6:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80012a8:	0021      	movs	r1, r4
 80012aa:	187b      	adds	r3, r7, r1
 80012ac:	2201      	movs	r2, #1
 80012ae:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012b0:	187b      	adds	r3, r7, r1
 80012b2:	2202      	movs	r2, #2
 80012b4:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80012b6:	187b      	adds	r3, r7, r1
 80012b8:	2280      	movs	r2, #128	@ 0x80
 80012ba:	0252      	lsls	r2, r2, #9
 80012bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_8;
 80012be:	187b      	adds	r3, r7, r1
 80012c0:	22c0      	movs	r2, #192	@ 0xc0
 80012c2:	0312      	lsls	r2, r2, #12
 80012c4:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80012c6:	187b      	adds	r3, r7, r1
 80012c8:	2280      	movs	r2, #128	@ 0x80
 80012ca:	03d2      	lsls	r2, r2, #15
 80012cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	0018      	movs	r0, r3
 80012d2:	f001 f95d 	bl	8002590 <HAL_RCC_OscConfig>
 80012d6:	1e03      	subs	r3, r0, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80012da:	f000 f995 	bl	8001608 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012de:	1d3b      	adds	r3, r7, #4
 80012e0:	220f      	movs	r2, #15
 80012e2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	2203      	movs	r2, #3
 80012e8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ea:	1d3b      	adds	r3, r7, #4
 80012ec:	2200      	movs	r2, #0
 80012ee:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012f0:	1d3b      	adds	r3, r7, #4
 80012f2:	2200      	movs	r2, #0
 80012f4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2101      	movs	r1, #1
 8001300:	0018      	movs	r0, r3
 8001302:	f001 fd19 	bl	8002d38 <HAL_RCC_ClockConfig>
 8001306:	1e03      	subs	r3, r0, #0
 8001308:	d001      	beq.n	800130e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800130a:	f000 f97d 	bl	8001608 <Error_Handler>
  }
}
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	46bd      	mov	sp, r7
 8001312:	b015      	add	sp, #84	@ 0x54
 8001314:	bd90      	pop	{r4, r7, pc}
 8001316:	46c0      	nop			@ (mov r8, r8)
 8001318:	40007000 	.word	0x40007000
 800131c:	ffffe7ff 	.word	0xffffe7ff

08001320 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001326:	003b      	movs	r3, r7
 8001328:	0018      	movs	r0, r3
 800132a:	2308      	movs	r3, #8
 800132c:	001a      	movs	r2, r3
 800132e:	2100      	movs	r1, #0
 8001330:	f002 fef8 	bl	8004124 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001334:	4b37      	ldr	r3, [pc, #220]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001336:	4a38      	ldr	r2, [pc, #224]	@ (8001418 <MX_ADC_Init+0xf8>)
 8001338:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800133a:	4b36      	ldr	r3, [pc, #216]	@ (8001414 <MX_ADC_Init+0xf4>)
 800133c:	2200      	movs	r2, #0
 800133e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001340:	4b34      	ldr	r3, [pc, #208]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001342:	2280      	movs	r2, #128	@ 0x80
 8001344:	05d2      	lsls	r2, r2, #23
 8001346:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001348:	4b32      	ldr	r3, [pc, #200]	@ (8001414 <MX_ADC_Init+0xf4>)
 800134a:	2200      	movs	r2, #0
 800134c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800134e:	4b31      	ldr	r3, [pc, #196]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001350:	2200      	movs	r2, #0
 8001352:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8001354:	4b2f      	ldr	r3, [pc, #188]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001356:	2201      	movs	r2, #1
 8001358:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800135a:	4b2e      	ldr	r3, [pc, #184]	@ (8001414 <MX_ADC_Init+0xf4>)
 800135c:	2200      	movs	r2, #0
 800135e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001360:	4b2c      	ldr	r3, [pc, #176]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001362:	2220      	movs	r2, #32
 8001364:	2100      	movs	r1, #0
 8001366:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001368:	4b2a      	ldr	r3, [pc, #168]	@ (8001414 <MX_ADC_Init+0xf4>)
 800136a:	2221      	movs	r2, #33	@ 0x21
 800136c:	2100      	movs	r1, #0
 800136e:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001370:	4b28      	ldr	r3, [pc, #160]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001372:	2200      	movs	r2, #0
 8001374:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001376:	4b27      	ldr	r3, [pc, #156]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001378:	22c2      	movs	r2, #194	@ 0xc2
 800137a:	32ff      	adds	r2, #255	@ 0xff
 800137c:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800137e:	4b25      	ldr	r3, [pc, #148]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001380:	222c      	movs	r2, #44	@ 0x2c
 8001382:	2100      	movs	r1, #0
 8001384:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001386:	4b23      	ldr	r3, [pc, #140]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001388:	2204      	movs	r2, #4
 800138a:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800138c:	4b21      	ldr	r3, [pc, #132]	@ (8001414 <MX_ADC_Init+0xf4>)
 800138e:	2200      	movs	r2, #0
 8001390:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001392:	4b20      	ldr	r3, [pc, #128]	@ (8001414 <MX_ADC_Init+0xf4>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8001398:	4b1e      	ldr	r3, [pc, #120]	@ (8001414 <MX_ADC_Init+0xf4>)
 800139a:	2200      	movs	r2, #0
 800139c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800139e:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <MX_ADC_Init+0xf4>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001414 <MX_ADC_Init+0xf4>)
 80013a6:	0018      	movs	r0, r3
 80013a8:	f000 fbd4 	bl	8001b54 <HAL_ADC_Init>
 80013ac:	1e03      	subs	r3, r0, #0
 80013ae:	d001      	beq.n	80013b4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80013b0:	f000 f92a 	bl	8001608 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80013b4:	003b      	movs	r3, r7
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80013ba:	003b      	movs	r3, r7
 80013bc:	2280      	movs	r2, #128	@ 0x80
 80013be:	0152      	lsls	r2, r2, #5
 80013c0:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013c2:	003a      	movs	r2, r7
 80013c4:	4b13      	ldr	r3, [pc, #76]	@ (8001414 <MX_ADC_Init+0xf4>)
 80013c6:	0011      	movs	r1, r2
 80013c8:	0018      	movs	r0, r3
 80013ca:	f000 fd37 	bl	8001e3c <HAL_ADC_ConfigChannel>
 80013ce:	1e03      	subs	r3, r0, #0
 80013d0:	d001      	beq.n	80013d6 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80013d2:	f000 f919 	bl	8001608 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80013d6:	003b      	movs	r3, r7
 80013d8:	4a10      	ldr	r2, [pc, #64]	@ (800141c <MX_ADC_Init+0xfc>)
 80013da:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013dc:	003a      	movs	r2, r7
 80013de:	4b0d      	ldr	r3, [pc, #52]	@ (8001414 <MX_ADC_Init+0xf4>)
 80013e0:	0011      	movs	r1, r2
 80013e2:	0018      	movs	r0, r3
 80013e4:	f000 fd2a 	bl	8001e3c <HAL_ADC_ConfigChannel>
 80013e8:	1e03      	subs	r3, r0, #0
 80013ea:	d001      	beq.n	80013f0 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 80013ec:	f000 f90c 	bl	8001608 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80013f0:	003b      	movs	r3, r7
 80013f2:	4a0b      	ldr	r2, [pc, #44]	@ (8001420 <MX_ADC_Init+0x100>)
 80013f4:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013f6:	003a      	movs	r2, r7
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <MX_ADC_Init+0xf4>)
 80013fa:	0011      	movs	r1, r2
 80013fc:	0018      	movs	r0, r3
 80013fe:	f000 fd1d 	bl	8001e3c <HAL_ADC_ConfigChannel>
 8001402:	1e03      	subs	r3, r0, #0
 8001404:	d001      	beq.n	800140a <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8001406:	f000 f8ff 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800140a:	46c0      	nop			@ (mov r8, r8)
 800140c:	46bd      	mov	sp, r7
 800140e:	b002      	add	sp, #8
 8001410:	bd80      	pop	{r7, pc}
 8001412:	46c0      	nop			@ (mov r8, r8)
 8001414:	200008e4 	.word	0x200008e4
 8001418:	40012400 	.word	0x40012400
 800141c:	08000004 	.word	0x08000004
 8001420:	0c000008 	.word	0x0c000008

08001424 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001428:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <MX_IWDG_Init+0x34>)
 800142a:	4a0c      	ldr	r2, [pc, #48]	@ (800145c <MX_IWDG_Init+0x38>)
 800142c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800142e:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <MX_IWDG_Init+0x34>)
 8001430:	2200      	movs	r2, #0
 8001432:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001434:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <MX_IWDG_Init+0x34>)
 8001436:	4a0a      	ldr	r2, [pc, #40]	@ (8001460 <MX_IWDG_Init+0x3c>)
 8001438:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <MX_IWDG_Init+0x34>)
 800143c:	4a08      	ldr	r2, [pc, #32]	@ (8001460 <MX_IWDG_Init+0x3c>)
 800143e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <MX_IWDG_Init+0x34>)
 8001442:	0018      	movs	r0, r3
 8001444:	f001 f842 	bl	80024cc <HAL_IWDG_Init>
 8001448:	1e03      	subs	r3, r0, #0
 800144a:	d001      	beq.n	8001450 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 800144c:	f000 f8dc 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001450:	46c0      	nop			@ (mov r8, r8)
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	46c0      	nop			@ (mov r8, r8)
 8001458:	20000940 	.word	0x20000940
 800145c:	40003000 	.word	0x40003000
 8001460:	00000fff 	.word	0x00000fff

08001464 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001468:	4b18      	ldr	r3, [pc, #96]	@ (80014cc <MX_SPI2_Init+0x68>)
 800146a:	4a19      	ldr	r2, [pc, #100]	@ (80014d0 <MX_SPI2_Init+0x6c>)
 800146c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800146e:	4b17      	ldr	r3, [pc, #92]	@ (80014cc <MX_SPI2_Init+0x68>)
 8001470:	2282      	movs	r2, #130	@ 0x82
 8001472:	0052      	lsls	r2, r2, #1
 8001474:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001476:	4b15      	ldr	r3, [pc, #84]	@ (80014cc <MX_SPI2_Init+0x68>)
 8001478:	2200      	movs	r2, #0
 800147a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800147c:	4b13      	ldr	r3, [pc, #76]	@ (80014cc <MX_SPI2_Init+0x68>)
 800147e:	2200      	movs	r2, #0
 8001480:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001482:	4b12      	ldr	r3, [pc, #72]	@ (80014cc <MX_SPI2_Init+0x68>)
 8001484:	2200      	movs	r2, #0
 8001486:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001488:	4b10      	ldr	r3, [pc, #64]	@ (80014cc <MX_SPI2_Init+0x68>)
 800148a:	2200      	movs	r2, #0
 800148c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800148e:	4b0f      	ldr	r3, [pc, #60]	@ (80014cc <MX_SPI2_Init+0x68>)
 8001490:	2280      	movs	r2, #128	@ 0x80
 8001492:	0092      	lsls	r2, r2, #2
 8001494:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001496:	4b0d      	ldr	r3, [pc, #52]	@ (80014cc <MX_SPI2_Init+0x68>)
 8001498:	2200      	movs	r2, #0
 800149a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800149c:	4b0b      	ldr	r3, [pc, #44]	@ (80014cc <MX_SPI2_Init+0x68>)
 800149e:	2200      	movs	r2, #0
 80014a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80014a2:	4b0a      	ldr	r3, [pc, #40]	@ (80014cc <MX_SPI2_Init+0x68>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014a8:	4b08      	ldr	r3, [pc, #32]	@ (80014cc <MX_SPI2_Init+0x68>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80014ae:	4b07      	ldr	r3, [pc, #28]	@ (80014cc <MX_SPI2_Init+0x68>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80014b4:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <MX_SPI2_Init+0x68>)
 80014b6:	0018      	movs	r0, r3
 80014b8:	f001 fe0c 	bl	80030d4 <HAL_SPI_Init>
 80014bc:	1e03      	subs	r3, r0, #0
 80014be:	d001      	beq.n	80014c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80014c0:	f000 f8a2 	bl	8001608 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014c4:	46c0      	nop			@ (mov r8, r8)
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	46c0      	nop			@ (mov r8, r8)
 80014cc:	20000950 	.word	0x20000950
 80014d0:	40003800 	.word	0x40003800

080014d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014d4:	b590      	push	{r4, r7, lr}
 80014d6:	b089      	sub	sp, #36	@ 0x24
 80014d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014da:	240c      	movs	r4, #12
 80014dc:	193b      	adds	r3, r7, r4
 80014de:	0018      	movs	r0, r3
 80014e0:	2314      	movs	r3, #20
 80014e2:	001a      	movs	r2, r3
 80014e4:	2100      	movs	r1, #0
 80014e6:	f002 fe1d 	bl	8004124 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014ea:	4b36      	ldr	r3, [pc, #216]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 80014ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80014ee:	4b35      	ldr	r3, [pc, #212]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 80014f0:	2180      	movs	r1, #128	@ 0x80
 80014f2:	430a      	orrs	r2, r1
 80014f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014f6:	4b33      	ldr	r3, [pc, #204]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 80014f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fa:	2280      	movs	r2, #128	@ 0x80
 80014fc:	4013      	ands	r3, r2
 80014fe:	60bb      	str	r3, [r7, #8]
 8001500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b30      	ldr	r3, [pc, #192]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 8001504:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001506:	4b2f      	ldr	r3, [pc, #188]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 8001508:	2101      	movs	r1, #1
 800150a:	430a      	orrs	r2, r1
 800150c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800150e:	4b2d      	ldr	r3, [pc, #180]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 8001510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001512:	2201      	movs	r2, #1
 8001514:	4013      	ands	r3, r2
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	4b2a      	ldr	r3, [pc, #168]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 800151c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800151e:	4b29      	ldr	r3, [pc, #164]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 8001520:	2102      	movs	r1, #2
 8001522:	430a      	orrs	r2, r1
 8001524:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001526:	4b27      	ldr	r3, [pc, #156]	@ (80015c4 <MX_GPIO_Init+0xf0>)
 8001528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800152a:	2202      	movs	r2, #2
 800152c:	4013      	ands	r3, r2
 800152e:	603b      	str	r3, [r7, #0]
 8001530:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 8001532:	4925      	ldr	r1, [pc, #148]	@ (80015c8 <MX_GPIO_Init+0xf4>)
 8001534:	23a0      	movs	r3, #160	@ 0xa0
 8001536:	05db      	lsls	r3, r3, #23
 8001538:	2200      	movs	r2, #0
 800153a:	0018      	movs	r0, r3
 800153c:	f000 ff8d 	bl	800245a <HAL_GPIO_WritePin>
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8001540:	4922      	ldr	r1, [pc, #136]	@ (80015cc <MX_GPIO_Init+0xf8>)
 8001542:	4b23      	ldr	r3, [pc, #140]	@ (80015d0 <MX_GPIO_Init+0xfc>)
 8001544:	2200      	movs	r2, #0
 8001546:	0018      	movs	r0, r3
 8001548:	f000 ff87 	bl	800245a <HAL_GPIO_WritePin>
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : ADC_Select_Pin Ethernet_CE_Pin Ethernet_SCK_Pin Ethernet_MOSI_Pin
                           Ethernet_RST_Pin E_PM0_Pin E_PM1_Pin E_PM2_Pin */
  GPIO_InitStruct.Pin = ADC_Select_Pin|Ethernet_CE_Pin|Ethernet_SCK_Pin|Ethernet_MOSI_Pin
 800154c:	193b      	adds	r3, r7, r4
 800154e:	4a1e      	ldr	r2, [pc, #120]	@ (80015c8 <MX_GPIO_Init+0xf4>)
 8001550:	601a      	str	r2, [r3, #0]
                          |Ethernet_RST_Pin|E_PM0_Pin|E_PM1_Pin|E_PM2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001552:	193b      	adds	r3, r7, r4
 8001554:	2201      	movs	r2, #1
 8001556:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	193b      	adds	r3, r7, r4
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155e:	193b      	adds	r3, r7, r4
 8001560:	2200      	movs	r2, #0
 8001562:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	193a      	adds	r2, r7, r4
 8001566:	23a0      	movs	r3, #160	@ 0xa0
 8001568:	05db      	lsls	r3, r3, #23
 800156a:	0011      	movs	r1, r2
 800156c:	0018      	movs	r0, r3
 800156e:	f000 fdd9 	bl	8002124 <HAL_GPIO_Init>

  /*Configure GPIO pins : Ethernet_MISO_Pin Ethernet_INT_Pin */
  GPIO_InitStruct.Pin = Ethernet_MISO_Pin|Ethernet_INT_Pin;
 8001572:	193b      	adds	r3, r7, r4
 8001574:	22a0      	movs	r2, #160	@ 0xa0
 8001576:	0052      	lsls	r2, r2, #1
 8001578:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800157a:	193b      	adds	r3, r7, r4
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001580:	193b      	adds	r3, r7, r4
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001586:	193a      	adds	r2, r7, r4
 8001588:	23a0      	movs	r3, #160	@ 0xa0
 800158a:	05db      	lsls	r3, r3, #23
 800158c:	0011      	movs	r1, r2
 800158e:	0018      	movs	r0, r3
 8001590:	f000 fdc8 	bl	8002124 <HAL_GPIO_Init>

  /*Configure GPIO pins : CCD_I1_Pin CCD_I2_Pin CCD_I3_Pin FLASH_WP_Pin
                           FLASH_CS_Pin CCD_R1_Pin CCD_R2_Pin CCD_R3_Pin
                           CCD_R_Pin LED_Pin */
  GPIO_InitStruct.Pin = CCD_I1_Pin|CCD_I2_Pin|CCD_I3_Pin|FLASH_WP_Pin
 8001594:	0021      	movs	r1, r4
 8001596:	187b      	adds	r3, r7, r1
 8001598:	4a0c      	ldr	r2, [pc, #48]	@ (80015cc <MX_GPIO_Init+0xf8>)
 800159a:	601a      	str	r2, [r3, #0]
                          |FLASH_CS_Pin|CCD_R1_Pin|CCD_R2_Pin|CCD_R3_Pin
                          |CCD_R_Pin|LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159c:	187b      	adds	r3, r7, r1
 800159e:	2201      	movs	r2, #1
 80015a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	187b      	adds	r3, r7, r1
 80015a4:	2200      	movs	r2, #0
 80015a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	187b      	adds	r3, r7, r1
 80015aa:	2200      	movs	r2, #0
 80015ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ae:	187b      	adds	r3, r7, r1
 80015b0:	4a07      	ldr	r2, [pc, #28]	@ (80015d0 <MX_GPIO_Init+0xfc>)
 80015b2:	0019      	movs	r1, r3
 80015b4:	0010      	movs	r0, r2
 80015b6:	f000 fdb5 	bl	8002124 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80015ba:	46c0      	nop			@ (mov r8, r8)
 80015bc:	46bd      	mov	sp, r7
 80015be:	b009      	add	sp, #36	@ 0x24
 80015c0:	bd90      	pop	{r4, r7, pc}
 80015c2:	46c0      	nop			@ (mov r8, r8)
 80015c4:	40021000 	.word	0x40021000
 80015c8:	00001eb2 	.word	0x00001eb2
 80015cc:	000018ff 	.word	0x000018ff
 80015d0:	50000400 	.word	0x50000400

080015d4 <bsp_RunPer1ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer1ms(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0


}
 80015d8:	46c0      	nop			@ (mov r8, r8)
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <bsp_RunPer10ms>:
*   Return Value : None
*********************************************************************************************************
*/

void bsp_RunPer10ms(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	static uint8_t count;

	count++;
 80015e4:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <bsp_RunPer10ms+0x24>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	3301      	adds	r3, #1
 80015ea:	b2da      	uxtb	r2, r3
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <bsp_RunPer10ms+0x24>)
 80015ee:	701a      	strb	r2, [r3, #0]
	if(count>=50)
 80015f0:	4b04      	ldr	r3, [pc, #16]	@ (8001604 <bsp_RunPer10ms+0x24>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b31      	cmp	r3, #49	@ 0x31
 80015f6:	d902      	bls.n	80015fe <bsp_RunPer10ms+0x1e>
	{
		count=0;
 80015f8:	4b02      	ldr	r3, [pc, #8]	@ (8001604 <bsp_RunPer10ms+0x24>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]

	}
}
 80015fe:	46c0      	nop			@ (mov r8, r8)
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	200009a8 	.word	0x200009a8

08001608 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800160c:	b672      	cpsid	i
}
 800160e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001610:	46c0      	nop			@ (mov r8, r8)
 8001612:	e7fd      	b.n	8001610 <Error_Handler+0x8>

08001614 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001618:	4b07      	ldr	r3, [pc, #28]	@ (8001638 <HAL_MspInit+0x24>)
 800161a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <HAL_MspInit+0x24>)
 800161e:	2101      	movs	r1, #1
 8001620:	430a      	orrs	r2, r1
 8001622:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <HAL_MspInit+0x24>)
 8001626:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001628:	4b03      	ldr	r3, [pc, #12]	@ (8001638 <HAL_MspInit+0x24>)
 800162a:	2180      	movs	r1, #128	@ 0x80
 800162c:	0549      	lsls	r1, r1, #21
 800162e:	430a      	orrs	r2, r1
 8001630:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001632:	46c0      	nop			@ (mov r8, r8)
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000

0800163c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800163c:	b590      	push	{r4, r7, lr}
 800163e:	b089      	sub	sp, #36	@ 0x24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	240c      	movs	r4, #12
 8001646:	193b      	adds	r3, r7, r4
 8001648:	0018      	movs	r0, r3
 800164a:	2314      	movs	r3, #20
 800164c:	001a      	movs	r2, r3
 800164e:	2100      	movs	r1, #0
 8001650:	f002 fd68 	bl	8004124 <memset>
  if(hadc->Instance==ADC1)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a14      	ldr	r2, [pc, #80]	@ (80016ac <HAL_ADC_MspInit+0x70>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d122      	bne.n	80016a4 <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800165e:	4b14      	ldr	r3, [pc, #80]	@ (80016b0 <HAL_ADC_MspInit+0x74>)
 8001660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001662:	4b13      	ldr	r3, [pc, #76]	@ (80016b0 <HAL_ADC_MspInit+0x74>)
 8001664:	2180      	movs	r1, #128	@ 0x80
 8001666:	0089      	lsls	r1, r1, #2
 8001668:	430a      	orrs	r2, r1
 800166a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800166c:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <HAL_ADC_MspInit+0x74>)
 800166e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001670:	4b0f      	ldr	r3, [pc, #60]	@ (80016b0 <HAL_ADC_MspInit+0x74>)
 8001672:	2101      	movs	r1, #1
 8001674:	430a      	orrs	r2, r1
 8001676:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001678:	4b0d      	ldr	r3, [pc, #52]	@ (80016b0 <HAL_ADC_MspInit+0x74>)
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	2201      	movs	r2, #1
 800167e:	4013      	ands	r3, r2
 8001680:	60bb      	str	r3, [r7, #8]
 8001682:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = PreAmp_Out_Pin|Temp_1_Pin|Temp_2_Pin;
 8001684:	193b      	adds	r3, r7, r4
 8001686:	220d      	movs	r2, #13
 8001688:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800168a:	193b      	adds	r3, r7, r4
 800168c:	2203      	movs	r2, #3
 800168e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	193b      	adds	r3, r7, r4
 8001692:	2200      	movs	r2, #0
 8001694:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001696:	193a      	adds	r2, r7, r4
 8001698:	23a0      	movs	r3, #160	@ 0xa0
 800169a:	05db      	lsls	r3, r3, #23
 800169c:	0011      	movs	r1, r2
 800169e:	0018      	movs	r0, r3
 80016a0:	f000 fd40 	bl	8002124 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80016a4:	46c0      	nop			@ (mov r8, r8)
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b009      	add	sp, #36	@ 0x24
 80016aa:	bd90      	pop	{r4, r7, pc}
 80016ac:	40012400 	.word	0x40012400
 80016b0:	40021000 	.word	0x40021000

080016b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016b4:	b590      	push	{r4, r7, lr}
 80016b6:	b089      	sub	sp, #36	@ 0x24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016bc:	240c      	movs	r4, #12
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	0018      	movs	r0, r3
 80016c2:	2314      	movs	r3, #20
 80016c4:	001a      	movs	r2, r3
 80016c6:	2100      	movs	r1, #0
 80016c8:	f002 fd2c 	bl	8004124 <memset>
  if(hspi->Instance==SPI2)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a18      	ldr	r2, [pc, #96]	@ (8001734 <HAL_SPI_MspInit+0x80>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d129      	bne.n	800172a <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80016d6:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80016da:	4b17      	ldr	r3, [pc, #92]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016dc:	2180      	movs	r1, #128	@ 0x80
 80016de:	01c9      	lsls	r1, r1, #7
 80016e0:	430a      	orrs	r2, r1
 80016e2:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016e4:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016ea:	2102      	movs	r1, #2
 80016ec:	430a      	orrs	r2, r1
 80016ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80016f0:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <HAL_SPI_MspInit+0x84>)
 80016f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016f4:	2202      	movs	r2, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = FLASH_SCK_Pin|FLASH_MISO_Pin|FLASH_MOSI_Pin;
 80016fc:	193b      	adds	r3, r7, r4
 80016fe:	22e0      	movs	r2, #224	@ 0xe0
 8001700:	0212      	lsls	r2, r2, #8
 8001702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001704:	0021      	movs	r1, r4
 8001706:	187b      	adds	r3, r7, r1
 8001708:	2202      	movs	r2, #2
 800170a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170c:	187b      	adds	r3, r7, r1
 800170e:	2200      	movs	r2, #0
 8001710:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001712:	187b      	adds	r3, r7, r1
 8001714:	2203      	movs	r2, #3
 8001716:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8001718:	187b      	adds	r3, r7, r1
 800171a:	2200      	movs	r2, #0
 800171c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	187b      	adds	r3, r7, r1
 8001720:	4a06      	ldr	r2, [pc, #24]	@ (800173c <HAL_SPI_MspInit+0x88>)
 8001722:	0019      	movs	r1, r3
 8001724:	0010      	movs	r0, r2
 8001726:	f000 fcfd 	bl	8002124 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800172a:	46c0      	nop			@ (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b009      	add	sp, #36	@ 0x24
 8001730:	bd90      	pop	{r4, r7, pc}
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	40003800 	.word	0x40003800
 8001738:	40021000 	.word	0x40021000
 800173c:	50000400 	.word	0x50000400

08001740 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001744:	46c0      	nop			@ (mov r8, r8)
 8001746:	e7fd      	b.n	8001744 <NMI_Handler+0x4>

08001748 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800174c:	46c0      	nop			@ (mov r8, r8)
 800174e:	e7fd      	b.n	800174c <HardFault_Handler+0x4>

08001750 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001754:	46c0      	nop			@ (mov r8, r8)
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800175e:	46c0      	nop			@ (mov r8, r8)
 8001760:	46bd      	mov	sp, r7
 8001762:	bd80      	pop	{r7, pc}

08001764 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
 8001774:	e00a      	b.n	800178c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001776:	e000      	b.n	800177a <_read+0x16>
 8001778:	bf00      	nop
 800177a:	0001      	movs	r1, r0
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	1c5a      	adds	r2, r3, #1
 8001780:	60ba      	str	r2, [r7, #8]
 8001782:	b2ca      	uxtb	r2, r1
 8001784:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	3301      	adds	r3, #1
 800178a:	617b      	str	r3, [r7, #20]
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	429a      	cmp	r2, r3
 8001792:	dbf0      	blt.n	8001776 <_read+0x12>
  }

  return len;
 8001794:	687b      	ldr	r3, [r7, #4]
}
 8001796:	0018      	movs	r0, r3
 8001798:	46bd      	mov	sp, r7
 800179a:	b006      	add	sp, #24
 800179c:	bd80      	pop	{r7, pc}

0800179e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b086      	sub	sp, #24
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	60f8      	str	r0, [r7, #12]
 80017a6:	60b9      	str	r1, [r7, #8]
 80017a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017aa:	2300      	movs	r3, #0
 80017ac:	617b      	str	r3, [r7, #20]
 80017ae:	e009      	b.n	80017c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	1c5a      	adds	r2, r3, #1
 80017b4:	60ba      	str	r2, [r7, #8]
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	0018      	movs	r0, r3
 80017ba:	e000      	b.n	80017be <_write+0x20>
 80017bc:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	3301      	adds	r3, #1
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	697a      	ldr	r2, [r7, #20]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	dbf1      	blt.n	80017b0 <_write+0x12>
  }
  return len;
 80017cc:	687b      	ldr	r3, [r7, #4]
}
 80017ce:	0018      	movs	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	b006      	add	sp, #24
 80017d4:	bd80      	pop	{r7, pc}

080017d6 <_close>:

int _close(int file)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
 80017dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017de:	2301      	movs	r3, #1
 80017e0:	425b      	negs	r3, r3
}
 80017e2:	0018      	movs	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	b002      	add	sp, #8
 80017e8:	bd80      	pop	{r7, pc}

080017ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]
 80017f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	2280      	movs	r2, #128	@ 0x80
 80017f8:	0192      	lsls	r2, r2, #6
 80017fa:	605a      	str	r2, [r3, #4]
  return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b002      	add	sp, #8
 8001804:	bd80      	pop	{r7, pc}

08001806 <_isatty>:

int _isatty(int file)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800180e:	2301      	movs	r3, #1
}
 8001810:	0018      	movs	r0, r3
 8001812:	46bd      	mov	sp, r7
 8001814:	b002      	add	sp, #8
 8001816:	bd80      	pop	{r7, pc}

08001818 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001824:	2300      	movs	r3, #0
}
 8001826:	0018      	movs	r0, r3
 8001828:	46bd      	mov	sp, r7
 800182a:	b004      	add	sp, #16
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b086      	sub	sp, #24
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001838:	4a14      	ldr	r2, [pc, #80]	@ (800188c <_sbrk+0x5c>)
 800183a:	4b15      	ldr	r3, [pc, #84]	@ (8001890 <_sbrk+0x60>)
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001844:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <_sbrk+0x64>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800184c:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <_sbrk+0x64>)
 800184e:	4a12      	ldr	r2, [pc, #72]	@ (8001898 <_sbrk+0x68>)
 8001850:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001852:	4b10      	ldr	r3, [pc, #64]	@ (8001894 <_sbrk+0x64>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	18d3      	adds	r3, r2, r3
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	429a      	cmp	r2, r3
 800185e:	d207      	bcs.n	8001870 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001860:	f002 fcb6 	bl	80041d0 <__errno>
 8001864:	0003      	movs	r3, r0
 8001866:	220c      	movs	r2, #12
 8001868:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800186a:	2301      	movs	r3, #1
 800186c:	425b      	negs	r3, r3
 800186e:	e009      	b.n	8001884 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001876:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <_sbrk+0x64>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	18d2      	adds	r2, r2, r3
 800187e:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <_sbrk+0x64>)
 8001880:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001882:	68fb      	ldr	r3, [r7, #12]
}
 8001884:	0018      	movs	r0, r3
 8001886:	46bd      	mov	sp, r7
 8001888:	b006      	add	sp, #24
 800188a:	bd80      	pop	{r7, pc}
 800188c:	20005000 	.word	0x20005000
 8001890:	00000400 	.word	0x00000400
 8001894:	200009ac 	.word	0x200009ac
 8001898:	20000b00 	.word	0x20000b00

0800189c <System_Init>:
#include <string.h>
#include <stdio.h>

extern uint8_t Rx_Buffer[2048];

void System_Init(SystemController *ctrl) {
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
    // Init Ethernet
    ctrl->capture = placeholder_capture;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	4a07      	ldr	r2, [pc, #28]	@ (80018c4 <System_Init+0x28>)
 80018a8:	601a      	str	r2, [r3, #0]
    ctrl->transmit = placeholder_transmit;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a06      	ldr	r2, [pc, #24]	@ (80018c8 <System_Init+0x2c>)
 80018ae:	605a      	str	r2, [r3, #4]
    ctrl->reset_system = placeholder_reset;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4a06      	ldr	r2, [pc, #24]	@ (80018cc <System_Init+0x30>)
 80018b4:	609a      	str	r2, [r3, #8]
    ctrl->set_idle = placeholder_set_idle;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a05      	ldr	r2, [pc, #20]	@ (80018d0 <System_Init+0x34>)
 80018ba:	60da      	str	r2, [r3, #12]
}
 80018bc:	46c0      	nop			@ (mov r8, r8)
 80018be:	46bd      	mov	sp, r7
 80018c0:	b002      	add	sp, #8
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	080018d5 	.word	0x080018d5
 80018c8:	080018ed 	.word	0x080018ed
 80018cc:	08001905 	.word	0x08001905
 80018d0:	0800191d 	.word	0x0800191d

080018d4 <placeholder_capture>:

void placeholder_capture(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80018d8:	4b03      	ldr	r3, [pc, #12]	@ (80018e8 <placeholder_capture+0x14>)
 80018da:	0018      	movs	r0, r3
 80018dc:	f002 fb2c 	bl	8003f38 <puts>
}
 80018e0:	46c0      	nop			@ (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	46c0      	nop			@ (mov r8, r8)
 80018e8:	080046ec 	.word	0x080046ec

080018ec <placeholder_transmit>:

void placeholder_transmit(void) {
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <placeholder_transmit+0x14>)
 80018f2:	0018      	movs	r0, r3
 80018f4:	f002 fb20 	bl	8003f38 <puts>
}
 80018f8:	46c0      	nop			@ (mov r8, r8)
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	46c0      	nop			@ (mov r8, r8)
 8001900:	080046ec 	.word	0x080046ec

08001904 <placeholder_reset>:

void placeholder_reset(void) {
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 8001908:	4b03      	ldr	r3, [pc, #12]	@ (8001918 <placeholder_reset+0x14>)
 800190a:	0018      	movs	r0, r3
 800190c:	f002 fb14 	bl	8003f38 <puts>
}
 8001910:	46c0      	nop			@ (mov r8, r8)
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	46c0      	nop			@ (mov r8, r8)
 8001918:	080046ec 	.word	0x080046ec

0800191c <placeholder_set_idle>:

void placeholder_set_idle(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
	printf("Placeholder: Capture()\n");
 8001920:	4b03      	ldr	r3, [pc, #12]	@ (8001930 <placeholder_set_idle+0x14>)
 8001922:	0018      	movs	r0, r3
 8001924:	f002 fb08 	bl	8003f38 <puts>
}
 8001928:	46c0      	nop			@ (mov r8, r8)
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	46c0      	nop			@ (mov r8, r8)
 8001930:	080046ec 	.word	0x080046ec

08001934 <System_Loop>:

void System_Loop(void) {
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b083      	sub	sp, #12
 8001938:	af00      	add	r7, sp, #0
    const char *msg = "ping";
 800193a:	4b20      	ldr	r3, [pc, #128]	@ (80019bc <System_Loop+0x88>)
 800193c:	607b      	str	r3, [r7, #4]
    Write_SOCK_Data_Buffer(0, (uint8_t *)msg, strlen(msg));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	0018      	movs	r0, r3
 8001942:	f7fe fbeb 	bl	800011c <strlen>
 8001946:	0003      	movs	r3, r0
 8001948:	b29a      	uxth	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	0019      	movs	r1, r3
 800194e:	2000      	movs	r0, #0
 8001950:	f7ff f88c 	bl	8000a6c <Write_SOCK_Data_Buffer>

    HAL_Delay(1000);
 8001954:	23fa      	movs	r3, #250	@ 0xfa
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	0018      	movs	r0, r3
 800195a:	f000 f8d7 	bl	8001b0c <HAL_Delay>

    if (Read_W5500_SOCK_Byte(0, Sn_IR) & IR_RECV) {
 800195e:	2102      	movs	r1, #2
 8001960:	2000      	movs	r0, #0
 8001962:	f7fe ff06 	bl	8000772 <Read_W5500_SOCK_Byte>
 8001966:	0003      	movs	r3, r0
 8001968:	001a      	movs	r2, r3
 800196a:	2304      	movs	r3, #4
 800196c:	4013      	ands	r3, r2
 800196e:	d020      	beq.n	80019b2 <System_Loop+0x7e>
        Write_W5500_SOCK_Byte(0, Sn_IR, IR_RECV);
 8001970:	2204      	movs	r2, #4
 8001972:	2102      	movs	r1, #2
 8001974:	2000      	movs	r0, #0
 8001976:	f7fe fe16 	bl	80005a6 <Write_W5500_SOCK_Byte>
        uint16_t size = Read_SOCK_Data_Buffer(0, Rx_Buffer);
 800197a:	1cbc      	adds	r4, r7, #2
 800197c:	4b10      	ldr	r3, [pc, #64]	@ (80019c0 <System_Loop+0x8c>)
 800197e:	0019      	movs	r1, r3
 8001980:	2000      	movs	r0, #0
 8001982:	f7fe ff75 	bl	8000870 <Read_SOCK_Data_Buffer>
 8001986:	0003      	movs	r3, r0
 8001988:	8023      	strh	r3, [r4, #0]
        Rx_Buffer[size] = '\0';
 800198a:	1cbb      	adds	r3, r7, #2
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	4a0c      	ldr	r2, [pc, #48]	@ (80019c0 <System_Loop+0x8c>)
 8001990:	2100      	movs	r1, #0
 8001992:	54d1      	strb	r1, [r2, r3]

        if (strcmp((char *)Rx_Buffer, "pong") == 0) {
 8001994:	4a0b      	ldr	r2, [pc, #44]	@ (80019c4 <System_Loop+0x90>)
 8001996:	4b0a      	ldr	r3, [pc, #40]	@ (80019c0 <System_Loop+0x8c>)
 8001998:	0011      	movs	r1, r2
 800199a:	0018      	movs	r0, r3
 800199c:	f7fe fbb4 	bl	8000108 <strcmp>
 80019a0:	1e03      	subs	r3, r0, #0
 80019a2:	d106      	bne.n	80019b2 <System_Loop+0x7e>
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80019a4:	2380      	movs	r3, #128	@ 0x80
 80019a6:	019b      	lsls	r3, r3, #6
 80019a8:	4a07      	ldr	r2, [pc, #28]	@ (80019c8 <System_Loop+0x94>)
 80019aa:	0019      	movs	r1, r3
 80019ac:	0010      	movs	r0, r2
 80019ae:	f000 fd71 	bl	8002494 <HAL_GPIO_TogglePin>
        }
    }
}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b003      	add	sp, #12
 80019b8:	bd90      	pop	{r4, r7, pc}
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	08004704 	.word	0x08004704
 80019c0:	200000a4 	.word	0x200000a4
 80019c4:	0800470c 	.word	0x0800470c
 80019c8:	50000800 	.word	0x50000800

080019cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d0:	46c0      	nop			@ (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
	...

080019d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80019d8:	480d      	ldr	r0, [pc, #52]	@ (8001a10 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80019da:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019dc:	f7ff fff6 	bl	80019cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019e0:	480c      	ldr	r0, [pc, #48]	@ (8001a14 <LoopForever+0x6>)
  ldr r1, =_edata
 80019e2:	490d      	ldr	r1, [pc, #52]	@ (8001a18 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019e4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a1c <LoopForever+0xe>)
  movs r3, #0
 80019e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019e8:	e002      	b.n	80019f0 <LoopCopyDataInit>

080019ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ee:	3304      	adds	r3, #4

080019f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f4:	d3f9      	bcc.n	80019ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a20 <LoopForever+0x12>)
  ldr r4, =_ebss
 80019f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001a24 <LoopForever+0x16>)
  movs r3, #0
 80019fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019fc:	e001      	b.n	8001a02 <LoopFillZerobss>

080019fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a00:	3204      	adds	r2, #4

08001a02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a04:	d3fb      	bcc.n	80019fe <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8001a06:	f002 fbe9 	bl	80041dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a0a:	f7ff fbf7 	bl	80011fc <main>

08001a0e <LoopForever>:

LoopForever:
    b LoopForever
 8001a0e:	e7fe      	b.n	8001a0e <LoopForever>
   ldr   r0, =_estack
 8001a10:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8001a14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a18:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001a1c:	08004738 	.word	0x08004738
  ldr r2, =_sbss
 8001a20:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001a24:	20000b00 	.word	0x20000b00

08001a28 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a28:	e7fe      	b.n	8001a28 <ADC1_COMP_IRQHandler>
	...

08001a2c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a32:	1dfb      	adds	r3, r7, #7
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001a38:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <HAL_Init+0x3c>)
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a68 <HAL_Init+0x3c>)
 8001a3e:	2140      	movs	r1, #64	@ 0x40
 8001a40:	430a      	orrs	r2, r1
 8001a42:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a44:	2003      	movs	r0, #3
 8001a46:	f000 f811 	bl	8001a6c <HAL_InitTick>
 8001a4a:	1e03      	subs	r3, r0, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001a4e:	1dfb      	adds	r3, r7, #7
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
 8001a54:	e001      	b.n	8001a5a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a56:	f7ff fddd 	bl	8001614 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a5a:	1dfb      	adds	r3, r7, #7
 8001a5c:	781b      	ldrb	r3, [r3, #0]
}
 8001a5e:	0018      	movs	r0, r3
 8001a60:	46bd      	mov	sp, r7
 8001a62:	b002      	add	sp, #8
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	40022000 	.word	0x40022000

08001a6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a6c:	b590      	push	{r4, r7, lr}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a74:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <HAL_InitTick+0x5c>)
 8001a76:	681c      	ldr	r4, [r3, #0]
 8001a78:	4b14      	ldr	r3, [pc, #80]	@ (8001acc <HAL_InitTick+0x60>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	0019      	movs	r1, r3
 8001a7e:	23fa      	movs	r3, #250	@ 0xfa
 8001a80:	0098      	lsls	r0, r3, #2
 8001a82:	f7fe fb53 	bl	800012c <__udivsi3>
 8001a86:	0003      	movs	r3, r0
 8001a88:	0019      	movs	r1, r3
 8001a8a:	0020      	movs	r0, r4
 8001a8c:	f7fe fb4e 	bl	800012c <__udivsi3>
 8001a90:	0003      	movs	r3, r0
 8001a92:	0018      	movs	r0, r3
 8001a94:	f000 fb39 	bl	800210a <HAL_SYSTICK_Config>
 8001a98:	1e03      	subs	r3, r0, #0
 8001a9a:	d001      	beq.n	8001aa0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e00f      	b.n	8001ac0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d80b      	bhi.n	8001abe <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	425b      	negs	r3, r3
 8001aac:	2200      	movs	r2, #0
 8001aae:	0018      	movs	r0, r3
 8001ab0:	f000 fb16 	bl	80020e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	@ (8001ad0 <HAL_InitTick+0x64>)
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aba:	2300      	movs	r3, #0
 8001abc:	e000      	b.n	8001ac0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
}
 8001ac0:	0018      	movs	r0, r3
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b003      	add	sp, #12
 8001ac6:	bd90      	pop	{r4, r7, pc}
 8001ac8:	20000004 	.word	0x20000004
 8001acc:	2000000c 	.word	0x2000000c
 8001ad0:	20000008 	.word	0x20000008

08001ad4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ad8:	4b05      	ldr	r3, [pc, #20]	@ (8001af0 <HAL_IncTick+0x1c>)
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	001a      	movs	r2, r3
 8001ade:	4b05      	ldr	r3, [pc, #20]	@ (8001af4 <HAL_IncTick+0x20>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	18d2      	adds	r2, r2, r3
 8001ae4:	4b03      	ldr	r3, [pc, #12]	@ (8001af4 <HAL_IncTick+0x20>)
 8001ae6:	601a      	str	r2, [r3, #0]
}
 8001ae8:	46c0      	nop			@ (mov r8, r8)
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	46c0      	nop			@ (mov r8, r8)
 8001af0:	2000000c 	.word	0x2000000c
 8001af4:	200009b0 	.word	0x200009b0

08001af8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  return uwTick;
 8001afc:	4b02      	ldr	r3, [pc, #8]	@ (8001b08 <HAL_GetTick+0x10>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	0018      	movs	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	46c0      	nop			@ (mov r8, r8)
 8001b08:	200009b0 	.word	0x200009b0

08001b0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b084      	sub	sp, #16
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b14:	f7ff fff0 	bl	8001af8 <HAL_GetTick>
 8001b18:	0003      	movs	r3, r0
 8001b1a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3301      	adds	r3, #1
 8001b24:	d005      	beq.n	8001b32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b26:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <HAL_Delay+0x44>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	001a      	movs	r2, r3
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	189b      	adds	r3, r3, r2
 8001b30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b32:	46c0      	nop			@ (mov r8, r8)
 8001b34:	f7ff ffe0 	bl	8001af8 <HAL_GetTick>
 8001b38:	0002      	movs	r2, r0
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d8f7      	bhi.n	8001b34 <HAL_Delay+0x28>
  {
  }
}
 8001b44:	46c0      	nop			@ (mov r8, r8)
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b004      	add	sp, #16
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	46c0      	nop			@ (mov r8, r8)
 8001b50:	2000000c 	.word	0x2000000c

08001b54 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b082      	sub	sp, #8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d101      	bne.n	8001b66 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e159      	b.n	8001e1a <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d10a      	bne.n	8001b84 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2250      	movs	r2, #80	@ 0x50
 8001b78:	2100      	movs	r1, #0
 8001b7a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f7ff fd5c 	bl	800163c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b88:	2210      	movs	r2, #16
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	2b10      	cmp	r3, #16
 8001b8e:	d005      	beq.n	8001b9c <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2204      	movs	r2, #4
 8001b98:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001b9a:	d00b      	beq.n	8001bb4 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba0:	2210      	movs	r2, #16
 8001ba2:	431a      	orrs	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2250      	movs	r2, #80	@ 0x50
 8001bac:	2100      	movs	r1, #0
 8001bae:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	e132      	b.n	8001e1a <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb8:	4a9a      	ldr	r2, [pc, #616]	@ (8001e24 <HAL_ADC_Init+0x2d0>)
 8001bba:	4013      	ands	r3, r2
 8001bbc:	2202      	movs	r2, #2
 8001bbe:	431a      	orrs	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	2203      	movs	r2, #3
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d108      	bne.n	8001be4 <HAL_ADC_Init+0x90>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2201      	movs	r2, #1
 8001bda:	4013      	ands	r3, r2
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d101      	bne.n	8001be4 <HAL_ADC_Init+0x90>
 8001be0:	2301      	movs	r3, #1
 8001be2:	e000      	b.n	8001be6 <HAL_ADC_Init+0x92>
 8001be4:	2300      	movs	r3, #0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d149      	bne.n	8001c7e <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	23c0      	movs	r3, #192	@ 0xc0
 8001bf0:	061b      	lsls	r3, r3, #24
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d00b      	beq.n	8001c0e <HAL_ADC_Init+0xba>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	2380      	movs	r3, #128	@ 0x80
 8001bfc:	05db      	lsls	r3, r3, #23
 8001bfe:	429a      	cmp	r2, r3
 8001c00:	d005      	beq.n	8001c0e <HAL_ADC_Init+0xba>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	2380      	movs	r3, #128	@ 0x80
 8001c08:	061b      	lsls	r3, r3, #24
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d111      	bne.n	8001c32 <HAL_ADC_Init+0xde>
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	691a      	ldr	r2, [r3, #16]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	0092      	lsls	r2, r2, #2
 8001c1a:	0892      	lsrs	r2, r2, #2
 8001c1c:	611a      	str	r2, [r3, #16]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	6919      	ldr	r1, [r3, #16]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685a      	ldr	r2, [r3, #4]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	430a      	orrs	r2, r1
 8001c2e:	611a      	str	r2, [r3, #16]
 8001c30:	e014      	b.n	8001c5c <HAL_ADC_Init+0x108>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	691a      	ldr	r2, [r3, #16]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	0092      	lsls	r2, r2, #2
 8001c3e:	0892      	lsrs	r2, r2, #2
 8001c40:	611a      	str	r2, [r3, #16]
 8001c42:	4b79      	ldr	r3, [pc, #484]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c44:	681a      	ldr	r2, [r3, #0]
 8001c46:	4b78      	ldr	r3, [pc, #480]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c48:	4978      	ldr	r1, [pc, #480]	@ (8001e2c <HAL_ADC_Init+0x2d8>)
 8001c4a:	400a      	ands	r2, r1
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	4b76      	ldr	r3, [pc, #472]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c50:	6819      	ldr	r1, [r3, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	4b74      	ldr	r3, [pc, #464]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	68da      	ldr	r2, [r3, #12]
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2118      	movs	r1, #24
 8001c68:	438a      	bics	r2, r1
 8001c6a:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68d9      	ldr	r1, [r3, #12]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689a      	ldr	r2, [r3, #8]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	430a      	orrs	r2, r1
 8001c7c:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001c7e:	4b6a      	ldr	r3, [pc, #424]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	4b69      	ldr	r3, [pc, #420]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c84:	496a      	ldr	r1, [pc, #424]	@ (8001e30 <HAL_ADC_Init+0x2dc>)
 8001c86:	400a      	ands	r2, r1
 8001c88:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8001c8a:	4b67      	ldr	r3, [pc, #412]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c8c:	6819      	ldr	r1, [r3, #0]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c92:	065a      	lsls	r2, r3, #25
 8001c94:	4b64      	ldr	r3, [pc, #400]	@ (8001e28 <HAL_ADC_Init+0x2d4>)
 8001c96:	430a      	orrs	r2, r1
 8001c98:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	689a      	ldr	r2, [r3, #8]
 8001ca0:	2380      	movs	r3, #128	@ 0x80
 8001ca2:	055b      	lsls	r3, r3, #21
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	d108      	bne.n	8001cba <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689a      	ldr	r2, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2180      	movs	r1, #128	@ 0x80
 8001cb4:	0549      	lsls	r1, r1, #21
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	68da      	ldr	r2, [r3, #12]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	495b      	ldr	r1, [pc, #364]	@ (8001e34 <HAL_ADC_Init+0x2e0>)
 8001cc6:	400a      	ands	r2, r1
 8001cc8:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68d9      	ldr	r1, [r3, #12]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	2b02      	cmp	r3, #2
 8001cda:	d101      	bne.n	8001ce0 <HAL_ADC_Init+0x18c>
 8001cdc:	2304      	movs	r3, #4
 8001cde:	e000      	b.n	8001ce2 <HAL_ADC_Init+0x18e>
 8001ce0:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001ce2:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2020      	movs	r0, #32
 8001ce8:	5c1b      	ldrb	r3, [r3, r0]
 8001cea:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001cec:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	202c      	movs	r0, #44	@ 0x2c
 8001cf2:	5c1b      	ldrb	r3, [r3, r0]
 8001cf4:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001cf6:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001cfc:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001d04:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001d0c:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	430a      	orrs	r2, r1
 8001d14:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001d1a:	23c2      	movs	r3, #194	@ 0xc2
 8001d1c:	33ff      	adds	r3, #255	@ 0xff
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d00b      	beq.n	8001d3a <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	68d9      	ldr	r1, [r3, #12]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001d30:	431a      	orrs	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2221      	movs	r2, #33	@ 0x21
 8001d3e:	5c9b      	ldrb	r3, [r3, r2]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d11a      	bne.n	8001d7a <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2220      	movs	r2, #32
 8001d48:	5c9b      	ldrb	r3, [r3, r2]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d109      	bne.n	8001d62 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	68da      	ldr	r2, [r3, #12]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	2180      	movs	r1, #128	@ 0x80
 8001d5a:	0249      	lsls	r1, r1, #9
 8001d5c:	430a      	orrs	r2, r1
 8001d5e:	60da      	str	r2, [r3, #12]
 8001d60:	e00b      	b.n	8001d7a <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d66:	2220      	movs	r2, #32
 8001d68:	431a      	orrs	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d72:	2201      	movs	r2, #1
 8001d74:	431a      	orrs	r2, r3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d11f      	bne.n	8001dc2 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	691a      	ldr	r2, [r3, #16]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	492a      	ldr	r1, [pc, #168]	@ (8001e38 <HAL_ADC_Init+0x2e4>)
 8001d8e:	400a      	ands	r2, r1
 8001d90:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6919      	ldr	r1, [r3, #16]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001da0:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8001da6:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	430a      	orrs	r2, r1
 8001dae:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	691a      	ldr	r2, [r3, #16]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2101      	movs	r1, #1
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	611a      	str	r2, [r3, #16]
 8001dc0:	e00e      	b.n	8001de0 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	691b      	ldr	r3, [r3, #16]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	4013      	ands	r3, r2
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d107      	bne.n	8001de0 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2101      	movs	r1, #1
 8001ddc:	438a      	bics	r2, r1
 8001dde:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	695a      	ldr	r2, [r3, #20]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2107      	movs	r1, #7
 8001dec:	438a      	bics	r2, r1
 8001dee:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	6959      	ldr	r1, [r3, #20]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e0c:	2203      	movs	r2, #3
 8001e0e:	4393      	bics	r3, r2
 8001e10:	2201      	movs	r2, #1
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	b002      	add	sp, #8
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	46c0      	nop			@ (mov r8, r8)
 8001e24:	fffffefd 	.word	0xfffffefd
 8001e28:	40012708 	.word	0x40012708
 8001e2c:	ffc3ffff 	.word	0xffc3ffff
 8001e30:	fdffffff 	.word	0xfdffffff
 8001e34:	fffe0219 	.word	0xfffe0219
 8001e38:	fffffc03 	.word	0xfffffc03

08001e3c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2250      	movs	r2, #80	@ 0x50
 8001e4a:	5c9b      	ldrb	r3, [r3, r2]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d101      	bne.n	8001e54 <HAL_ADC_ConfigChannel+0x18>
 8001e50:	2302      	movs	r3, #2
 8001e52:	e085      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x124>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2250      	movs	r2, #80	@ 0x50
 8001e58:	2101      	movs	r1, #1
 8001e5a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2204      	movs	r2, #4
 8001e64:	4013      	ands	r3, r2
 8001e66:	d00b      	beq.n	8001e80 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e6c:	2220      	movs	r2, #32
 8001e6e:	431a      	orrs	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2250      	movs	r2, #80	@ 0x50
 8001e78:	2100      	movs	r1, #0
 8001e7a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e06f      	b.n	8001f60 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	4a38      	ldr	r2, [pc, #224]	@ (8001f68 <HAL_ADC_ConfigChannel+0x12c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d035      	beq.n	8001ef6 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	035b      	lsls	r3, r3, #13
 8001e96:	0b5a      	lsrs	r2, r3, #13
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	2380      	movs	r3, #128	@ 0x80
 8001ea6:	02db      	lsls	r3, r3, #11
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d009      	beq.n	8001ec0 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 8001eac:	4b2f      	ldr	r3, [pc, #188]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b2e      	ldr	r3, [pc, #184]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001eb2:	2180      	movs	r1, #128	@ 0x80
 8001eb4:	0409      	lsls	r1, r1, #16
 8001eb6:	430a      	orrs	r2, r1
 8001eb8:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 8001eba:	200a      	movs	r0, #10
 8001ebc:	f000 f85e 	bl	8001f7c <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	2380      	movs	r3, #128	@ 0x80
 8001ec6:	029b      	lsls	r3, r3, #10
 8001ec8:	4013      	ands	r3, r2
 8001eca:	d006      	beq.n	8001eda <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8001ecc:	4b27      	ldr	r3, [pc, #156]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	4b26      	ldr	r3, [pc, #152]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001ed2:	2180      	movs	r1, #128	@ 0x80
 8001ed4:	03c9      	lsls	r1, r1, #15
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	2380      	movs	r3, #128	@ 0x80
 8001ee0:	025b      	lsls	r3, r3, #9
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	d037      	beq.n	8001f56 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8001ee6:	4b21      	ldr	r3, [pc, #132]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4b20      	ldr	r3, [pc, #128]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001eec:	2180      	movs	r1, #128	@ 0x80
 8001eee:	0449      	lsls	r1, r1, #17
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e02f      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	035b      	lsls	r3, r3, #13
 8001f02:	0b5b      	lsrs	r3, r3, #13
 8001f04:	43d9      	mvns	r1, r3
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	400a      	ands	r2, r1
 8001f0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	2380      	movs	r3, #128	@ 0x80
 8001f14:	02db      	lsls	r3, r3, #11
 8001f16:	4013      	ands	r3, r2
 8001f18:	d005      	beq.n	8001f26 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001f1a:	4b14      	ldr	r3, [pc, #80]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4b13      	ldr	r3, [pc, #76]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f20:	4913      	ldr	r1, [pc, #76]	@ (8001f70 <HAL_ADC_ConfigChannel+0x134>)
 8001f22:	400a      	ands	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	681a      	ldr	r2, [r3, #0]
 8001f2a:	2380      	movs	r3, #128	@ 0x80
 8001f2c:	029b      	lsls	r3, r3, #10
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d005      	beq.n	8001f3e <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001f32:	4b0e      	ldr	r3, [pc, #56]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	4b0d      	ldr	r3, [pc, #52]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f38:	490e      	ldr	r1, [pc, #56]	@ (8001f74 <HAL_ADC_ConfigChannel+0x138>)
 8001f3a:	400a      	ands	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	2380      	movs	r3, #128	@ 0x80
 8001f44:	025b      	lsls	r3, r3, #9
 8001f46:	4013      	ands	r3, r2
 8001f48:	d005      	beq.n	8001f56 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 8001f4a:	4b08      	ldr	r3, [pc, #32]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <HAL_ADC_ConfigChannel+0x130>)
 8001f50:	4909      	ldr	r1, [pc, #36]	@ (8001f78 <HAL_ADC_ConfigChannel+0x13c>)
 8001f52:	400a      	ands	r2, r1
 8001f54:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2250      	movs	r2, #80	@ 0x50
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001f5e:	2300      	movs	r3, #0
}
 8001f60:	0018      	movs	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b002      	add	sp, #8
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	00001001 	.word	0x00001001
 8001f6c:	40012708 	.word	0x40012708
 8001f70:	ff7fffff 	.word	0xff7fffff
 8001f74:	ffbfffff 	.word	0xffbfffff
 8001f78:	feffffff 	.word	0xfeffffff

08001f7c <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b084      	sub	sp, #16
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001f84:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <ADC_DelayMicroSecond+0x38>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	490b      	ldr	r1, [pc, #44]	@ (8001fb8 <ADC_DelayMicroSecond+0x3c>)
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f7fe f8ce 	bl	800012c <__udivsi3>
 8001f90:	0003      	movs	r3, r0
 8001f92:	001a      	movs	r2, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4353      	muls	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 8001f9a:	e002      	b.n	8001fa2 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d1f9      	bne.n	8001f9c <ADC_DelayMicroSecond+0x20>
  }
}
 8001fa8:	46c0      	nop			@ (mov r8, r8)
 8001faa:	46c0      	nop			@ (mov r8, r8)
 8001fac:	46bd      	mov	sp, r7
 8001fae:	b004      	add	sp, #16
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	46c0      	nop			@ (mov r8, r8)
 8001fb4:	20000004 	.word	0x20000004
 8001fb8:	000f4240 	.word	0x000f4240

08001fbc <__NVIC_SetPriority>:
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	0002      	movs	r2, r0
 8001fc4:	6039      	str	r1, [r7, #0]
 8001fc6:	1dfb      	adds	r3, r7, #7
 8001fc8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001fca:	1dfb      	adds	r3, r7, #7
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fd0:	d828      	bhi.n	8002024 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8002090 <__NVIC_SetPriority+0xd4>)
 8001fd4:	1dfb      	adds	r3, r7, #7
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b25b      	sxtb	r3, r3
 8001fda:	089b      	lsrs	r3, r3, #2
 8001fdc:	33c0      	adds	r3, #192	@ 0xc0
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	589b      	ldr	r3, [r3, r2]
 8001fe2:	1dfa      	adds	r2, r7, #7
 8001fe4:	7812      	ldrb	r2, [r2, #0]
 8001fe6:	0011      	movs	r1, r2
 8001fe8:	2203      	movs	r2, #3
 8001fea:	400a      	ands	r2, r1
 8001fec:	00d2      	lsls	r2, r2, #3
 8001fee:	21ff      	movs	r1, #255	@ 0xff
 8001ff0:	4091      	lsls	r1, r2
 8001ff2:	000a      	movs	r2, r1
 8001ff4:	43d2      	mvns	r2, r2
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	019b      	lsls	r3, r3, #6
 8001ffe:	22ff      	movs	r2, #255	@ 0xff
 8002000:	401a      	ands	r2, r3
 8002002:	1dfb      	adds	r3, r7, #7
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	0018      	movs	r0, r3
 8002008:	2303      	movs	r3, #3
 800200a:	4003      	ands	r3, r0
 800200c:	00db      	lsls	r3, r3, #3
 800200e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002010:	481f      	ldr	r0, [pc, #124]	@ (8002090 <__NVIC_SetPriority+0xd4>)
 8002012:	1dfb      	adds	r3, r7, #7
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	b25b      	sxtb	r3, r3
 8002018:	089b      	lsrs	r3, r3, #2
 800201a:	430a      	orrs	r2, r1
 800201c:	33c0      	adds	r3, #192	@ 0xc0
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	501a      	str	r2, [r3, r0]
}
 8002022:	e031      	b.n	8002088 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002024:	4a1b      	ldr	r2, [pc, #108]	@ (8002094 <__NVIC_SetPriority+0xd8>)
 8002026:	1dfb      	adds	r3, r7, #7
 8002028:	781b      	ldrb	r3, [r3, #0]
 800202a:	0019      	movs	r1, r3
 800202c:	230f      	movs	r3, #15
 800202e:	400b      	ands	r3, r1
 8002030:	3b08      	subs	r3, #8
 8002032:	089b      	lsrs	r3, r3, #2
 8002034:	3306      	adds	r3, #6
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	18d3      	adds	r3, r2, r3
 800203a:	3304      	adds	r3, #4
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	1dfa      	adds	r2, r7, #7
 8002040:	7812      	ldrb	r2, [r2, #0]
 8002042:	0011      	movs	r1, r2
 8002044:	2203      	movs	r2, #3
 8002046:	400a      	ands	r2, r1
 8002048:	00d2      	lsls	r2, r2, #3
 800204a:	21ff      	movs	r1, #255	@ 0xff
 800204c:	4091      	lsls	r1, r2
 800204e:	000a      	movs	r2, r1
 8002050:	43d2      	mvns	r2, r2
 8002052:	401a      	ands	r2, r3
 8002054:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	019b      	lsls	r3, r3, #6
 800205a:	22ff      	movs	r2, #255	@ 0xff
 800205c:	401a      	ands	r2, r3
 800205e:	1dfb      	adds	r3, r7, #7
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	0018      	movs	r0, r3
 8002064:	2303      	movs	r3, #3
 8002066:	4003      	ands	r3, r0
 8002068:	00db      	lsls	r3, r3, #3
 800206a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800206c:	4809      	ldr	r0, [pc, #36]	@ (8002094 <__NVIC_SetPriority+0xd8>)
 800206e:	1dfb      	adds	r3, r7, #7
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	001c      	movs	r4, r3
 8002074:	230f      	movs	r3, #15
 8002076:	4023      	ands	r3, r4
 8002078:	3b08      	subs	r3, #8
 800207a:	089b      	lsrs	r3, r3, #2
 800207c:	430a      	orrs	r2, r1
 800207e:	3306      	adds	r3, #6
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	18c3      	adds	r3, r0, r3
 8002084:	3304      	adds	r3, #4
 8002086:	601a      	str	r2, [r3, #0]
}
 8002088:	46c0      	nop			@ (mov r8, r8)
 800208a:	46bd      	mov	sp, r7
 800208c:	b003      	add	sp, #12
 800208e:	bd90      	pop	{r4, r7, pc}
 8002090:	e000e100 	.word	0xe000e100
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <SysTick_Config>:
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	1e5a      	subs	r2, r3, #1
 80020a4:	2380      	movs	r3, #128	@ 0x80
 80020a6:	045b      	lsls	r3, r3, #17
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d301      	bcc.n	80020b0 <SysTick_Config+0x18>
    return (1UL);                                                   /* Reload value impossible */
 80020ac:	2301      	movs	r3, #1
 80020ae:	e010      	b.n	80020d2 <SysTick_Config+0x3a>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020b0:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <SysTick_Config+0x44>)
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	3a01      	subs	r2, #1
 80020b6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020b8:	2301      	movs	r3, #1
 80020ba:	425b      	negs	r3, r3
 80020bc:	2103      	movs	r1, #3
 80020be:	0018      	movs	r0, r3
 80020c0:	f7ff ff7c 	bl	8001fbc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020c4:	4b05      	ldr	r3, [pc, #20]	@ (80020dc <SysTick_Config+0x44>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ca:	4b04      	ldr	r3, [pc, #16]	@ (80020dc <SysTick_Config+0x44>)
 80020cc:	2207      	movs	r2, #7
 80020ce:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	0018      	movs	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	b002      	add	sp, #8
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	e000e010 	.word	0xe000e010

080020e0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
 80020ea:	210f      	movs	r1, #15
 80020ec:	187b      	adds	r3, r7, r1
 80020ee:	1c02      	adds	r2, r0, #0
 80020f0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	187b      	adds	r3, r7, r1
 80020f6:	781b      	ldrb	r3, [r3, #0]
 80020f8:	b25b      	sxtb	r3, r3
 80020fa:	0011      	movs	r1, r2
 80020fc:	0018      	movs	r0, r3
 80020fe:	f7ff ff5d 	bl	8001fbc <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8002102:	46c0      	nop			@ (mov r8, r8)
 8002104:	46bd      	mov	sp, r7
 8002106:	b004      	add	sp, #16
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	0018      	movs	r0, r3
 8002116:	f7ff ffbf 	bl	8002098 <SysTick_Config>
 800211a:	0003      	movs	r3, r0
}
 800211c:	0018      	movs	r0, r3
 800211e:	46bd      	mov	sp, r7
 8002120:	b002      	add	sp, #8
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800212e:	2300      	movs	r3, #0
 8002130:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002136:	2300      	movs	r3, #0
 8002138:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800213a:	e155      	b.n	80023e8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2101      	movs	r1, #1
 8002142:	697a      	ldr	r2, [r7, #20]
 8002144:	4091      	lsls	r1, r2
 8002146:	000a      	movs	r2, r1
 8002148:	4013      	ands	r3, r2
 800214a:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d100      	bne.n	8002154 <HAL_GPIO_Init+0x30>
 8002152:	e146      	b.n	80023e2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	2203      	movs	r2, #3
 800215a:	4013      	ands	r3, r2
 800215c:	2b01      	cmp	r3, #1
 800215e:	d005      	beq.n	800216c <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	2203      	movs	r2, #3
 8002166:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002168:	2b02      	cmp	r3, #2
 800216a:	d130      	bne.n	80021ce <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	005b      	lsls	r3, r3, #1
 8002176:	2203      	movs	r2, #3
 8002178:	409a      	lsls	r2, r3
 800217a:	0013      	movs	r3, r2
 800217c:	43da      	mvns	r2, r3
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	4013      	ands	r3, r2
 8002182:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	68da      	ldr	r2, [r3, #12]
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	409a      	lsls	r2, r3
 800218e:	0013      	movs	r3, r2
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	4313      	orrs	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	693a      	ldr	r2, [r7, #16]
 800219a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021a2:	2201      	movs	r2, #1
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	409a      	lsls	r2, r3
 80021a8:	0013      	movs	r3, r2
 80021aa:	43da      	mvns	r2, r3
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	091b      	lsrs	r3, r3, #4
 80021b8:	2201      	movs	r2, #1
 80021ba:	401a      	ands	r2, r3
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	409a      	lsls	r2, r3
 80021c0:	0013      	movs	r3, r2
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	693a      	ldr	r2, [r7, #16]
 80021cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	2203      	movs	r2, #3
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b03      	cmp	r3, #3
 80021d8:	d017      	beq.n	800220a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	2203      	movs	r2, #3
 80021e6:	409a      	lsls	r2, r3
 80021e8:	0013      	movs	r3, r2
 80021ea:	43da      	mvns	r2, r3
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4013      	ands	r3, r2
 80021f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	005b      	lsls	r3, r3, #1
 80021fa:	409a      	lsls	r2, r3
 80021fc:	0013      	movs	r3, r2
 80021fe:	693a      	ldr	r2, [r7, #16]
 8002200:	4313      	orrs	r3, r2
 8002202:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	2203      	movs	r2, #3
 8002210:	4013      	ands	r3, r2
 8002212:	2b02      	cmp	r3, #2
 8002214:	d123      	bne.n	800225e <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	08da      	lsrs	r2, r3, #3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3208      	adds	r2, #8
 800221e:	0092      	lsls	r2, r2, #2
 8002220:	58d3      	ldr	r3, [r2, r3]
 8002222:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2207      	movs	r2, #7
 8002228:	4013      	ands	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	220f      	movs	r2, #15
 800222e:	409a      	lsls	r2, r3
 8002230:	0013      	movs	r3, r2
 8002232:	43da      	mvns	r2, r3
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	4013      	ands	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	691a      	ldr	r2, [r3, #16]
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	2107      	movs	r1, #7
 8002242:	400b      	ands	r3, r1
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	409a      	lsls	r2, r3
 8002248:	0013      	movs	r3, r2
 800224a:	693a      	ldr	r2, [r7, #16]
 800224c:	4313      	orrs	r3, r2
 800224e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	08da      	lsrs	r2, r3, #3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3208      	adds	r2, #8
 8002258:	0092      	lsls	r2, r2, #2
 800225a:	6939      	ldr	r1, [r7, #16]
 800225c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	2203      	movs	r2, #3
 800226a:	409a      	lsls	r2, r3
 800226c:	0013      	movs	r3, r2
 800226e:	43da      	mvns	r2, r3
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	4013      	ands	r3, r2
 8002274:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2203      	movs	r2, #3
 800227c:	401a      	ands	r2, r3
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	409a      	lsls	r2, r3
 8002284:	0013      	movs	r3, r2
 8002286:	693a      	ldr	r2, [r7, #16]
 8002288:	4313      	orrs	r3, r2
 800228a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	23c0      	movs	r3, #192	@ 0xc0
 8002298:	029b      	lsls	r3, r3, #10
 800229a:	4013      	ands	r3, r2
 800229c:	d100      	bne.n	80022a0 <HAL_GPIO_Init+0x17c>
 800229e:	e0a0      	b.n	80023e2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022a0:	4b57      	ldr	r3, [pc, #348]	@ (8002400 <HAL_GPIO_Init+0x2dc>)
 80022a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022a4:	4b56      	ldr	r3, [pc, #344]	@ (8002400 <HAL_GPIO_Init+0x2dc>)
 80022a6:	2101      	movs	r1, #1
 80022a8:	430a      	orrs	r2, r1
 80022aa:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80022ac:	4a55      	ldr	r2, [pc, #340]	@ (8002404 <HAL_GPIO_Init+0x2e0>)
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	089b      	lsrs	r3, r3, #2
 80022b2:	3302      	adds	r3, #2
 80022b4:	009b      	lsls	r3, r3, #2
 80022b6:	589b      	ldr	r3, [r3, r2]
 80022b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	2203      	movs	r2, #3
 80022be:	4013      	ands	r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	220f      	movs	r2, #15
 80022c4:	409a      	lsls	r2, r3
 80022c6:	0013      	movs	r3, r2
 80022c8:	43da      	mvns	r2, r3
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	23a0      	movs	r3, #160	@ 0xa0
 80022d4:	05db      	lsls	r3, r3, #23
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d01f      	beq.n	800231a <HAL_GPIO_Init+0x1f6>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002408 <HAL_GPIO_Init+0x2e4>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d019      	beq.n	8002316 <HAL_GPIO_Init+0x1f2>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a49      	ldr	r2, [pc, #292]	@ (800240c <HAL_GPIO_Init+0x2e8>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d013      	beq.n	8002312 <HAL_GPIO_Init+0x1ee>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a48      	ldr	r2, [pc, #288]	@ (8002410 <HAL_GPIO_Init+0x2ec>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d00d      	beq.n	800230e <HAL_GPIO_Init+0x1ea>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a47      	ldr	r2, [pc, #284]	@ (8002414 <HAL_GPIO_Init+0x2f0>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d007      	beq.n	800230a <HAL_GPIO_Init+0x1e6>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a46      	ldr	r2, [pc, #280]	@ (8002418 <HAL_GPIO_Init+0x2f4>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d101      	bne.n	8002306 <HAL_GPIO_Init+0x1e2>
 8002302:	2305      	movs	r3, #5
 8002304:	e00a      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 8002306:	2306      	movs	r3, #6
 8002308:	e008      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 800230a:	2304      	movs	r3, #4
 800230c:	e006      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 800230e:	2303      	movs	r3, #3
 8002310:	e004      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 8002312:	2302      	movs	r3, #2
 8002314:	e002      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <HAL_GPIO_Init+0x1f8>
 800231a:	2300      	movs	r3, #0
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	2103      	movs	r1, #3
 8002320:	400a      	ands	r2, r1
 8002322:	0092      	lsls	r2, r2, #2
 8002324:	4093      	lsls	r3, r2
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800232c:	4935      	ldr	r1, [pc, #212]	@ (8002404 <HAL_GPIO_Init+0x2e0>)
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	089b      	lsrs	r3, r3, #2
 8002332:	3302      	adds	r3, #2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800233a:	4b38      	ldr	r3, [pc, #224]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	43da      	mvns	r2, r3
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	4013      	ands	r3, r2
 8002348:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	685a      	ldr	r2, [r3, #4]
 800234e:	2380      	movs	r3, #128	@ 0x80
 8002350:	035b      	lsls	r3, r3, #13
 8002352:	4013      	ands	r3, r2
 8002354:	d003      	beq.n	800235e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8002356:	693a      	ldr	r2, [r7, #16]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	4313      	orrs	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800235e:	4b2f      	ldr	r3, [pc, #188]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 8002360:	693a      	ldr	r2, [r7, #16]
 8002362:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002364:	4b2d      	ldr	r3, [pc, #180]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	43da      	mvns	r2, r3
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	4013      	ands	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685a      	ldr	r2, [r3, #4]
 8002378:	2380      	movs	r3, #128	@ 0x80
 800237a:	039b      	lsls	r3, r3, #14
 800237c:	4013      	ands	r3, r2
 800237e:	d003      	beq.n	8002388 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	4313      	orrs	r3, r2
 8002386:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002388:	4b24      	ldr	r3, [pc, #144]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 800238e:	4b23      	ldr	r3, [pc, #140]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	43da      	mvns	r2, r3
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4013      	ands	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685a      	ldr	r2, [r3, #4]
 80023a2:	2380      	movs	r3, #128	@ 0x80
 80023a4:	029b      	lsls	r3, r3, #10
 80023a6:	4013      	ands	r3, r2
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	4313      	orrs	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80023b2:	4b1a      	ldr	r3, [pc, #104]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 80023b4:	693a      	ldr	r2, [r7, #16]
 80023b6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023b8:	4b18      	ldr	r3, [pc, #96]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	43da      	mvns	r2, r3
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4013      	ands	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685a      	ldr	r2, [r3, #4]
 80023cc:	2380      	movs	r3, #128	@ 0x80
 80023ce:	025b      	lsls	r3, r3, #9
 80023d0:	4013      	ands	r3, r2
 80023d2:	d003      	beq.n	80023dc <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	4313      	orrs	r3, r2
 80023da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80023dc:	4b0f      	ldr	r3, [pc, #60]	@ (800241c <HAL_GPIO_Init+0x2f8>)
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3301      	adds	r3, #1
 80023e6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	40da      	lsrs	r2, r3
 80023f0:	1e13      	subs	r3, r2, #0
 80023f2:	d000      	beq.n	80023f6 <HAL_GPIO_Init+0x2d2>
 80023f4:	e6a2      	b.n	800213c <HAL_GPIO_Init+0x18>
  }
}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	46c0      	nop			@ (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b006      	add	sp, #24
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	40021000 	.word	0x40021000
 8002404:	40010000 	.word	0x40010000
 8002408:	50000400 	.word	0x50000400
 800240c:	50000800 	.word	0x50000800
 8002410:	50000c00 	.word	0x50000c00
 8002414:	50001000 	.word	0x50001000
 8002418:	50001c00 	.word	0x50001c00
 800241c:	40010400 	.word	0x40010400

08002420 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
 8002428:	000a      	movs	r2, r1
 800242a:	1cbb      	adds	r3, r7, #2
 800242c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	1cba      	adds	r2, r7, #2
 8002434:	8812      	ldrh	r2, [r2, #0]
 8002436:	4013      	ands	r3, r2
 8002438:	d004      	beq.n	8002444 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800243a:	230f      	movs	r3, #15
 800243c:	18fb      	adds	r3, r7, r3
 800243e:	2201      	movs	r2, #1
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e003      	b.n	800244c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002444:	230f      	movs	r3, #15
 8002446:	18fb      	adds	r3, r7, r3
 8002448:	2200      	movs	r2, #0
 800244a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800244c:	230f      	movs	r3, #15
 800244e:	18fb      	adds	r3, r7, r3
 8002450:	781b      	ldrb	r3, [r3, #0]
}
 8002452:	0018      	movs	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	b004      	add	sp, #16
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	0008      	movs	r0, r1
 8002464:	0011      	movs	r1, r2
 8002466:	1cbb      	adds	r3, r7, #2
 8002468:	1c02      	adds	r2, r0, #0
 800246a:	801a      	strh	r2, [r3, #0]
 800246c:	1c7b      	adds	r3, r7, #1
 800246e:	1c0a      	adds	r2, r1, #0
 8002470:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002472:	1c7b      	adds	r3, r7, #1
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d004      	beq.n	8002484 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247a:	1cbb      	adds	r3, r7, #2
 800247c:	881a      	ldrh	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002482:	e003      	b.n	800248c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002484:	1cbb      	adds	r3, r7, #2
 8002486:	881a      	ldrh	r2, [r3, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800248c:	46c0      	nop			@ (mov r8, r8)
 800248e:	46bd      	mov	sp, r7
 8002490:	b002      	add	sp, #8
 8002492:	bd80      	pop	{r7, pc}

08002494 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	000a      	movs	r2, r1
 800249e:	1cbb      	adds	r3, r7, #2
 80024a0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024a8:	1cbb      	adds	r3, r7, #2
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	68fa      	ldr	r2, [r7, #12]
 80024ae:	4013      	ands	r3, r2
 80024b0:	041a      	lsls	r2, r3, #16
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	43db      	mvns	r3, r3
 80024b6:	1cb9      	adds	r1, r7, #2
 80024b8:	8809      	ldrh	r1, [r1, #0]
 80024ba:	400b      	ands	r3, r1
 80024bc:	431a      	orrs	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	619a      	str	r2, [r3, #24]
}
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	46bd      	mov	sp, r7
 80024c6:	b004      	add	sp, #16
 80024c8:	bd80      	pop	{r7, pc}
	...

080024cc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e03d      	b.n	800255a <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a20      	ldr	r2, [pc, #128]	@ (8002564 <HAL_IWDG_Init+0x98>)
 80024e4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002568 <HAL_IWDG_Init+0x9c>)
 80024ec:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	6852      	ldr	r2, [r2, #4]
 80024f6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	6892      	ldr	r2, [r2, #8]
 8002500:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002502:	f7ff faf9 	bl	8001af8 <HAL_GetTick>
 8002506:	0003      	movs	r3, r0
 8002508:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800250a:	e00e      	b.n	800252a <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800250c:	f7ff faf4 	bl	8001af8 <HAL_GetTick>
 8002510:	0002      	movs	r2, r0
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1ad3      	subs	r3, r2, r3
 8002516:	2b2a      	cmp	r3, #42	@ 0x2a
 8002518:	d907      	bls.n	800252a <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	2207      	movs	r2, #7
 8002522:	4013      	ands	r3, r2
 8002524:	d001      	beq.n	800252a <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8002526:	2303      	movs	r3, #3
 8002528:	e017      	b.n	800255a <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	68db      	ldr	r3, [r3, #12]
 8002530:	2207      	movs	r2, #7
 8002532:	4013      	ands	r3, r2
 8002534:	d1ea      	bne.n	800250c <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	429a      	cmp	r2, r3
 8002542:	d005      	beq.n	8002550 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	68d2      	ldr	r2, [r2, #12]
 800254c:	611a      	str	r2, [r3, #16]
 800254e:	e003      	b.n	8002558 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a05      	ldr	r2, [pc, #20]	@ (800256c <HAL_IWDG_Init+0xa0>)
 8002556:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	0018      	movs	r0, r3
 800255c:	46bd      	mov	sp, r7
 800255e:	b004      	add	sp, #16
 8002560:	bd80      	pop	{r7, pc}
 8002562:	46c0      	nop			@ (mov r8, r8)
 8002564:	0000cccc 	.word	0x0000cccc
 8002568:	00005555 	.word	0x00005555
 800256c:	0000aaaa 	.word	0x0000aaaa

08002570 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a03      	ldr	r2, [pc, #12]	@ (800258c <HAL_IWDG_Refresh+0x1c>)
 800257e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002580:	2300      	movs	r3, #0
}
 8002582:	0018      	movs	r0, r3
 8002584:	46bd      	mov	sp, r7
 8002586:	b002      	add	sp, #8
 8002588:	bd80      	pop	{r7, pc}
 800258a:	46c0      	nop			@ (mov r8, r8)
 800258c:	0000aaaa 	.word	0x0000aaaa

08002590 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002590:	b5b0      	push	{r4, r5, r7, lr}
 8002592:	b08a      	sub	sp, #40	@ 0x28
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d102      	bne.n	80025a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	f000 fbbf 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025a4:	4bc9      	ldr	r3, [pc, #804]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	220c      	movs	r2, #12
 80025aa:	4013      	ands	r3, r2
 80025ac:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025ae:	4bc7      	ldr	r3, [pc, #796]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025b0:	68da      	ldr	r2, [r3, #12]
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	025b      	lsls	r3, r3, #9
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2201      	movs	r2, #1
 80025c0:	4013      	ands	r3, r2
 80025c2:	d100      	bne.n	80025c6 <HAL_RCC_OscConfig+0x36>
 80025c4:	e07e      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d007      	beq.n	80025dc <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025cc:	69fb      	ldr	r3, [r7, #28]
 80025ce:	2b0c      	cmp	r3, #12
 80025d0:	d112      	bne.n	80025f8 <HAL_RCC_OscConfig+0x68>
 80025d2:	69ba      	ldr	r2, [r7, #24]
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	025b      	lsls	r3, r3, #9
 80025d8:	429a      	cmp	r2, r3
 80025da:	d10d      	bne.n	80025f8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025dc:	4bbb      	ldr	r3, [pc, #748]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	2380      	movs	r3, #128	@ 0x80
 80025e2:	029b      	lsls	r3, r3, #10
 80025e4:	4013      	ands	r3, r2
 80025e6:	d100      	bne.n	80025ea <HAL_RCC_OscConfig+0x5a>
 80025e8:	e06b      	b.n	80026c2 <HAL_RCC_OscConfig+0x132>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d167      	bne.n	80026c2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f000 fb95 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	685a      	ldr	r2, [r3, #4]
 80025fc:	2380      	movs	r3, #128	@ 0x80
 80025fe:	025b      	lsls	r3, r3, #9
 8002600:	429a      	cmp	r2, r3
 8002602:	d107      	bne.n	8002614 <HAL_RCC_OscConfig+0x84>
 8002604:	4bb1      	ldr	r3, [pc, #708]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	4bb0      	ldr	r3, [pc, #704]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800260a:	2180      	movs	r1, #128	@ 0x80
 800260c:	0249      	lsls	r1, r1, #9
 800260e:	430a      	orrs	r2, r1
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	e027      	b.n	8002664 <HAL_RCC_OscConfig+0xd4>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	685a      	ldr	r2, [r3, #4]
 8002618:	23a0      	movs	r3, #160	@ 0xa0
 800261a:	02db      	lsls	r3, r3, #11
 800261c:	429a      	cmp	r2, r3
 800261e:	d10e      	bne.n	800263e <HAL_RCC_OscConfig+0xae>
 8002620:	4baa      	ldr	r3, [pc, #680]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4ba9      	ldr	r3, [pc, #676]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002626:	2180      	movs	r1, #128	@ 0x80
 8002628:	02c9      	lsls	r1, r1, #11
 800262a:	430a      	orrs	r2, r1
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	4ba7      	ldr	r3, [pc, #668]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	4ba6      	ldr	r3, [pc, #664]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002634:	2180      	movs	r1, #128	@ 0x80
 8002636:	0249      	lsls	r1, r1, #9
 8002638:	430a      	orrs	r2, r1
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	e012      	b.n	8002664 <HAL_RCC_OscConfig+0xd4>
 800263e:	4ba3      	ldr	r3, [pc, #652]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4ba2      	ldr	r3, [pc, #648]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002644:	49a2      	ldr	r1, [pc, #648]	@ (80028d0 <HAL_RCC_OscConfig+0x340>)
 8002646:	400a      	ands	r2, r1
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	4ba0      	ldr	r3, [pc, #640]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	2380      	movs	r3, #128	@ 0x80
 8002650:	025b      	lsls	r3, r3, #9
 8002652:	4013      	ands	r3, r2
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4b9c      	ldr	r3, [pc, #624]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4b9b      	ldr	r3, [pc, #620]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800265e:	499d      	ldr	r1, [pc, #628]	@ (80028d4 <HAL_RCC_OscConfig+0x344>)
 8002660:	400a      	ands	r2, r1
 8002662:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	685b      	ldr	r3, [r3, #4]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d015      	beq.n	8002698 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800266c:	f7ff fa44 	bl	8001af8 <HAL_GetTick>
 8002670:	0003      	movs	r3, r0
 8002672:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002674:	e009      	b.n	800268a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002676:	f7ff fa3f 	bl	8001af8 <HAL_GetTick>
 800267a:	0002      	movs	r2, r0
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b64      	cmp	r3, #100	@ 0x64
 8002682:	d902      	bls.n	800268a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	f000 fb4c 	bl	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800268a:	4b90      	ldr	r3, [pc, #576]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	2380      	movs	r3, #128	@ 0x80
 8002690:	029b      	lsls	r3, r3, #10
 8002692:	4013      	ands	r3, r2
 8002694:	d0ef      	beq.n	8002676 <HAL_RCC_OscConfig+0xe6>
 8002696:	e015      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002698:	f7ff fa2e 	bl	8001af8 <HAL_GetTick>
 800269c:	0003      	movs	r3, r0
 800269e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026a0:	e008      	b.n	80026b4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026a2:	f7ff fa29 	bl	8001af8 <HAL_GetTick>
 80026a6:	0002      	movs	r2, r0
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b64      	cmp	r3, #100	@ 0x64
 80026ae:	d901      	bls.n	80026b4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80026b0:	2303      	movs	r3, #3
 80026b2:	e336      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026b4:	4b85      	ldr	r3, [pc, #532]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	2380      	movs	r3, #128	@ 0x80
 80026ba:	029b      	lsls	r3, r3, #10
 80026bc:	4013      	ands	r3, r2
 80026be:	d1f0      	bne.n	80026a2 <HAL_RCC_OscConfig+0x112>
 80026c0:	e000      	b.n	80026c4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026c2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2202      	movs	r2, #2
 80026ca:	4013      	ands	r3, r2
 80026cc:	d100      	bne.n	80026d0 <HAL_RCC_OscConfig+0x140>
 80026ce:	e099      	b.n	8002804 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	68db      	ldr	r3, [r3, #12]
 80026d4:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	2220      	movs	r2, #32
 80026da:	4013      	ands	r3, r2
 80026dc:	d009      	beq.n	80026f2 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80026de:	4b7b      	ldr	r3, [pc, #492]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	4b7a      	ldr	r3, [pc, #488]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80026e4:	2120      	movs	r1, #32
 80026e6:	430a      	orrs	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80026ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026ec:	2220      	movs	r2, #32
 80026ee:	4393      	bics	r3, r2
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	2b04      	cmp	r3, #4
 80026f6:	d005      	beq.n	8002704 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80026f8:	69fb      	ldr	r3, [r7, #28]
 80026fa:	2b0c      	cmp	r3, #12
 80026fc:	d13e      	bne.n	800277c <HAL_RCC_OscConfig+0x1ec>
 80026fe:	69bb      	ldr	r3, [r7, #24]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d13b      	bne.n	800277c <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002704:	4b71      	ldr	r3, [pc, #452]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2204      	movs	r2, #4
 800270a:	4013      	ands	r3, r2
 800270c:	d004      	beq.n	8002718 <HAL_RCC_OscConfig+0x188>
 800270e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e304      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002718:	4b6c      	ldr	r3, [pc, #432]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	4a6e      	ldr	r2, [pc, #440]	@ (80028d8 <HAL_RCC_OscConfig+0x348>)
 800271e:	4013      	ands	r3, r2
 8002720:	0019      	movs	r1, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	021a      	lsls	r2, r3, #8
 8002728:	4b68      	ldr	r3, [pc, #416]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800272a:	430a      	orrs	r2, r1
 800272c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800272e:	4b67      	ldr	r3, [pc, #412]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	2209      	movs	r2, #9
 8002734:	4393      	bics	r3, r2
 8002736:	0019      	movs	r1, r3
 8002738:	4b64      	ldr	r3, [pc, #400]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800273a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800273c:	430a      	orrs	r2, r1
 800273e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002740:	f000 fc42 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002744:	0001      	movs	r1, r0
 8002746:	4b61      	ldr	r3, [pc, #388]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	091b      	lsrs	r3, r3, #4
 800274c:	220f      	movs	r2, #15
 800274e:	4013      	ands	r3, r2
 8002750:	4a62      	ldr	r2, [pc, #392]	@ (80028dc <HAL_RCC_OscConfig+0x34c>)
 8002752:	5cd3      	ldrb	r3, [r2, r3]
 8002754:	000a      	movs	r2, r1
 8002756:	40da      	lsrs	r2, r3
 8002758:	4b61      	ldr	r3, [pc, #388]	@ (80028e0 <HAL_RCC_OscConfig+0x350>)
 800275a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800275c:	4b61      	ldr	r3, [pc, #388]	@ (80028e4 <HAL_RCC_OscConfig+0x354>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2513      	movs	r5, #19
 8002762:	197c      	adds	r4, r7, r5
 8002764:	0018      	movs	r0, r3
 8002766:	f7ff f981 	bl	8001a6c <HAL_InitTick>
 800276a:	0003      	movs	r3, r0
 800276c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800276e:	197b      	adds	r3, r7, r5
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d046      	beq.n	8002804 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8002776:	197b      	adds	r3, r7, r5
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	e2d2      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 800277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277e:	2b00      	cmp	r3, #0
 8002780:	d027      	beq.n	80027d2 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002782:	4b52      	ldr	r3, [pc, #328]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2209      	movs	r2, #9
 8002788:	4393      	bics	r3, r2
 800278a:	0019      	movs	r1, r3
 800278c:	4b4f      	ldr	r3, [pc, #316]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800278e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002790:	430a      	orrs	r2, r1
 8002792:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002794:	f7ff f9b0 	bl	8001af8 <HAL_GetTick>
 8002798:	0003      	movs	r3, r0
 800279a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800279c:	e008      	b.n	80027b0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800279e:	f7ff f9ab 	bl	8001af8 <HAL_GetTick>
 80027a2:	0002      	movs	r2, r0
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d901      	bls.n	80027b0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80027ac:	2303      	movs	r3, #3
 80027ae:	e2b8      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027b0:	4b46      	ldr	r3, [pc, #280]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2204      	movs	r2, #4
 80027b6:	4013      	ands	r3, r2
 80027b8:	d0f1      	beq.n	800279e <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ba:	4b44      	ldr	r3, [pc, #272]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	4a46      	ldr	r2, [pc, #280]	@ (80028d8 <HAL_RCC_OscConfig+0x348>)
 80027c0:	4013      	ands	r3, r2
 80027c2:	0019      	movs	r1, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	021a      	lsls	r2, r3, #8
 80027ca:	4b40      	ldr	r3, [pc, #256]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027cc:	430a      	orrs	r2, r1
 80027ce:	605a      	str	r2, [r3, #4]
 80027d0:	e018      	b.n	8002804 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80027d2:	4b3e      	ldr	r3, [pc, #248]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b3d      	ldr	r3, [pc, #244]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027d8:	2101      	movs	r1, #1
 80027da:	438a      	bics	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027de:	f7ff f98b 	bl	8001af8 <HAL_GetTick>
 80027e2:	0003      	movs	r3, r0
 80027e4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027e8:	f7ff f986 	bl	8001af8 <HAL_GetTick>
 80027ec:	0002      	movs	r2, r0
 80027ee:	697b      	ldr	r3, [r7, #20]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b02      	cmp	r3, #2
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e293      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80027fa:	4b34      	ldr	r3, [pc, #208]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	2204      	movs	r2, #4
 8002800:	4013      	ands	r3, r2
 8002802:	d1f1      	bne.n	80027e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	2210      	movs	r2, #16
 800280a:	4013      	ands	r3, r2
 800280c:	d100      	bne.n	8002810 <HAL_RCC_OscConfig+0x280>
 800280e:	e0a2      	b.n	8002956 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d140      	bne.n	8002898 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002816:	4b2d      	ldr	r3, [pc, #180]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	2380      	movs	r3, #128	@ 0x80
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4013      	ands	r3, r2
 8002820:	d005      	beq.n	800282e <HAL_RCC_OscConfig+0x29e>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e279      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800282e:	4b27      	ldr	r3, [pc, #156]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a2d      	ldr	r2, [pc, #180]	@ (80028e8 <HAL_RCC_OscConfig+0x358>)
 8002834:	4013      	ands	r3, r2
 8002836:	0019      	movs	r1, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800283c:	4b23      	ldr	r3, [pc, #140]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 800283e:	430a      	orrs	r2, r1
 8002840:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002842:	4b22      	ldr	r3, [pc, #136]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	021b      	lsls	r3, r3, #8
 8002848:	0a19      	lsrs	r1, r3, #8
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a1b      	ldr	r3, [r3, #32]
 800284e:	061a      	lsls	r2, r3, #24
 8002850:	4b1e      	ldr	r3, [pc, #120]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002852:	430a      	orrs	r2, r1
 8002854:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285a:	0b5b      	lsrs	r3, r3, #13
 800285c:	3301      	adds	r3, #1
 800285e:	2280      	movs	r2, #128	@ 0x80
 8002860:	0212      	lsls	r2, r2, #8
 8002862:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002864:	4b19      	ldr	r3, [pc, #100]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	210f      	movs	r1, #15
 800286c:	400b      	ands	r3, r1
 800286e:	491b      	ldr	r1, [pc, #108]	@ (80028dc <HAL_RCC_OscConfig+0x34c>)
 8002870:	5ccb      	ldrb	r3, [r1, r3]
 8002872:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002874:	4b1a      	ldr	r3, [pc, #104]	@ (80028e0 <HAL_RCC_OscConfig+0x350>)
 8002876:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8002878:	4b1a      	ldr	r3, [pc, #104]	@ (80028e4 <HAL_RCC_OscConfig+0x354>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	2513      	movs	r5, #19
 800287e:	197c      	adds	r4, r7, r5
 8002880:	0018      	movs	r0, r3
 8002882:	f7ff f8f3 	bl	8001a6c <HAL_InitTick>
 8002886:	0003      	movs	r3, r0
 8002888:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 800288a:	197b      	adds	r3, r7, r5
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d061      	beq.n	8002956 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8002892:	197b      	adds	r3, r7, r5
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	e244      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	69db      	ldr	r3, [r3, #28]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d040      	beq.n	8002922 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80028a0:	4b0a      	ldr	r3, [pc, #40]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	4b09      	ldr	r3, [pc, #36]	@ (80028cc <HAL_RCC_OscConfig+0x33c>)
 80028a6:	2180      	movs	r1, #128	@ 0x80
 80028a8:	0049      	lsls	r1, r1, #1
 80028aa:	430a      	orrs	r2, r1
 80028ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ae:	f7ff f923 	bl	8001af8 <HAL_GetTick>
 80028b2:	0003      	movs	r3, r0
 80028b4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028b6:	e019      	b.n	80028ec <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028b8:	f7ff f91e 	bl	8001af8 <HAL_GetTick>
 80028bc:	0002      	movs	r2, r0
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d912      	bls.n	80028ec <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e22b      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
 80028ca:	46c0      	nop			@ (mov r8, r8)
 80028cc:	40021000 	.word	0x40021000
 80028d0:	fffeffff 	.word	0xfffeffff
 80028d4:	fffbffff 	.word	0xfffbffff
 80028d8:	ffffe0ff 	.word	0xffffe0ff
 80028dc:	08004714 	.word	0x08004714
 80028e0:	20000004 	.word	0x20000004
 80028e4:	20000008 	.word	0x20000008
 80028e8:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80028ec:	4bca      	ldr	r3, [pc, #808]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	2380      	movs	r3, #128	@ 0x80
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	4013      	ands	r3, r2
 80028f6:	d0df      	beq.n	80028b8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028f8:	4bc7      	ldr	r3, [pc, #796]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4ac7      	ldr	r2, [pc, #796]	@ (8002c1c <HAL_RCC_OscConfig+0x68c>)
 80028fe:	4013      	ands	r3, r2
 8002900:	0019      	movs	r1, r3
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002906:	4bc4      	ldr	r3, [pc, #784]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002908:	430a      	orrs	r2, r1
 800290a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290c:	4bc2      	ldr	r3, [pc, #776]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	021b      	lsls	r3, r3, #8
 8002912:	0a19      	lsrs	r1, r3, #8
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	061a      	lsls	r2, r3, #24
 800291a:	4bbf      	ldr	r3, [pc, #764]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800291c:	430a      	orrs	r2, r1
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	e019      	b.n	8002956 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002922:	4bbd      	ldr	r3, [pc, #756]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	4bbc      	ldr	r3, [pc, #752]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002928:	49bd      	ldr	r1, [pc, #756]	@ (8002c20 <HAL_RCC_OscConfig+0x690>)
 800292a:	400a      	ands	r2, r1
 800292c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292e:	f7ff f8e3 	bl	8001af8 <HAL_GetTick>
 8002932:	0003      	movs	r3, r0
 8002934:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002936:	e008      	b.n	800294a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002938:	f7ff f8de 	bl	8001af8 <HAL_GetTick>
 800293c:	0002      	movs	r2, r0
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	1ad3      	subs	r3, r2, r3
 8002942:	2b02      	cmp	r3, #2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e1eb      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800294a:	4bb3      	ldr	r3, [pc, #716]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	009b      	lsls	r3, r3, #2
 8002952:	4013      	ands	r3, r2
 8002954:	d1f0      	bne.n	8002938 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2208      	movs	r2, #8
 800295c:	4013      	ands	r3, r2
 800295e:	d036      	beq.n	80029ce <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	695b      	ldr	r3, [r3, #20]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d019      	beq.n	800299c <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002968:	4bab      	ldr	r3, [pc, #684]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800296a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800296c:	4baa      	ldr	r3, [pc, #680]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800296e:	2101      	movs	r1, #1
 8002970:	430a      	orrs	r2, r1
 8002972:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002974:	f7ff f8c0 	bl	8001af8 <HAL_GetTick>
 8002978:	0003      	movs	r3, r0
 800297a:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800297e:	f7ff f8bb 	bl	8001af8 <HAL_GetTick>
 8002982:	0002      	movs	r2, r0
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e1c8      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002990:	4ba1      	ldr	r3, [pc, #644]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002992:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002994:	2202      	movs	r2, #2
 8002996:	4013      	ands	r3, r2
 8002998:	d0f1      	beq.n	800297e <HAL_RCC_OscConfig+0x3ee>
 800299a:	e018      	b.n	80029ce <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800299c:	4b9e      	ldr	r3, [pc, #632]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 800299e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80029a0:	4b9d      	ldr	r3, [pc, #628]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029a2:	2101      	movs	r1, #1
 80029a4:	438a      	bics	r2, r1
 80029a6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029a8:	f7ff f8a6 	bl	8001af8 <HAL_GetTick>
 80029ac:	0003      	movs	r3, r0
 80029ae:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b2:	f7ff f8a1 	bl	8001af8 <HAL_GetTick>
 80029b6:	0002      	movs	r2, r0
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e1ae      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80029c4:	4b94      	ldr	r3, [pc, #592]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80029c8:	2202      	movs	r2, #2
 80029ca:	4013      	ands	r3, r2
 80029cc:	d1f1      	bne.n	80029b2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	2204      	movs	r2, #4
 80029d4:	4013      	ands	r3, r2
 80029d6:	d100      	bne.n	80029da <HAL_RCC_OscConfig+0x44a>
 80029d8:	e0ae      	b.n	8002b38 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029da:	2023      	movs	r0, #35	@ 0x23
 80029dc:	183b      	adds	r3, r7, r0
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029e6:	2380      	movs	r3, #128	@ 0x80
 80029e8:	055b      	lsls	r3, r3, #21
 80029ea:	4013      	ands	r3, r2
 80029ec:	d109      	bne.n	8002a02 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ee:	4b8a      	ldr	r3, [pc, #552]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80029f2:	4b89      	ldr	r3, [pc, #548]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 80029f4:	2180      	movs	r1, #128	@ 0x80
 80029f6:	0549      	lsls	r1, r1, #21
 80029f8:	430a      	orrs	r2, r1
 80029fa:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80029fc:	183b      	adds	r3, r7, r0
 80029fe:	2201      	movs	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a02:	4b88      	ldr	r3, [pc, #544]	@ (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	2380      	movs	r3, #128	@ 0x80
 8002a08:	005b      	lsls	r3, r3, #1
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	d11a      	bne.n	8002a44 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a0e:	4b85      	ldr	r3, [pc, #532]	@ (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	4b84      	ldr	r3, [pc, #528]	@ (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a14:	2180      	movs	r1, #128	@ 0x80
 8002a16:	0049      	lsls	r1, r1, #1
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a1c:	f7ff f86c 	bl	8001af8 <HAL_GetTick>
 8002a20:	0003      	movs	r3, r0
 8002a22:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a26:	f7ff f867 	bl	8001af8 <HAL_GetTick>
 8002a2a:	0002      	movs	r2, r0
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b64      	cmp	r3, #100	@ 0x64
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e174      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a38:	4b7a      	ldr	r3, [pc, #488]	@ (8002c24 <HAL_RCC_OscConfig+0x694>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	@ 0x80
 8002a3e:	005b      	lsls	r3, r3, #1
 8002a40:	4013      	ands	r3, r2
 8002a42:	d0f0      	beq.n	8002a26 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	2380      	movs	r3, #128	@ 0x80
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d107      	bne.n	8002a60 <HAL_RCC_OscConfig+0x4d0>
 8002a50:	4b71      	ldr	r3, [pc, #452]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a52:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a54:	4b70      	ldr	r3, [pc, #448]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a56:	2180      	movs	r1, #128	@ 0x80
 8002a58:	0049      	lsls	r1, r1, #1
 8002a5a:	430a      	orrs	r2, r1
 8002a5c:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a5e:	e031      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d10c      	bne.n	8002a82 <HAL_RCC_OscConfig+0x4f2>
 8002a68:	4b6b      	ldr	r3, [pc, #428]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a6a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a6c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a6e:	496c      	ldr	r1, [pc, #432]	@ (8002c20 <HAL_RCC_OscConfig+0x690>)
 8002a70:	400a      	ands	r2, r1
 8002a72:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a74:	4b68      	ldr	r3, [pc, #416]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a78:	4b67      	ldr	r3, [pc, #412]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a7a:	496b      	ldr	r1, [pc, #428]	@ (8002c28 <HAL_RCC_OscConfig+0x698>)
 8002a7c:	400a      	ands	r2, r1
 8002a7e:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a80:	e020      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	23a0      	movs	r3, #160	@ 0xa0
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d10e      	bne.n	8002aac <HAL_RCC_OscConfig+0x51c>
 8002a8e:	4b62      	ldr	r3, [pc, #392]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a92:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a94:	2180      	movs	r1, #128	@ 0x80
 8002a96:	00c9      	lsls	r1, r1, #3
 8002a98:	430a      	orrs	r2, r1
 8002a9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8002a9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002a9e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002aa0:	4b5d      	ldr	r3, [pc, #372]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aa2:	2180      	movs	r1, #128	@ 0x80
 8002aa4:	0049      	lsls	r1, r1, #1
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	651a      	str	r2, [r3, #80]	@ 0x50
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0x534>
 8002aac:	4b5a      	ldr	r3, [pc, #360]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002ab0:	4b59      	ldr	r3, [pc, #356]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002ab2:	495b      	ldr	r1, [pc, #364]	@ (8002c20 <HAL_RCC_OscConfig+0x690>)
 8002ab4:	400a      	ands	r2, r1
 8002ab6:	651a      	str	r2, [r3, #80]	@ 0x50
 8002ab8:	4b57      	ldr	r3, [pc, #348]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002abc:	4b56      	ldr	r3, [pc, #344]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002abe:	495a      	ldr	r1, [pc, #360]	@ (8002c28 <HAL_RCC_OscConfig+0x698>)
 8002ac0:	400a      	ands	r2, r1
 8002ac2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d015      	beq.n	8002af8 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002acc:	f7ff f814 	bl	8001af8 <HAL_GetTick>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ad4:	e009      	b.n	8002aea <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ad6:	f7ff f80f 	bl	8001af8 <HAL_GetTick>
 8002ada:	0002      	movs	r2, r0
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	4a52      	ldr	r2, [pc, #328]	@ (8002c2c <HAL_RCC_OscConfig+0x69c>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e11b      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002aea:	4b4b      	ldr	r3, [pc, #300]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002aec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002aee:	2380      	movs	r3, #128	@ 0x80
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4013      	ands	r3, r2
 8002af4:	d0ef      	beq.n	8002ad6 <HAL_RCC_OscConfig+0x546>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002af8:	f7fe fffe 	bl	8001af8 <HAL_GetTick>
 8002afc:	0003      	movs	r3, r0
 8002afe:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b00:	e009      	b.n	8002b16 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b02:	f7fe fff9 	bl	8001af8 <HAL_GetTick>
 8002b06:	0002      	movs	r2, r0
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	4a47      	ldr	r2, [pc, #284]	@ (8002c2c <HAL_RCC_OscConfig+0x69c>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e105      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002b16:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b18:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002b1a:	2380      	movs	r3, #128	@ 0x80
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4013      	ands	r3, r2
 8002b20:	d1ef      	bne.n	8002b02 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b22:	2323      	movs	r3, #35	@ 0x23
 8002b24:	18fb      	adds	r3, r7, r3
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	2b01      	cmp	r3, #1
 8002b2a:	d105      	bne.n	8002b38 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b30:	4b39      	ldr	r3, [pc, #228]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b32:	493f      	ldr	r1, [pc, #252]	@ (8002c30 <HAL_RCC_OscConfig+0x6a0>)
 8002b34:	400a      	ands	r2, r1
 8002b36:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	2220      	movs	r2, #32
 8002b3e:	4013      	ands	r3, r2
 8002b40:	d049      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d026      	beq.n	8002b98 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8002b4a:	4b33      	ldr	r3, [pc, #204]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b4c:	689a      	ldr	r2, [r3, #8]
 8002b4e:	4b32      	ldr	r3, [pc, #200]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b50:	2101      	movs	r1, #1
 8002b52:	430a      	orrs	r2, r1
 8002b54:	609a      	str	r2, [r3, #8]
 8002b56:	4b30      	ldr	r3, [pc, #192]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b58:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	635a      	str	r2, [r3, #52]	@ 0x34
 8002b62:	4b34      	ldr	r3, [pc, #208]	@ (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002b64:	6a1a      	ldr	r2, [r3, #32]
 8002b66:	4b33      	ldr	r3, [pc, #204]	@ (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002b68:	2180      	movs	r1, #128	@ 0x80
 8002b6a:	0189      	lsls	r1, r1, #6
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe ffc2 	bl	8001af8 <HAL_GetTick>
 8002b74:	0003      	movs	r3, r0
 8002b76:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b78:	e008      	b.n	8002b8c <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b7a:	f7fe ffbd 	bl	8001af8 <HAL_GetTick>
 8002b7e:	0002      	movs	r2, r0
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d901      	bls.n	8002b8c <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e0ca      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002b8c:	4b22      	ldr	r3, [pc, #136]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2202      	movs	r2, #2
 8002b92:	4013      	ands	r3, r2
 8002b94:	d0f1      	beq.n	8002b7a <HAL_RCC_OscConfig+0x5ea>
 8002b96:	e01e      	b.n	8002bd6 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002b98:	4b1f      	ldr	r3, [pc, #124]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	438a      	bics	r2, r1
 8002ba2:	609a      	str	r2, [r3, #8]
 8002ba4:	4b23      	ldr	r3, [pc, #140]	@ (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002ba6:	6a1a      	ldr	r2, [r3, #32]
 8002ba8:	4b22      	ldr	r3, [pc, #136]	@ (8002c34 <HAL_RCC_OscConfig+0x6a4>)
 8002baa:	4923      	ldr	r1, [pc, #140]	@ (8002c38 <HAL_RCC_OscConfig+0x6a8>)
 8002bac:	400a      	ands	r2, r1
 8002bae:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb0:	f7fe ffa2 	bl	8001af8 <HAL_GetTick>
 8002bb4:	0003      	movs	r3, r0
 8002bb6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bba:	f7fe ff9d 	bl	8001af8 <HAL_GetTick>
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e0aa      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bcc:	4b12      	ldr	r3, [pc, #72]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	d1f1      	bne.n	8002bba <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d100      	bne.n	8002be0 <HAL_RCC_OscConfig+0x650>
 8002bde:	e09f      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	2b0c      	cmp	r3, #12
 8002be4:	d100      	bne.n	8002be8 <HAL_RCC_OscConfig+0x658>
 8002be6:	e078      	b.n	8002cda <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d159      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf0:	4b09      	ldr	r3, [pc, #36]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	4b08      	ldr	r3, [pc, #32]	@ (8002c18 <HAL_RCC_OscConfig+0x688>)
 8002bf6:	4911      	ldr	r1, [pc, #68]	@ (8002c3c <HAL_RCC_OscConfig+0x6ac>)
 8002bf8:	400a      	ands	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfc:	f7fe ff7c 	bl	8001af8 <HAL_GetTick>
 8002c00:	0003      	movs	r3, r0
 8002c02:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c04:	e01c      	b.n	8002c40 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c06:	f7fe ff77 	bl	8001af8 <HAL_GetTick>
 8002c0a:	0002      	movs	r2, r0
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d915      	bls.n	8002c40 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e084      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	ffff1fff 	.word	0xffff1fff
 8002c20:	fffffeff 	.word	0xfffffeff
 8002c24:	40007000 	.word	0x40007000
 8002c28:	fffffbff 	.word	0xfffffbff
 8002c2c:	00001388 	.word	0x00001388
 8002c30:	efffffff 	.word	0xefffffff
 8002c34:	40010000 	.word	0x40010000
 8002c38:	ffffdfff 	.word	0xffffdfff
 8002c3c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002c40:	4b3a      	ldr	r3, [pc, #232]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	2380      	movs	r3, #128	@ 0x80
 8002c46:	049b      	lsls	r3, r3, #18
 8002c48:	4013      	ands	r3, r2
 8002c4a:	d1dc      	bne.n	8002c06 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4c:	4b37      	ldr	r3, [pc, #220]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	4a37      	ldr	r2, [pc, #220]	@ (8002d30 <HAL_RCC_OscConfig+0x7a0>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	0019      	movs	r1, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c64:	431a      	orrs	r2, r3
 8002c66:	4b31      	ldr	r3, [pc, #196]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c6c:	4b2f      	ldr	r3, [pc, #188]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	4b2e      	ldr	r3, [pc, #184]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c72:	2180      	movs	r1, #128	@ 0x80
 8002c74:	0449      	lsls	r1, r1, #17
 8002c76:	430a      	orrs	r2, r1
 8002c78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c7a:	f7fe ff3d 	bl	8001af8 <HAL_GetTick>
 8002c7e:	0003      	movs	r3, r0
 8002c80:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002c82:	e008      	b.n	8002c96 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c84:	f7fe ff38 	bl	8001af8 <HAL_GetTick>
 8002c88:	0002      	movs	r2, r0
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d901      	bls.n	8002c96 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8002c92:	2303      	movs	r3, #3
 8002c94:	e045      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002c96:	4b25      	ldr	r3, [pc, #148]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	2380      	movs	r3, #128	@ 0x80
 8002c9c:	049b      	lsls	r3, r3, #18
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d0f0      	beq.n	8002c84 <HAL_RCC_OscConfig+0x6f4>
 8002ca2:	e03d      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ca4:	4b21      	ldr	r3, [pc, #132]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	4b20      	ldr	r3, [pc, #128]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002caa:	4922      	ldr	r1, [pc, #136]	@ (8002d34 <HAL_RCC_OscConfig+0x7a4>)
 8002cac:	400a      	ands	r2, r1
 8002cae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb0:	f7fe ff22 	bl	8001af8 <HAL_GetTick>
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cb8:	e008      	b.n	8002ccc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cba:	f7fe ff1d 	bl	8001af8 <HAL_GetTick>
 8002cbe:	0002      	movs	r2, r0
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	2b02      	cmp	r3, #2
 8002cc6:	d901      	bls.n	8002ccc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	e02a      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ccc:	4b17      	ldr	r3, [pc, #92]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002cce:	681a      	ldr	r2, [r3, #0]
 8002cd0:	2380      	movs	r3, #128	@ 0x80
 8002cd2:	049b      	lsls	r3, r3, #18
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	d1f0      	bne.n	8002cba <HAL_RCC_OscConfig+0x72a>
 8002cd8:	e022      	b.n	8002d20 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cde:	2b01      	cmp	r3, #1
 8002ce0:	d101      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e01d      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ce6:	4b11      	ldr	r3, [pc, #68]	@ (8002d2c <HAL_RCC_OscConfig+0x79c>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	2380      	movs	r3, #128	@ 0x80
 8002cf0:	025b      	lsls	r3, r3, #9
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d10f      	bne.n	8002d1c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	23f0      	movs	r3, #240	@ 0xf0
 8002d00:	039b      	lsls	r3, r3, #14
 8002d02:	401a      	ands	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	23c0      	movs	r3, #192	@ 0xc0
 8002d10:	041b      	lsls	r3, r3, #16
 8002d12:	401a      	ands	r2, r3
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	0018      	movs	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	b00a      	add	sp, #40	@ 0x28
 8002d28:	bdb0      	pop	{r4, r5, r7, pc}
 8002d2a:	46c0      	nop			@ (mov r8, r8)
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	ff02ffff 	.word	0xff02ffff
 8002d34:	feffffff 	.word	0xfeffffff

08002d38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d38:	b5b0      	push	{r4, r5, r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d101      	bne.n	8002d4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e128      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d4c:	4b96      	ldr	r3, [pc, #600]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	2201      	movs	r2, #1
 8002d52:	4013      	ands	r3, r2
 8002d54:	683a      	ldr	r2, [r7, #0]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d91e      	bls.n	8002d98 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d5a:	4b93      	ldr	r3, [pc, #588]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	4393      	bics	r3, r2
 8002d62:	0019      	movs	r1, r3
 8002d64:	4b90      	ldr	r3, [pc, #576]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d6c:	f7fe fec4 	bl	8001af8 <HAL_GetTick>
 8002d70:	0003      	movs	r3, r0
 8002d72:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d74:	e009      	b.n	8002d8a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d76:	f7fe febf 	bl	8001af8 <HAL_GetTick>
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	4a8a      	ldr	r2, [pc, #552]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e109      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8a:	4b87      	ldr	r3, [pc, #540]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	4013      	ands	r3, r2
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d1ee      	bne.n	8002d76 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	2202      	movs	r2, #2
 8002d9e:	4013      	ands	r3, r2
 8002da0:	d009      	beq.n	8002db6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002da2:	4b83      	ldr	r3, [pc, #524]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002da4:	68db      	ldr	r3, [r3, #12]
 8002da6:	22f0      	movs	r2, #240	@ 0xf0
 8002da8:	4393      	bics	r3, r2
 8002daa:	0019      	movs	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689a      	ldr	r2, [r3, #8]
 8002db0:	4b7f      	ldr	r3, [pc, #508]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002db2:	430a      	orrs	r2, r1
 8002db4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	d100      	bne.n	8002dc2 <HAL_RCC_ClockConfig+0x8a>
 8002dc0:	e089      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d107      	bne.n	8002dda <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002dca:	4b79      	ldr	r3, [pc, #484]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002dcc:	681a      	ldr	r2, [r3, #0]
 8002dce:	2380      	movs	r3, #128	@ 0x80
 8002dd0:	029b      	lsls	r3, r3, #10
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	d120      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e0e1      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d107      	bne.n	8002df2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002de2:	4b73      	ldr	r3, [pc, #460]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	2380      	movs	r3, #128	@ 0x80
 8002de8:	049b      	lsls	r3, r3, #18
 8002dea:	4013      	ands	r3, r2
 8002dec:	d114      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0d5      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d106      	bne.n	8002e08 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dfa:	4b6d      	ldr	r3, [pc, #436]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	2204      	movs	r2, #4
 8002e00:	4013      	ands	r3, r2
 8002e02:	d109      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e0ca      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002e08:	4b69      	ldr	r3, [pc, #420]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	2380      	movs	r3, #128	@ 0x80
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4013      	ands	r3, r2
 8002e12:	d101      	bne.n	8002e18 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0c2      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e18:	4b65      	ldr	r3, [pc, #404]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e1a:	68db      	ldr	r3, [r3, #12]
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	4393      	bics	r3, r2
 8002e20:	0019      	movs	r1, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685a      	ldr	r2, [r3, #4]
 8002e26:	4b62      	ldr	r3, [pc, #392]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e28:	430a      	orrs	r2, r1
 8002e2a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e2c:	f7fe fe64 	bl	8001af8 <HAL_GetTick>
 8002e30:	0003      	movs	r3, r0
 8002e32:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d111      	bne.n	8002e60 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e3c:	e009      	b.n	8002e52 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3e:	f7fe fe5b 	bl	8001af8 <HAL_GetTick>
 8002e42:	0002      	movs	r2, r0
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	4a58      	ldr	r2, [pc, #352]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e0a5      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e52:	4b57      	ldr	r3, [pc, #348]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e54:	68db      	ldr	r3, [r3, #12]
 8002e56:	220c      	movs	r2, #12
 8002e58:	4013      	ands	r3, r2
 8002e5a:	2b08      	cmp	r3, #8
 8002e5c:	d1ef      	bne.n	8002e3e <HAL_RCC_ClockConfig+0x106>
 8002e5e:	e03a      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d111      	bne.n	8002e8c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e68:	e009      	b.n	8002e7e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e6a:	f7fe fe45 	bl	8001af8 <HAL_GetTick>
 8002e6e:	0002      	movs	r2, r0
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	4a4d      	ldr	r2, [pc, #308]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e08f      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002e7e:	4b4c      	ldr	r3, [pc, #304]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	220c      	movs	r2, #12
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b0c      	cmp	r3, #12
 8002e88:	d1ef      	bne.n	8002e6a <HAL_RCC_ClockConfig+0x132>
 8002e8a:	e024      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d11b      	bne.n	8002ecc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002e94:	e009      	b.n	8002eaa <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e96:	f7fe fe2f 	bl	8001af8 <HAL_GetTick>
 8002e9a:	0002      	movs	r2, r0
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1ad3      	subs	r3, r2, r3
 8002ea0:	4a42      	ldr	r2, [pc, #264]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e079      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002eaa:	4b41      	ldr	r3, [pc, #260]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002eac:	68db      	ldr	r3, [r3, #12]
 8002eae:	220c      	movs	r2, #12
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b04      	cmp	r3, #4
 8002eb4:	d1ef      	bne.n	8002e96 <HAL_RCC_ClockConfig+0x15e>
 8002eb6:	e00e      	b.n	8002ed6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb8:	f7fe fe1e 	bl	8001af8 <HAL_GetTick>
 8002ebc:	0002      	movs	r2, r0
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	4a3a      	ldr	r2, [pc, #232]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d901      	bls.n	8002ecc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	e068      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002ecc:	4b38      	ldr	r3, [pc, #224]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	220c      	movs	r2, #12
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	d1f0      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ed6:	4b34      	ldr	r3, [pc, #208]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	2201      	movs	r2, #1
 8002edc:	4013      	ands	r3, r2
 8002ede:	683a      	ldr	r2, [r7, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d21e      	bcs.n	8002f22 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ee4:	4b30      	ldr	r3, [pc, #192]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	4393      	bics	r3, r2
 8002eec:	0019      	movs	r1, r3
 8002eee:	4b2e      	ldr	r3, [pc, #184]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002ef0:	683a      	ldr	r2, [r7, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ef6:	f7fe fdff 	bl	8001af8 <HAL_GetTick>
 8002efa:	0003      	movs	r3, r0
 8002efc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	e009      	b.n	8002f14 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f00:	f7fe fdfa 	bl	8001af8 <HAL_GetTick>
 8002f04:	0002      	movs	r2, r0
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	1ad3      	subs	r3, r2, r3
 8002f0a:	4a28      	ldr	r2, [pc, #160]	@ (8002fac <HAL_RCC_ClockConfig+0x274>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e044      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f14:	4b24      	ldr	r3, [pc, #144]	@ (8002fa8 <HAL_RCC_ClockConfig+0x270>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	683a      	ldr	r2, [r7, #0]
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d1ee      	bne.n	8002f00 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2204      	movs	r2, #4
 8002f28:	4013      	ands	r3, r2
 8002f2a:	d009      	beq.n	8002f40 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f2c:	4b20      	ldr	r3, [pc, #128]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	4a20      	ldr	r2, [pc, #128]	@ (8002fb4 <HAL_RCC_ClockConfig+0x27c>)
 8002f32:	4013      	ands	r3, r2
 8002f34:	0019      	movs	r1, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68da      	ldr	r2, [r3, #12]
 8002f3a:	4b1d      	ldr	r3, [pc, #116]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2208      	movs	r2, #8
 8002f46:	4013      	ands	r3, r2
 8002f48:	d00a      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f4a:	4b19      	ldr	r3, [pc, #100]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f4c:	68db      	ldr	r3, [r3, #12]
 8002f4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002fb8 <HAL_RCC_ClockConfig+0x280>)
 8002f50:	4013      	ands	r3, r2
 8002f52:	0019      	movs	r1, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	00da      	lsls	r2, r3, #3
 8002f5a:	4b15      	ldr	r3, [pc, #84]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002f60:	f000 f832 	bl	8002fc8 <HAL_RCC_GetSysClockFreq>
 8002f64:	0001      	movs	r1, r0
 8002f66:	4b12      	ldr	r3, [pc, #72]	@ (8002fb0 <HAL_RCC_ClockConfig+0x278>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	091b      	lsrs	r3, r3, #4
 8002f6c:	220f      	movs	r2, #15
 8002f6e:	4013      	ands	r3, r2
 8002f70:	4a12      	ldr	r2, [pc, #72]	@ (8002fbc <HAL_RCC_ClockConfig+0x284>)
 8002f72:	5cd3      	ldrb	r3, [r2, r3]
 8002f74:	000a      	movs	r2, r1
 8002f76:	40da      	lsrs	r2, r3
 8002f78:	4b11      	ldr	r3, [pc, #68]	@ (8002fc0 <HAL_RCC_ClockConfig+0x288>)
 8002f7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f7c:	4b11      	ldr	r3, [pc, #68]	@ (8002fc4 <HAL_RCC_ClockConfig+0x28c>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	250b      	movs	r5, #11
 8002f82:	197c      	adds	r4, r7, r5
 8002f84:	0018      	movs	r0, r3
 8002f86:	f7fe fd71 	bl	8001a6c <HAL_InitTick>
 8002f8a:	0003      	movs	r3, r0
 8002f8c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002f8e:	197b      	adds	r3, r7, r5
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d002      	beq.n	8002f9c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002f96:	197b      	adds	r3, r7, r5
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	e000      	b.n	8002f9e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002f9c:	2300      	movs	r3, #0
}
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	b004      	add	sp, #16
 8002fa4:	bdb0      	pop	{r4, r5, r7, pc}
 8002fa6:	46c0      	nop			@ (mov r8, r8)
 8002fa8:	40022000 	.word	0x40022000
 8002fac:	00001388 	.word	0x00001388
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	fffff8ff 	.word	0xfffff8ff
 8002fb8:	ffffc7ff 	.word	0xffffc7ff
 8002fbc:	08004714 	.word	0x08004714
 8002fc0:	20000004 	.word	0x20000004
 8002fc4:	20000008 	.word	0x20000008

08002fc8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b086      	sub	sp, #24
 8002fcc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002fce:	4b3c      	ldr	r3, [pc, #240]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	220c      	movs	r2, #12
 8002fd8:	4013      	ands	r3, r2
 8002fda:	2b0c      	cmp	r3, #12
 8002fdc:	d013      	beq.n	8003006 <HAL_RCC_GetSysClockFreq+0x3e>
 8002fde:	d85c      	bhi.n	800309a <HAL_RCC_GetSysClockFreq+0xd2>
 8002fe0:	2b04      	cmp	r3, #4
 8002fe2:	d002      	beq.n	8002fea <HAL_RCC_GetSysClockFreq+0x22>
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d00b      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x38>
 8002fe8:	e057      	b.n	800309a <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002fea:	4b35      	ldr	r3, [pc, #212]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	2210      	movs	r2, #16
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d002      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002ff4:	4b33      	ldr	r3, [pc, #204]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002ff6:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002ff8:	e05d      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8002ffa:	4b33      	ldr	r3, [pc, #204]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x100>)
 8002ffc:	613b      	str	r3, [r7, #16]
      break;
 8002ffe:	e05a      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003000:	4b32      	ldr	r3, [pc, #200]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x104>)
 8003002:	613b      	str	r3, [r7, #16]
      break;
 8003004:	e057      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	0c9b      	lsrs	r3, r3, #18
 800300a:	220f      	movs	r2, #15
 800300c:	4013      	ands	r3, r2
 800300e:	4a30      	ldr	r2, [pc, #192]	@ (80030d0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003010:	5cd3      	ldrb	r3, [r2, r3]
 8003012:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	0d9b      	lsrs	r3, r3, #22
 8003018:	2203      	movs	r2, #3
 800301a:	4013      	ands	r3, r2
 800301c:	3301      	adds	r3, #1
 800301e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003020:	4b27      	ldr	r3, [pc, #156]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003022:	68da      	ldr	r2, [r3, #12]
 8003024:	2380      	movs	r3, #128	@ 0x80
 8003026:	025b      	lsls	r3, r3, #9
 8003028:	4013      	ands	r3, r2
 800302a:	d00f      	beq.n	800304c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	000a      	movs	r2, r1
 8003030:	0152      	lsls	r2, r2, #5
 8003032:	1a52      	subs	r2, r2, r1
 8003034:	0193      	lsls	r3, r2, #6
 8003036:	1a9b      	subs	r3, r3, r2
 8003038:	00db      	lsls	r3, r3, #3
 800303a:	185b      	adds	r3, r3, r1
 800303c:	025b      	lsls	r3, r3, #9
 800303e:	6879      	ldr	r1, [r7, #4]
 8003040:	0018      	movs	r0, r3
 8003042:	f7fd f873 	bl	800012c <__udivsi3>
 8003046:	0003      	movs	r3, r0
 8003048:	617b      	str	r3, [r7, #20]
 800304a:	e023      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800304c:	4b1c      	ldr	r3, [pc, #112]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2210      	movs	r2, #16
 8003052:	4013      	ands	r3, r2
 8003054:	d00f      	beq.n	8003076 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8003056:	68b9      	ldr	r1, [r7, #8]
 8003058:	000a      	movs	r2, r1
 800305a:	0152      	lsls	r2, r2, #5
 800305c:	1a52      	subs	r2, r2, r1
 800305e:	0193      	lsls	r3, r2, #6
 8003060:	1a9b      	subs	r3, r3, r2
 8003062:	00db      	lsls	r3, r3, #3
 8003064:	185b      	adds	r3, r3, r1
 8003066:	021b      	lsls	r3, r3, #8
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	0018      	movs	r0, r3
 800306c:	f7fd f85e 	bl	800012c <__udivsi3>
 8003070:	0003      	movs	r3, r0
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	e00e      	b.n	8003094 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8003076:	68b9      	ldr	r1, [r7, #8]
 8003078:	000a      	movs	r2, r1
 800307a:	0152      	lsls	r2, r2, #5
 800307c:	1a52      	subs	r2, r2, r1
 800307e:	0193      	lsls	r3, r2, #6
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	185b      	adds	r3, r3, r1
 8003086:	029b      	lsls	r3, r3, #10
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	0018      	movs	r0, r3
 800308c:	f7fd f84e 	bl	800012c <__udivsi3>
 8003090:	0003      	movs	r3, r0
 8003092:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	613b      	str	r3, [r7, #16]
      break;
 8003098:	e00d      	b.n	80030b6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800309a:	4b09      	ldr	r3, [pc, #36]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	0b5b      	lsrs	r3, r3, #13
 80030a0:	2207      	movs	r2, #7
 80030a2:	4013      	ands	r3, r2
 80030a4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	3301      	adds	r3, #1
 80030aa:	2280      	movs	r2, #128	@ 0x80
 80030ac:	0212      	lsls	r2, r2, #8
 80030ae:	409a      	lsls	r2, r3
 80030b0:	0013      	movs	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
      break;
 80030b4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80030b6:	693b      	ldr	r3, [r7, #16]
}
 80030b8:	0018      	movs	r0, r3
 80030ba:	46bd      	mov	sp, r7
 80030bc:	b006      	add	sp, #24
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	40021000 	.word	0x40021000
 80030c4:	003d0900 	.word	0x003d0900
 80030c8:	00f42400 	.word	0x00f42400
 80030cc:	007a1200 	.word	0x007a1200
 80030d0:	08004724 	.word	0x08004724

080030d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d101      	bne.n	80030e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80030e2:	2301      	movs	r3, #1
 80030e4:	e083      	b.n	80031ee <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d109      	bne.n	8003102 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	2382      	movs	r3, #130	@ 0x82
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d009      	beq.n	800310e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	61da      	str	r2, [r3, #28]
 8003100:	e005      	b.n	800310e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2200      	movs	r2, #0
 800310c:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2251      	movs	r2, #81	@ 0x51
 8003118:	5c9b      	ldrb	r3, [r3, r2]
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	d107      	bne.n	8003130 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2250      	movs	r2, #80	@ 0x50
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	0018      	movs	r0, r3
 800312c:	f7fe fac2 	bl	80016b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2251      	movs	r2, #81	@ 0x51
 8003134:	2102      	movs	r1, #2
 8003136:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2140      	movs	r1, #64	@ 0x40
 8003144:	438a      	bics	r2, r1
 8003146:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	2382      	movs	r3, #130	@ 0x82
 800314e:	005b      	lsls	r3, r3, #1
 8003150:	401a      	ands	r2, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6899      	ldr	r1, [r3, #8]
 8003156:	2384      	movs	r3, #132	@ 0x84
 8003158:	021b      	lsls	r3, r3, #8
 800315a:	400b      	ands	r3, r1
 800315c:	431a      	orrs	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68d9      	ldr	r1, [r3, #12]
 8003162:	2380      	movs	r3, #128	@ 0x80
 8003164:	011b      	lsls	r3, r3, #4
 8003166:	400b      	ands	r3, r1
 8003168:	431a      	orrs	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2102      	movs	r1, #2
 8003170:	400b      	ands	r3, r1
 8003172:	431a      	orrs	r2, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	2101      	movs	r1, #1
 800317a:	400b      	ands	r3, r1
 800317c:	431a      	orrs	r2, r3
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6999      	ldr	r1, [r3, #24]
 8003182:	2380      	movs	r3, #128	@ 0x80
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	400b      	ands	r3, r1
 8003188:	431a      	orrs	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	2138      	movs	r1, #56	@ 0x38
 8003190:	400b      	ands	r3, r1
 8003192:	431a      	orrs	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	2180      	movs	r1, #128	@ 0x80
 800319a:	400b      	ands	r3, r1
 800319c:	431a      	orrs	r2, r3
 800319e:	0011      	movs	r1, r2
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031a4:	2380      	movs	r3, #128	@ 0x80
 80031a6:	019b      	lsls	r3, r3, #6
 80031a8:	401a      	ands	r2, r3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	430a      	orrs	r2, r1
 80031b0:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	0c1b      	lsrs	r3, r3, #16
 80031b8:	2204      	movs	r2, #4
 80031ba:	4013      	ands	r3, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	2210      	movs	r2, #16
 80031c4:	401a      	ands	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	69da      	ldr	r2, [r3, #28]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4907      	ldr	r1, [pc, #28]	@ (80031f8 <HAL_SPI_Init+0x124>)
 80031da:	400a      	ands	r2, r1
 80031dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2200      	movs	r2, #0
 80031e2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2251      	movs	r2, #81	@ 0x51
 80031e8:	2101      	movs	r1, #1
 80031ea:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	0018      	movs	r0, r3
 80031f0:	46bd      	mov	sp, r7
 80031f2:	b002      	add	sp, #8
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	fffff7ff 	.word	0xfffff7ff

080031fc <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b088      	sub	sp, #32
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	1dbb      	adds	r3, r7, #6
 800320a:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800320c:	f7fe fc74 	bl	8001af8 <HAL_GetTick>
 8003210:	0003      	movs	r3, r0
 8003212:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003214:	231a      	movs	r3, #26
 8003216:	18fb      	adds	r3, r7, r3
 8003218:	1dba      	adds	r2, r7, #6
 800321a:	8812      	ldrh	r2, [r2, #0]
 800321c:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2251      	movs	r2, #81	@ 0x51
 8003222:	5c9b      	ldrb	r3, [r3, r2]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b01      	cmp	r3, #1
 8003228:	d001      	beq.n	800322e <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 800322a:	2302      	movs	r3, #2
 800322c:	e132      	b.n	8003494 <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d003      	beq.n	800323c <HAL_SPI_Transmit+0x40>
 8003234:	1dbb      	adds	r3, r7, #6
 8003236:	881b      	ldrh	r3, [r3, #0]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e129      	b.n	8003494 <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2250      	movs	r2, #80	@ 0x50
 8003244:	5c9b      	ldrb	r3, [r3, r2]
 8003246:	2b01      	cmp	r3, #1
 8003248:	d101      	bne.n	800324e <HAL_SPI_Transmit+0x52>
 800324a:	2302      	movs	r3, #2
 800324c:	e122      	b.n	8003494 <HAL_SPI_Transmit+0x298>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2250      	movs	r2, #80	@ 0x50
 8003252:	2101      	movs	r1, #1
 8003254:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2251      	movs	r2, #81	@ 0x51
 800325a:	2103      	movs	r1, #3
 800325c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2200      	movs	r2, #0
 8003262:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	1dba      	adds	r2, r7, #6
 800326e:	8812      	ldrh	r2, [r2, #0]
 8003270:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	1dba      	adds	r2, r7, #6
 8003276:	8812      	ldrh	r2, [r2, #0]
 8003278:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2200      	movs	r2, #0
 8003284:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2200      	movs	r2, #0
 8003290:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	2380      	movs	r3, #128	@ 0x80
 800329e:	021b      	lsls	r3, r3, #8
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d110      	bne.n	80032c6 <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2140      	movs	r1, #64	@ 0x40
 80032b0:	438a      	bics	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2180      	movs	r1, #128	@ 0x80
 80032c0:	01c9      	lsls	r1, r1, #7
 80032c2:	430a      	orrs	r2, r1
 80032c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2240      	movs	r2, #64	@ 0x40
 80032ce:	4013      	ands	r3, r2
 80032d0:	2b40      	cmp	r3, #64	@ 0x40
 80032d2:	d007      	beq.n	80032e4 <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2140      	movs	r1, #64	@ 0x40
 80032e0:	430a      	orrs	r2, r1
 80032e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	68da      	ldr	r2, [r3, #12]
 80032e8:	2380      	movs	r3, #128	@ 0x80
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d153      	bne.n	8003398 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d004      	beq.n	8003302 <HAL_SPI_Transmit+0x106>
 80032f8:	231a      	movs	r3, #26
 80032fa:	18fb      	adds	r3, r7, r3
 80032fc:	881b      	ldrh	r3, [r3, #0]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d144      	bne.n	800338c <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003306:	881a      	ldrh	r2, [r3, #0]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003312:	1c9a      	adds	r2, r3, #2
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800331c:	b29b      	uxth	r3, r3
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003326:	e031      	b.n	800338c <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	689b      	ldr	r3, [r3, #8]
 800332e:	2202      	movs	r2, #2
 8003330:	4013      	ands	r3, r2
 8003332:	2b02      	cmp	r3, #2
 8003334:	d112      	bne.n	800335c <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	881a      	ldrh	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003346:	1c9a      	adds	r2, r3, #2
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003350:	b29b      	uxth	r3, r3
 8003352:	3b01      	subs	r3, #1
 8003354:	b29a      	uxth	r2, r3
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	86da      	strh	r2, [r3, #54]	@ 0x36
 800335a:	e017      	b.n	800338c <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800335c:	f7fe fbcc 	bl	8001af8 <HAL_GetTick>
 8003360:	0002      	movs	r2, r0
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	d802      	bhi.n	8003372 <HAL_SPI_Transmit+0x176>
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	3301      	adds	r3, #1
 8003370:	d102      	bne.n	8003378 <HAL_SPI_Transmit+0x17c>
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d109      	bne.n	800338c <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2251      	movs	r2, #81	@ 0x51
 800337c:	2101      	movs	r1, #1
 800337e:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2250      	movs	r2, #80	@ 0x50
 8003384:	2100      	movs	r1, #0
 8003386:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e083      	b.n	8003494 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003390:	b29b      	uxth	r3, r3
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1c8      	bne.n	8003328 <HAL_SPI_Transmit+0x12c>
 8003396:	e054      	b.n	8003442 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d004      	beq.n	80033aa <HAL_SPI_Transmit+0x1ae>
 80033a0:	231a      	movs	r3, #26
 80033a2:	18fb      	adds	r3, r7, r3
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	2b01      	cmp	r3, #1
 80033a8:	d146      	bne.n	8003438 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	330c      	adds	r3, #12
 80033b4:	7812      	ldrb	r2, [r2, #0]
 80033b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80033d0:	e032      	b.n	8003438 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2202      	movs	r2, #2
 80033da:	4013      	ands	r3, r2
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d113      	bne.n	8003408 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	330c      	adds	r3, #12
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80033fc:	b29b      	uxth	r3, r3
 80033fe:	3b01      	subs	r3, #1
 8003400:	b29a      	uxth	r2, r3
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003406:	e017      	b.n	8003438 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003408:	f7fe fb76 	bl	8001af8 <HAL_GetTick>
 800340c:	0002      	movs	r2, r0
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	683a      	ldr	r2, [r7, #0]
 8003414:	429a      	cmp	r2, r3
 8003416:	d802      	bhi.n	800341e <HAL_SPI_Transmit+0x222>
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	3301      	adds	r3, #1
 800341c:	d102      	bne.n	8003424 <HAL_SPI_Transmit+0x228>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d109      	bne.n	8003438 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2251      	movs	r2, #81	@ 0x51
 8003428:	2101      	movs	r1, #1
 800342a:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	2250      	movs	r2, #80	@ 0x50
 8003430:	2100      	movs	r1, #0
 8003432:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e02d      	b.n	8003494 <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1c7      	bne.n	80033d2 <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003442:	69fa      	ldr	r2, [r7, #28]
 8003444:	6839      	ldr	r1, [r7, #0]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	0018      	movs	r0, r3
 800344a:	f000 fc01 	bl	8003c50 <SPI_EndRxTxTransaction>
 800344e:	1e03      	subs	r3, r0, #0
 8003450:	d002      	beq.n	8003458 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2220      	movs	r2, #32
 8003456:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10a      	bne.n	8003476 <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68db      	ldr	r3, [r3, #12]
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	617b      	str	r3, [r7, #20]
 8003474:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2251      	movs	r2, #81	@ 0x51
 800347a:	2101      	movs	r1, #1
 800347c:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	2250      	movs	r2, #80	@ 0x50
 8003482:	2100      	movs	r1, #0
 8003484:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e000      	b.n	8003494 <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8003492:	2300      	movs	r3, #0
  }
}
 8003494:	0018      	movs	r0, r3
 8003496:	46bd      	mov	sp, r7
 8003498:	b008      	add	sp, #32
 800349a:	bd80      	pop	{r7, pc}

0800349c <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800349c:	b590      	push	{r4, r7, lr}
 800349e:	b089      	sub	sp, #36	@ 0x24
 80034a0:	af02      	add	r7, sp, #8
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	603b      	str	r3, [r7, #0]
 80034a8:	1dbb      	adds	r3, r7, #6
 80034aa:	801a      	strh	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2251      	movs	r2, #81	@ 0x51
 80034b0:	5c9b      	ldrb	r3, [r3, r2]
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d001      	beq.n	80034bc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80034b8:	2302      	movs	r3, #2
 80034ba:	e10a      	b.n	80036d2 <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_SPI_Receive+0x2e>
 80034c2:	1dbb      	adds	r3, r7, #6
 80034c4:	881b      	ldrh	r3, [r3, #0]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d101      	bne.n	80034ce <HAL_SPI_Receive+0x32>
  {
    return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e101      	b.n	80036d2 <HAL_SPI_Receive+0x236>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	685a      	ldr	r2, [r3, #4]
 80034d2:	2382      	movs	r3, #130	@ 0x82
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d113      	bne.n	8003502 <HAL_SPI_Receive+0x66>
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d10f      	bne.n	8003502 <HAL_SPI_Receive+0x66>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2251      	movs	r2, #81	@ 0x51
 80034e6:	2104      	movs	r1, #4
 80034e8:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80034ea:	1dbb      	adds	r3, r7, #6
 80034ec:	881c      	ldrh	r4, [r3, #0]
 80034ee:	68ba      	ldr	r2, [r7, #8]
 80034f0:	68b9      	ldr	r1, [r7, #8]
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	9300      	str	r3, [sp, #0]
 80034f8:	0023      	movs	r3, r4
 80034fa:	f000 f8f1 	bl	80036e0 <HAL_SPI_TransmitReceive>
 80034fe:	0003      	movs	r3, r0
 8003500:	e0e7      	b.n	80036d2 <HAL_SPI_Receive+0x236>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003502:	f7fe faf9 	bl	8001af8 <HAL_GetTick>
 8003506:	0003      	movs	r3, r0
 8003508:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2250      	movs	r2, #80	@ 0x50
 800350e:	5c9b      	ldrb	r3, [r3, r2]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d101      	bne.n	8003518 <HAL_SPI_Receive+0x7c>
 8003514:	2302      	movs	r3, #2
 8003516:	e0dc      	b.n	80036d2 <HAL_SPI_Receive+0x236>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2250      	movs	r2, #80	@ 0x50
 800351c:	2101      	movs	r1, #1
 800351e:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2251      	movs	r2, #81	@ 0x51
 8003524:	2104      	movs	r1, #4
 8003526:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	68ba      	ldr	r2, [r7, #8]
 8003532:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1dba      	adds	r2, r7, #6
 8003538:	8812      	ldrh	r2, [r2, #0]
 800353a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	1dba      	adds	r2, r7, #6
 8003540:	8812      	ldrh	r2, [r2, #0]
 8003542:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2200      	movs	r2, #0
 800355a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	689a      	ldr	r2, [r3, #8]
 8003566:	2380      	movs	r3, #128	@ 0x80
 8003568:	021b      	lsls	r3, r3, #8
 800356a:	429a      	cmp	r2, r3
 800356c:	d10f      	bne.n	800358e <HAL_SPI_Receive+0xf2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	2140      	movs	r1, #64	@ 0x40
 800357a:	438a      	bics	r2, r1
 800357c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4954      	ldr	r1, [pc, #336]	@ (80036dc <HAL_SPI_Receive+0x240>)
 800358a:	400a      	ands	r2, r1
 800358c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2240      	movs	r2, #64	@ 0x40
 8003596:	4013      	ands	r3, r2
 8003598:	2b40      	cmp	r3, #64	@ 0x40
 800359a:	d007      	beq.n	80035ac <HAL_SPI_Receive+0x110>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	2140      	movs	r1, #64	@ 0x40
 80035a8:	430a      	orrs	r2, r1
 80035aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	68db      	ldr	r3, [r3, #12]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d000      	beq.n	80035b6 <HAL_SPI_Receive+0x11a>
 80035b4:	e06e      	b.n	8003694 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80035b6:	e034      	b.n	8003622 <HAL_SPI_Receive+0x186>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2201      	movs	r2, #1
 80035c0:	4013      	ands	r3, r2
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d115      	bne.n	80035f2 <HAL_SPI_Receive+0x156>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	001a      	movs	r2, r3
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035d2:	7812      	ldrb	r2, [r2, #0]
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29a      	uxth	r2, r3
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80035f0:	e017      	b.n	8003622 <HAL_SPI_Receive+0x186>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035f2:	f7fe fa81 	bl	8001af8 <HAL_GetTick>
 80035f6:	0002      	movs	r2, r0
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d802      	bhi.n	8003608 <HAL_SPI_Receive+0x16c>
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	3301      	adds	r3, #1
 8003606:	d102      	bne.n	800360e <HAL_SPI_Receive+0x172>
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <HAL_SPI_Receive+0x186>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2251      	movs	r2, #81	@ 0x51
 8003612:	2101      	movs	r1, #1
 8003614:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	2250      	movs	r2, #80	@ 0x50
 800361a:	2100      	movs	r1, #0
 800361c:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e057      	b.n	80036d2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003626:	b29b      	uxth	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1c5      	bne.n	80035b8 <HAL_SPI_Receive+0x11c>
 800362c:	e037      	b.n	800369e <HAL_SPI_Receive+0x202>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	2201      	movs	r2, #1
 8003636:	4013      	ands	r3, r2
 8003638:	2b01      	cmp	r3, #1
 800363a:	d113      	bne.n	8003664 <HAL_SPI_Receive+0x1c8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003646:	b292      	uxth	r2, r2
 8003648:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364e:	1c9a      	adds	r2, r3, #2
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003658:	b29b      	uxth	r3, r3
 800365a:	3b01      	subs	r3, #1
 800365c:	b29a      	uxth	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003662:	e017      	b.n	8003694 <HAL_SPI_Receive+0x1f8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003664:	f7fe fa48 	bl	8001af8 <HAL_GetTick>
 8003668:	0002      	movs	r2, r0
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	429a      	cmp	r2, r3
 8003672:	d802      	bhi.n	800367a <HAL_SPI_Receive+0x1de>
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	3301      	adds	r3, #1
 8003678:	d102      	bne.n	8003680 <HAL_SPI_Receive+0x1e4>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d109      	bne.n	8003694 <HAL_SPI_Receive+0x1f8>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2251      	movs	r2, #81	@ 0x51
 8003684:	2101      	movs	r1, #1
 8003686:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2250      	movs	r2, #80	@ 0x50
 800368c:	2100      	movs	r1, #0
 800368e:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8003690:	2303      	movs	r3, #3
 8003692:	e01e      	b.n	80036d2 <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003698:	b29b      	uxth	r3, r3
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1c7      	bne.n	800362e <HAL_SPI_Receive+0x192>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	6839      	ldr	r1, [r7, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	0018      	movs	r0, r3
 80036a6:	f000 fa69 	bl	8003b7c <SPI_EndRxTransaction>
 80036aa:	1e03      	subs	r3, r0, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_SPI_Receive+0x218>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2220      	movs	r2, #32
 80036b2:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2251      	movs	r2, #81	@ 0x51
 80036b8:	2101      	movs	r1, #1
 80036ba:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2250      	movs	r2, #80	@ 0x50
 80036c0:	2100      	movs	r1, #0
 80036c2:	5499      	strb	r1, [r3, r2]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d001      	beq.n	80036d0 <HAL_SPI_Receive+0x234>
  {
    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
 80036ce:	e000      	b.n	80036d2 <HAL_SPI_Receive+0x236>
  }
  else
  {
    return HAL_OK;
 80036d0:	2300      	movs	r3, #0
  }
}
 80036d2:	0018      	movs	r0, r3
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b007      	add	sp, #28
 80036d8:	bd90      	pop	{r4, r7, pc}
 80036da:	46c0      	nop			@ (mov r8, r8)
 80036dc:	ffffbfff 	.word	0xffffbfff

080036e0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08a      	sub	sp, #40	@ 0x28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	001a      	movs	r2, r3
 80036ee:	1cbb      	adds	r3, r7, #2
 80036f0:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80036f2:	2301      	movs	r3, #1
 80036f4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036f6:	f7fe f9ff 	bl	8001af8 <HAL_GetTick>
 80036fa:	0003      	movs	r3, r0
 80036fc:	623b      	str	r3, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80036fe:	201f      	movs	r0, #31
 8003700:	183b      	adds	r3, r7, r0
 8003702:	68fa      	ldr	r2, [r7, #12]
 8003704:	2151      	movs	r1, #81	@ 0x51
 8003706:	5c52      	ldrb	r2, [r2, r1]
 8003708:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003710:	2316      	movs	r3, #22
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	1cba      	adds	r2, r7, #2
 8003716:	8812      	ldrh	r2, [r2, #0]
 8003718:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800371a:	183b      	adds	r3, r7, r0
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d00e      	beq.n	8003740 <HAL_SPI_TransmitReceive+0x60>
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	2382      	movs	r3, #130	@ 0x82
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	429a      	cmp	r2, r3
 800372a:	d107      	bne.n	800373c <HAL_SPI_TransmitReceive+0x5c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d103      	bne.n	800373c <HAL_SPI_TransmitReceive+0x5c>
 8003734:	183b      	adds	r3, r7, r0
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	2b04      	cmp	r3, #4
 800373a:	d001      	beq.n	8003740 <HAL_SPI_TransmitReceive+0x60>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800373c:	2302      	movs	r3, #2
 800373e:	e18a      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d006      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x74>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <HAL_SPI_TransmitReceive+0x74>
 800374c:	1cbb      	adds	r3, r7, #2
 800374e:	881b      	ldrh	r3, [r3, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d101      	bne.n	8003758 <HAL_SPI_TransmitReceive+0x78>
  {
    return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e17e      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2250      	movs	r2, #80	@ 0x50
 800375c:	5c9b      	ldrb	r3, [r3, r2]
 800375e:	2b01      	cmp	r3, #1
 8003760:	d101      	bne.n	8003766 <HAL_SPI_TransmitReceive+0x86>
 8003762:	2302      	movs	r3, #2
 8003764:	e177      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2250      	movs	r2, #80	@ 0x50
 800376a:	2101      	movs	r1, #1
 800376c:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2251      	movs	r2, #81	@ 0x51
 8003772:	5c9b      	ldrb	r3, [r3, r2]
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b04      	cmp	r3, #4
 8003778:	d003      	beq.n	8003782 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2251      	movs	r2, #81	@ 0x51
 800377e:	2105      	movs	r1, #5
 8003780:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	1cba      	adds	r2, r7, #2
 8003792:	8812      	ldrh	r2, [r2, #0]
 8003794:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	1cba      	adds	r2, r7, #2
 800379a:	8812      	ldrh	r2, [r2, #0]
 800379c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	68ba      	ldr	r2, [r7, #8]
 80037a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	1cba      	adds	r2, r7, #2
 80037a8:	8812      	ldrh	r2, [r2, #0]
 80037aa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	1cba      	adds	r2, r7, #2
 80037b0:	8812      	ldrh	r2, [r2, #0]
 80037b2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2240      	movs	r2, #64	@ 0x40
 80037c8:	4013      	ands	r3, r2
 80037ca:	2b40      	cmp	r3, #64	@ 0x40
 80037cc:	d007      	beq.n	80037de <HAL_SPI_TransmitReceive+0xfe>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681a      	ldr	r2, [r3, #0]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2140      	movs	r1, #64	@ 0x40
 80037da:	430a      	orrs	r2, r1
 80037dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	68da      	ldr	r2, [r3, #12]
 80037e2:	2380      	movs	r3, #128	@ 0x80
 80037e4:	011b      	lsls	r3, r3, #4
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d000      	beq.n	80037ec <HAL_SPI_TransmitReceive+0x10c>
 80037ea:	e080      	b.n	80038ee <HAL_SPI_TransmitReceive+0x20e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_SPI_TransmitReceive+0x120>
 80037f4:	2316      	movs	r3, #22
 80037f6:	18fb      	adds	r3, r7, r3
 80037f8:	881b      	ldrh	r3, [r3, #0]
 80037fa:	2b01      	cmp	r3, #1
 80037fc:	d000      	beq.n	8003800 <HAL_SPI_TransmitReceive+0x120>
 80037fe:	e06b      	b.n	80038d8 <HAL_SPI_TransmitReceive+0x1f8>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003804:	881a      	ldrh	r2, [r3, #0]
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003810:	1c9a      	adds	r2, r3, #2
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003824:	e058      	b.n	80038d8 <HAL_SPI_TransmitReceive+0x1f8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	689b      	ldr	r3, [r3, #8]
 800382c:	2202      	movs	r2, #2
 800382e:	4013      	ands	r3, r2
 8003830:	2b02      	cmp	r3, #2
 8003832:	d11b      	bne.n	800386c <HAL_SPI_TransmitReceive+0x18c>
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003838:	b29b      	uxth	r3, r3
 800383a:	2b00      	cmp	r3, #0
 800383c:	d016      	beq.n	800386c <HAL_SPI_TransmitReceive+0x18c>
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	2b01      	cmp	r3, #1
 8003842:	d113      	bne.n	800386c <HAL_SPI_TransmitReceive+0x18c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	881a      	ldrh	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003854:	1c9a      	adds	r2, r3, #2
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2201      	movs	r2, #1
 8003874:	4013      	ands	r3, r2
 8003876:	2b01      	cmp	r3, #1
 8003878:	d119      	bne.n	80038ae <HAL_SPI_TransmitReceive+0x1ce>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387e:	b29b      	uxth	r3, r3
 8003880:	2b00      	cmp	r3, #0
 8003882:	d014      	beq.n	80038ae <HAL_SPI_TransmitReceive+0x1ce>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68da      	ldr	r2, [r3, #12]
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800388e:	b292      	uxth	r2, r2
 8003890:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003896:	1c9a      	adds	r2, r3, #2
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80038aa:	2301      	movs	r3, #1
 80038ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80038ae:	f7fe f923 	bl	8001af8 <HAL_GetTick>
 80038b2:	0002      	movs	r2, r0
 80038b4:	6a3b      	ldr	r3, [r7, #32]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d80c      	bhi.n	80038d8 <HAL_SPI_TransmitReceive+0x1f8>
 80038be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038c0:	3301      	adds	r3, #1
 80038c2:	d009      	beq.n	80038d8 <HAL_SPI_TransmitReceive+0x1f8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2251      	movs	r2, #81	@ 0x51
 80038c8:	2101      	movs	r1, #1
 80038ca:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2250      	movs	r2, #80	@ 0x50
 80038d0:	2100      	movs	r1, #0
 80038d2:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e0be      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d1a1      	bne.n	8003826 <HAL_SPI_TransmitReceive+0x146>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d19c      	bne.n	8003826 <HAL_SPI_TransmitReceive+0x146>
 80038ec:	e084      	b.n	80039f8 <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	685b      	ldr	r3, [r3, #4]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d005      	beq.n	8003902 <HAL_SPI_TransmitReceive+0x222>
 80038f6:	2316      	movs	r3, #22
 80038f8:	18fb      	adds	r3, r7, r3
 80038fa:	881b      	ldrh	r3, [r3, #0]
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d000      	beq.n	8003902 <HAL_SPI_TransmitReceive+0x222>
 8003900:	e070      	b.n	80039e4 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	330c      	adds	r3, #12
 800390c:	7812      	ldrb	r2, [r2, #0]
 800390e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003914:	1c5a      	adds	r2, r3, #1
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800391e:	b29b      	uxth	r3, r3
 8003920:	3b01      	subs	r3, #1
 8003922:	b29a      	uxth	r2, r3
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003928:	e05c      	b.n	80039e4 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	2202      	movs	r2, #2
 8003932:	4013      	ands	r3, r2
 8003934:	2b02      	cmp	r3, #2
 8003936:	d11c      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x292>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800393c:	b29b      	uxth	r3, r3
 800393e:	2b00      	cmp	r3, #0
 8003940:	d017      	beq.n	8003972 <HAL_SPI_TransmitReceive+0x292>
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	2b01      	cmp	r3, #1
 8003946:	d114      	bne.n	8003972 <HAL_SPI_TransmitReceive+0x292>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	330c      	adds	r3, #12
 8003952:	7812      	ldrb	r2, [r2, #0]
 8003954:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395a:	1c5a      	adds	r2, r3, #1
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003964:	b29b      	uxth	r3, r3
 8003966:	3b01      	subs	r3, #1
 8003968:	b29a      	uxth	r2, r3
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2201      	movs	r2, #1
 800397a:	4013      	ands	r3, r2
 800397c:	2b01      	cmp	r3, #1
 800397e:	d119      	bne.n	80039b4 <HAL_SPI_TransmitReceive+0x2d4>
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d014      	beq.n	80039b4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003994:	b2d2      	uxtb	r2, r2
 8003996:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039b0:	2301      	movs	r3, #1
 80039b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80039b4:	f7fe f8a0 	bl	8001af8 <HAL_GetTick>
 80039b8:	0002      	movs	r2, r0
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d802      	bhi.n	80039ca <HAL_SPI_TransmitReceive+0x2ea>
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	3301      	adds	r3, #1
 80039c8:	d102      	bne.n	80039d0 <HAL_SPI_TransmitReceive+0x2f0>
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d109      	bne.n	80039e4 <HAL_SPI_TransmitReceive+0x304>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2251      	movs	r2, #81	@ 0x51
 80039d4:	2101      	movs	r1, #1
 80039d6:	5499      	strb	r1, [r3, r2]
        __HAL_UNLOCK(hspi);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2250      	movs	r2, #80	@ 0x50
 80039dc:	2100      	movs	r1, #0
 80039de:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e038      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80039e8:	b29b      	uxth	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d19d      	bne.n	800392a <HAL_SPI_TransmitReceive+0x24a>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d198      	bne.n	800392a <HAL_SPI_TransmitReceive+0x24a>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80039f8:	6a3a      	ldr	r2, [r7, #32]
 80039fa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	0018      	movs	r0, r3
 8003a00:	f000 f926 	bl	8003c50 <SPI_EndRxTxTransaction>
 8003a04:	1e03      	subs	r3, r0, #0
 8003a06:	d008      	beq.n	8003a1a <HAL_SPI_TransmitReceive+0x33a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2220      	movs	r2, #32
 8003a0c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	2250      	movs	r2, #80	@ 0x50
 8003a12:	2100      	movs	r1, #0
 8003a14:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e01d      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d10a      	bne.n	8003a38 <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a22:	2300      	movs	r3, #0
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	613b      	str	r3, [r7, #16]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	613b      	str	r3, [r7, #16]
 8003a36:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2251      	movs	r2, #81	@ 0x51
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	5499      	strb	r1, [r3, r2]
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2250      	movs	r2, #80	@ 0x50
 8003a44:	2100      	movs	r1, #0
 8003a46:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d001      	beq.n	8003a54 <HAL_SPI_TransmitReceive+0x374>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e000      	b.n	8003a56 <HAL_SPI_TransmitReceive+0x376>
  }
  else
  {
    return HAL_OK;
 8003a54:	2300      	movs	r3, #0
  }
}
 8003a56:	0018      	movs	r0, r3
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	b00a      	add	sp, #40	@ 0x28
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b088      	sub	sp, #32
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	603b      	str	r3, [r7, #0]
 8003a6c:	1dfb      	adds	r3, r7, #7
 8003a6e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003a70:	f7fe f842 	bl	8001af8 <HAL_GetTick>
 8003a74:	0002      	movs	r2, r0
 8003a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a78:	1a9b      	subs	r3, r3, r2
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	18d3      	adds	r3, r2, r3
 8003a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003a80:	f7fe f83a 	bl	8001af8 <HAL_GetTick>
 8003a84:	0003      	movs	r3, r0
 8003a86:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003a88:	4b3a      	ldr	r3, [pc, #232]	@ (8003b74 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	015b      	lsls	r3, r3, #5
 8003a8e:	0d1b      	lsrs	r3, r3, #20
 8003a90:	69fa      	ldr	r2, [r7, #28]
 8003a92:	4353      	muls	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a96:	e059      	b.n	8003b4c <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	d056      	beq.n	8003b4c <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003a9e:	f7fe f82b 	bl	8001af8 <HAL_GetTick>
 8003aa2:	0002      	movs	r2, r0
 8003aa4:	69bb      	ldr	r3, [r7, #24]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	69fa      	ldr	r2, [r7, #28]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d902      	bls.n	8003ab4 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d142      	bne.n	8003b3a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685a      	ldr	r2, [r3, #4]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	21e0      	movs	r1, #224	@ 0xe0
 8003ac0:	438a      	bics	r2, r1
 8003ac2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	2382      	movs	r3, #130	@ 0x82
 8003aca:	005b      	lsls	r3, r3, #1
 8003acc:	429a      	cmp	r2, r3
 8003ace:	d113      	bne.n	8003af8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	689a      	ldr	r2, [r3, #8]
 8003ad4:	2380      	movs	r3, #128	@ 0x80
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d005      	beq.n	8003ae8 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	689a      	ldr	r2, [r3, #8]
 8003ae0:	2380      	movs	r3, #128	@ 0x80
 8003ae2:	00db      	lsls	r3, r3, #3
 8003ae4:	429a      	cmp	r2, r3
 8003ae6:	d107      	bne.n	8003af8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2140      	movs	r1, #64	@ 0x40
 8003af4:	438a      	bics	r2, r1
 8003af6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003afc:	2380      	movs	r3, #128	@ 0x80
 8003afe:	019b      	lsls	r3, r3, #6
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d110      	bne.n	8003b26 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	491a      	ldr	r1, [pc, #104]	@ (8003b78 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003b10:	400a      	ands	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2180      	movs	r1, #128	@ 0x80
 8003b20:	0189      	lsls	r1, r1, #6
 8003b22:	430a      	orrs	r2, r1
 8003b24:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2251      	movs	r2, #81	@ 0x51
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2250      	movs	r2, #80	@ 0x50
 8003b32:	2100      	movs	r1, #0
 8003b34:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e018      	b.n	8003b6c <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d102      	bne.n	8003b46 <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8003b40:	2300      	movs	r3, #0
 8003b42:	61fb      	str	r3, [r7, #28]
 8003b44:	e002      	b.n	8003b4c <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	3b01      	subs	r3, #1
 8003b4a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	68ba      	ldr	r2, [r7, #8]
 8003b54:	4013      	ands	r3, r2
 8003b56:	68ba      	ldr	r2, [r7, #8]
 8003b58:	1ad3      	subs	r3, r2, r3
 8003b5a:	425a      	negs	r2, r3
 8003b5c:	4153      	adcs	r3, r2
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	001a      	movs	r2, r3
 8003b62:	1dfb      	adds	r3, r7, #7
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d196      	bne.n	8003a98 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	b008      	add	sp, #32
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	20000004 	.word	0x20000004
 8003b78:	ffffdfff 	.word	0xffffdfff

08003b7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b086      	sub	sp, #24
 8003b80:	af02      	add	r7, sp, #8
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	2382      	movs	r3, #130	@ 0x82
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d113      	bne.n	8003bbc <SPI_EndRxTransaction+0x40>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	689a      	ldr	r2, [r3, #8]
 8003b98:	2380      	movs	r3, #128	@ 0x80
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d005      	beq.n	8003bac <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	2380      	movs	r3, #128	@ 0x80
 8003ba6:	00db      	lsls	r3, r3, #3
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d107      	bne.n	8003bbc <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2140      	movs	r1, #64	@ 0x40
 8003bb8:	438a      	bics	r2, r1
 8003bba:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	685a      	ldr	r2, [r3, #4]
 8003bc0:	2382      	movs	r3, #130	@ 0x82
 8003bc2:	005b      	lsls	r3, r3, #1
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d12b      	bne.n	8003c20 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	689a      	ldr	r2, [r3, #8]
 8003bcc:	2380      	movs	r3, #128	@ 0x80
 8003bce:	00db      	lsls	r3, r3, #3
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d012      	beq.n	8003bfa <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	0013      	movs	r3, r2
 8003bde:	2200      	movs	r2, #0
 8003be0:	2180      	movs	r1, #128	@ 0x80
 8003be2:	f7ff ff3d 	bl	8003a60 <SPI_WaitFlagStateUntilTimeout>
 8003be6:	1e03      	subs	r3, r0, #0
 8003be8:	d02d      	beq.n	8003c46 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bee:	2220      	movs	r2, #32
 8003bf0:	431a      	orrs	r2, r3
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e026      	b.n	8003c48 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003bfa:	68ba      	ldr	r2, [r7, #8]
 8003bfc:	68f8      	ldr	r0, [r7, #12]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	9300      	str	r3, [sp, #0]
 8003c02:	0013      	movs	r3, r2
 8003c04:	2200      	movs	r2, #0
 8003c06:	2101      	movs	r1, #1
 8003c08:	f7ff ff2a 	bl	8003a60 <SPI_WaitFlagStateUntilTimeout>
 8003c0c:	1e03      	subs	r3, r0, #0
 8003c0e:	d01a      	beq.n	8003c46 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c14:	2220      	movs	r2, #32
 8003c16:	431a      	orrs	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e013      	b.n	8003c48 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	0013      	movs	r3, r2
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2101      	movs	r1, #1
 8003c2e:	f7ff ff17 	bl	8003a60 <SPI_WaitFlagStateUntilTimeout>
 8003c32:	1e03      	subs	r3, r0, #0
 8003c34:	d007      	beq.n	8003c46 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	431a      	orrs	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003c42:	2303      	movs	r3, #3
 8003c44:	e000      	b.n	8003c48 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	0018      	movs	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	b004      	add	sp, #16
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b088      	sub	sp, #32
 8003c54:	af02      	add	r7, sp, #8
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	9300      	str	r3, [sp, #0]
 8003c64:	0013      	movs	r3, r2
 8003c66:	2201      	movs	r2, #1
 8003c68:	2102      	movs	r1, #2
 8003c6a:	f7ff fef9 	bl	8003a60 <SPI_WaitFlagStateUntilTimeout>
 8003c6e:	1e03      	subs	r3, r0, #0
 8003c70:	d007      	beq.n	8003c82 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c76:	2220      	movs	r2, #32
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e037      	b.n	8003cf2 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003c82:	4b1e      	ldr	r3, [pc, #120]	@ (8003cfc <SPI_EndRxTxTransaction+0xac>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	491e      	ldr	r1, [pc, #120]	@ (8003d00 <SPI_EndRxTxTransaction+0xb0>)
 8003c88:	0018      	movs	r0, r3
 8003c8a:	f7fc fa4f 	bl	800012c <__udivsi3>
 8003c8e:	0003      	movs	r3, r0
 8003c90:	001a      	movs	r2, r3
 8003c92:	0013      	movs	r3, r2
 8003c94:	015b      	lsls	r3, r3, #5
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	189b      	adds	r3, r3, r2
 8003c9c:	00db      	lsls	r3, r3, #3
 8003c9e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	2382      	movs	r3, #130	@ 0x82
 8003ca6:	005b      	lsls	r3, r3, #1
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d112      	bne.n	8003cd2 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	0013      	movs	r3, r2
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	2180      	movs	r1, #128	@ 0x80
 8003cba:	f7ff fed1 	bl	8003a60 <SPI_WaitFlagStateUntilTimeout>
 8003cbe:	1e03      	subs	r3, r0, #0
 8003cc0:	d016      	beq.n	8003cf0 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e00f      	b.n	8003cf2 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00a      	beq.n	8003cee <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	3b01      	subs	r3, #1
 8003cdc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	2280      	movs	r2, #128	@ 0x80
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b80      	cmp	r3, #128	@ 0x80
 8003cea:	d0f2      	beq.n	8003cd2 <SPI_EndRxTxTransaction+0x82>
 8003cec:	e000      	b.n	8003cf0 <SPI_EndRxTxTransaction+0xa0>
        break;
 8003cee:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	0018      	movs	r0, r3
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	b006      	add	sp, #24
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	46c0      	nop			@ (mov r8, r8)
 8003cfc:	20000004 	.word	0x20000004
 8003d00:	016e3600 	.word	0x016e3600

08003d04 <std>:
 8003d04:	2300      	movs	r3, #0
 8003d06:	b510      	push	{r4, lr}
 8003d08:	0004      	movs	r4, r0
 8003d0a:	6003      	str	r3, [r0, #0]
 8003d0c:	6043      	str	r3, [r0, #4]
 8003d0e:	6083      	str	r3, [r0, #8]
 8003d10:	8181      	strh	r1, [r0, #12]
 8003d12:	6643      	str	r3, [r0, #100]	@ 0x64
 8003d14:	81c2      	strh	r2, [r0, #14]
 8003d16:	6103      	str	r3, [r0, #16]
 8003d18:	6143      	str	r3, [r0, #20]
 8003d1a:	6183      	str	r3, [r0, #24]
 8003d1c:	0019      	movs	r1, r3
 8003d1e:	2208      	movs	r2, #8
 8003d20:	305c      	adds	r0, #92	@ 0x5c
 8003d22:	f000 f9ff 	bl	8004124 <memset>
 8003d26:	4b0b      	ldr	r3, [pc, #44]	@ (8003d54 <std+0x50>)
 8003d28:	6224      	str	r4, [r4, #32]
 8003d2a:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d2c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d58 <std+0x54>)
 8003d2e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003d30:	4b0a      	ldr	r3, [pc, #40]	@ (8003d5c <std+0x58>)
 8003d32:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003d34:	4b0a      	ldr	r3, [pc, #40]	@ (8003d60 <std+0x5c>)
 8003d36:	6323      	str	r3, [r4, #48]	@ 0x30
 8003d38:	4b0a      	ldr	r3, [pc, #40]	@ (8003d64 <std+0x60>)
 8003d3a:	429c      	cmp	r4, r3
 8003d3c:	d005      	beq.n	8003d4a <std+0x46>
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003d68 <std+0x64>)
 8003d40:	429c      	cmp	r4, r3
 8003d42:	d002      	beq.n	8003d4a <std+0x46>
 8003d44:	4b09      	ldr	r3, [pc, #36]	@ (8003d6c <std+0x68>)
 8003d46:	429c      	cmp	r4, r3
 8003d48:	d103      	bne.n	8003d52 <std+0x4e>
 8003d4a:	0020      	movs	r0, r4
 8003d4c:	3058      	adds	r0, #88	@ 0x58
 8003d4e:	f000 fa69 	bl	8004224 <__retarget_lock_init_recursive>
 8003d52:	bd10      	pop	{r4, pc}
 8003d54:	08003f4d 	.word	0x08003f4d
 8003d58:	08003f75 	.word	0x08003f75
 8003d5c:	08003fad 	.word	0x08003fad
 8003d60:	08003fd9 	.word	0x08003fd9
 8003d64:	200009b4 	.word	0x200009b4
 8003d68:	20000a1c 	.word	0x20000a1c
 8003d6c:	20000a84 	.word	0x20000a84

08003d70 <stdio_exit_handler>:
 8003d70:	b510      	push	{r4, lr}
 8003d72:	4a03      	ldr	r2, [pc, #12]	@ (8003d80 <stdio_exit_handler+0x10>)
 8003d74:	4903      	ldr	r1, [pc, #12]	@ (8003d84 <stdio_exit_handler+0x14>)
 8003d76:	4804      	ldr	r0, [pc, #16]	@ (8003d88 <stdio_exit_handler+0x18>)
 8003d78:	f000 f86c 	bl	8003e54 <_fwalk_sglue>
 8003d7c:	bd10      	pop	{r4, pc}
 8003d7e:	46c0      	nop			@ (mov r8, r8)
 8003d80:	20000010 	.word	0x20000010
 8003d84:	08004531 	.word	0x08004531
 8003d88:	20000020 	.word	0x20000020

08003d8c <cleanup_stdio>:
 8003d8c:	6841      	ldr	r1, [r0, #4]
 8003d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8003dbc <cleanup_stdio+0x30>)
 8003d90:	b510      	push	{r4, lr}
 8003d92:	0004      	movs	r4, r0
 8003d94:	4299      	cmp	r1, r3
 8003d96:	d001      	beq.n	8003d9c <cleanup_stdio+0x10>
 8003d98:	f000 fbca 	bl	8004530 <_fflush_r>
 8003d9c:	68a1      	ldr	r1, [r4, #8]
 8003d9e:	4b08      	ldr	r3, [pc, #32]	@ (8003dc0 <cleanup_stdio+0x34>)
 8003da0:	4299      	cmp	r1, r3
 8003da2:	d002      	beq.n	8003daa <cleanup_stdio+0x1e>
 8003da4:	0020      	movs	r0, r4
 8003da6:	f000 fbc3 	bl	8004530 <_fflush_r>
 8003daa:	68e1      	ldr	r1, [r4, #12]
 8003dac:	4b05      	ldr	r3, [pc, #20]	@ (8003dc4 <cleanup_stdio+0x38>)
 8003dae:	4299      	cmp	r1, r3
 8003db0:	d002      	beq.n	8003db8 <cleanup_stdio+0x2c>
 8003db2:	0020      	movs	r0, r4
 8003db4:	f000 fbbc 	bl	8004530 <_fflush_r>
 8003db8:	bd10      	pop	{r4, pc}
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	200009b4 	.word	0x200009b4
 8003dc0:	20000a1c 	.word	0x20000a1c
 8003dc4:	20000a84 	.word	0x20000a84

08003dc8 <global_stdio_init.part.0>:
 8003dc8:	b510      	push	{r4, lr}
 8003dca:	4b09      	ldr	r3, [pc, #36]	@ (8003df0 <global_stdio_init.part.0+0x28>)
 8003dcc:	4a09      	ldr	r2, [pc, #36]	@ (8003df4 <global_stdio_init.part.0+0x2c>)
 8003dce:	2104      	movs	r1, #4
 8003dd0:	601a      	str	r2, [r3, #0]
 8003dd2:	4809      	ldr	r0, [pc, #36]	@ (8003df8 <global_stdio_init.part.0+0x30>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f7ff ff95 	bl	8003d04 <std>
 8003dda:	2201      	movs	r2, #1
 8003ddc:	2109      	movs	r1, #9
 8003dde:	4807      	ldr	r0, [pc, #28]	@ (8003dfc <global_stdio_init.part.0+0x34>)
 8003de0:	f7ff ff90 	bl	8003d04 <std>
 8003de4:	2202      	movs	r2, #2
 8003de6:	2112      	movs	r1, #18
 8003de8:	4805      	ldr	r0, [pc, #20]	@ (8003e00 <global_stdio_init.part.0+0x38>)
 8003dea:	f7ff ff8b 	bl	8003d04 <std>
 8003dee:	bd10      	pop	{r4, pc}
 8003df0:	20000aec 	.word	0x20000aec
 8003df4:	08003d71 	.word	0x08003d71
 8003df8:	200009b4 	.word	0x200009b4
 8003dfc:	20000a1c 	.word	0x20000a1c
 8003e00:	20000a84 	.word	0x20000a84

08003e04 <__sfp_lock_acquire>:
 8003e04:	b510      	push	{r4, lr}
 8003e06:	4802      	ldr	r0, [pc, #8]	@ (8003e10 <__sfp_lock_acquire+0xc>)
 8003e08:	f000 fa0d 	bl	8004226 <__retarget_lock_acquire_recursive>
 8003e0c:	bd10      	pop	{r4, pc}
 8003e0e:	46c0      	nop			@ (mov r8, r8)
 8003e10:	20000af5 	.word	0x20000af5

08003e14 <__sfp_lock_release>:
 8003e14:	b510      	push	{r4, lr}
 8003e16:	4802      	ldr	r0, [pc, #8]	@ (8003e20 <__sfp_lock_release+0xc>)
 8003e18:	f000 fa06 	bl	8004228 <__retarget_lock_release_recursive>
 8003e1c:	bd10      	pop	{r4, pc}
 8003e1e:	46c0      	nop			@ (mov r8, r8)
 8003e20:	20000af5 	.word	0x20000af5

08003e24 <__sinit>:
 8003e24:	b510      	push	{r4, lr}
 8003e26:	0004      	movs	r4, r0
 8003e28:	f7ff ffec 	bl	8003e04 <__sfp_lock_acquire>
 8003e2c:	6a23      	ldr	r3, [r4, #32]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d002      	beq.n	8003e38 <__sinit+0x14>
 8003e32:	f7ff ffef 	bl	8003e14 <__sfp_lock_release>
 8003e36:	bd10      	pop	{r4, pc}
 8003e38:	4b04      	ldr	r3, [pc, #16]	@ (8003e4c <__sinit+0x28>)
 8003e3a:	6223      	str	r3, [r4, #32]
 8003e3c:	4b04      	ldr	r3, [pc, #16]	@ (8003e50 <__sinit+0x2c>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1f6      	bne.n	8003e32 <__sinit+0xe>
 8003e44:	f7ff ffc0 	bl	8003dc8 <global_stdio_init.part.0>
 8003e48:	e7f3      	b.n	8003e32 <__sinit+0xe>
 8003e4a:	46c0      	nop			@ (mov r8, r8)
 8003e4c:	08003d8d 	.word	0x08003d8d
 8003e50:	20000aec 	.word	0x20000aec

08003e54 <_fwalk_sglue>:
 8003e54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e56:	0014      	movs	r4, r2
 8003e58:	2600      	movs	r6, #0
 8003e5a:	9000      	str	r0, [sp, #0]
 8003e5c:	9101      	str	r1, [sp, #4]
 8003e5e:	68a5      	ldr	r5, [r4, #8]
 8003e60:	6867      	ldr	r7, [r4, #4]
 8003e62:	3f01      	subs	r7, #1
 8003e64:	d504      	bpl.n	8003e70 <_fwalk_sglue+0x1c>
 8003e66:	6824      	ldr	r4, [r4, #0]
 8003e68:	2c00      	cmp	r4, #0
 8003e6a:	d1f8      	bne.n	8003e5e <_fwalk_sglue+0xa>
 8003e6c:	0030      	movs	r0, r6
 8003e6e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e70:	89ab      	ldrh	r3, [r5, #12]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d908      	bls.n	8003e88 <_fwalk_sglue+0x34>
 8003e76:	220e      	movs	r2, #14
 8003e78:	5eab      	ldrsh	r3, [r5, r2]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	d004      	beq.n	8003e88 <_fwalk_sglue+0x34>
 8003e7e:	0029      	movs	r1, r5
 8003e80:	9800      	ldr	r0, [sp, #0]
 8003e82:	9b01      	ldr	r3, [sp, #4]
 8003e84:	4798      	blx	r3
 8003e86:	4306      	orrs	r6, r0
 8003e88:	3568      	adds	r5, #104	@ 0x68
 8003e8a:	e7ea      	b.n	8003e62 <_fwalk_sglue+0xe>

08003e8c <_puts_r>:
 8003e8c:	6a03      	ldr	r3, [r0, #32]
 8003e8e:	b570      	push	{r4, r5, r6, lr}
 8003e90:	0005      	movs	r5, r0
 8003e92:	000e      	movs	r6, r1
 8003e94:	6884      	ldr	r4, [r0, #8]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <_puts_r+0x12>
 8003e9a:	f7ff ffc3 	bl	8003e24 <__sinit>
 8003e9e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ea0:	07db      	lsls	r3, r3, #31
 8003ea2:	d405      	bmi.n	8003eb0 <_puts_r+0x24>
 8003ea4:	89a3      	ldrh	r3, [r4, #12]
 8003ea6:	059b      	lsls	r3, r3, #22
 8003ea8:	d402      	bmi.n	8003eb0 <_puts_r+0x24>
 8003eaa:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eac:	f000 f9bb 	bl	8004226 <__retarget_lock_acquire_recursive>
 8003eb0:	89a3      	ldrh	r3, [r4, #12]
 8003eb2:	071b      	lsls	r3, r3, #28
 8003eb4:	d502      	bpl.n	8003ebc <_puts_r+0x30>
 8003eb6:	6923      	ldr	r3, [r4, #16]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d11f      	bne.n	8003efc <_puts_r+0x70>
 8003ebc:	0021      	movs	r1, r4
 8003ebe:	0028      	movs	r0, r5
 8003ec0:	f000 f8d2 	bl	8004068 <__swsetup_r>
 8003ec4:	2800      	cmp	r0, #0
 8003ec6:	d019      	beq.n	8003efc <_puts_r+0x70>
 8003ec8:	2501      	movs	r5, #1
 8003eca:	426d      	negs	r5, r5
 8003ecc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003ece:	07db      	lsls	r3, r3, #31
 8003ed0:	d405      	bmi.n	8003ede <_puts_r+0x52>
 8003ed2:	89a3      	ldrh	r3, [r4, #12]
 8003ed4:	059b      	lsls	r3, r3, #22
 8003ed6:	d402      	bmi.n	8003ede <_puts_r+0x52>
 8003ed8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003eda:	f000 f9a5 	bl	8004228 <__retarget_lock_release_recursive>
 8003ede:	0028      	movs	r0, r5
 8003ee0:	bd70      	pop	{r4, r5, r6, pc}
 8003ee2:	3601      	adds	r6, #1
 8003ee4:	60a3      	str	r3, [r4, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	da04      	bge.n	8003ef4 <_puts_r+0x68>
 8003eea:	69a2      	ldr	r2, [r4, #24]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	dc16      	bgt.n	8003f1e <_puts_r+0x92>
 8003ef0:	290a      	cmp	r1, #10
 8003ef2:	d014      	beq.n	8003f1e <_puts_r+0x92>
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	1c5a      	adds	r2, r3, #1
 8003ef8:	6022      	str	r2, [r4, #0]
 8003efa:	7019      	strb	r1, [r3, #0]
 8003efc:	68a3      	ldr	r3, [r4, #8]
 8003efe:	7831      	ldrb	r1, [r6, #0]
 8003f00:	3b01      	subs	r3, #1
 8003f02:	2900      	cmp	r1, #0
 8003f04:	d1ed      	bne.n	8003ee2 <_puts_r+0x56>
 8003f06:	60a3      	str	r3, [r4, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	da0f      	bge.n	8003f2c <_puts_r+0xa0>
 8003f0c:	0022      	movs	r2, r4
 8003f0e:	0028      	movs	r0, r5
 8003f10:	310a      	adds	r1, #10
 8003f12:	f000 f867 	bl	8003fe4 <__swbuf_r>
 8003f16:	3001      	adds	r0, #1
 8003f18:	d0d6      	beq.n	8003ec8 <_puts_r+0x3c>
 8003f1a:	250a      	movs	r5, #10
 8003f1c:	e7d6      	b.n	8003ecc <_puts_r+0x40>
 8003f1e:	0022      	movs	r2, r4
 8003f20:	0028      	movs	r0, r5
 8003f22:	f000 f85f 	bl	8003fe4 <__swbuf_r>
 8003f26:	3001      	adds	r0, #1
 8003f28:	d1e8      	bne.n	8003efc <_puts_r+0x70>
 8003f2a:	e7cd      	b.n	8003ec8 <_puts_r+0x3c>
 8003f2c:	6823      	ldr	r3, [r4, #0]
 8003f2e:	1c5a      	adds	r2, r3, #1
 8003f30:	6022      	str	r2, [r4, #0]
 8003f32:	220a      	movs	r2, #10
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	e7f0      	b.n	8003f1a <_puts_r+0x8e>

08003f38 <puts>:
 8003f38:	b510      	push	{r4, lr}
 8003f3a:	4b03      	ldr	r3, [pc, #12]	@ (8003f48 <puts+0x10>)
 8003f3c:	0001      	movs	r1, r0
 8003f3e:	6818      	ldr	r0, [r3, #0]
 8003f40:	f7ff ffa4 	bl	8003e8c <_puts_r>
 8003f44:	bd10      	pop	{r4, pc}
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	2000001c 	.word	0x2000001c

08003f4c <__sread>:
 8003f4c:	b570      	push	{r4, r5, r6, lr}
 8003f4e:	000c      	movs	r4, r1
 8003f50:	250e      	movs	r5, #14
 8003f52:	5f49      	ldrsh	r1, [r1, r5]
 8003f54:	f000 f914 	bl	8004180 <_read_r>
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	db03      	blt.n	8003f64 <__sread+0x18>
 8003f5c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8003f5e:	181b      	adds	r3, r3, r0
 8003f60:	6563      	str	r3, [r4, #84]	@ 0x54
 8003f62:	bd70      	pop	{r4, r5, r6, pc}
 8003f64:	89a3      	ldrh	r3, [r4, #12]
 8003f66:	4a02      	ldr	r2, [pc, #8]	@ (8003f70 <__sread+0x24>)
 8003f68:	4013      	ands	r3, r2
 8003f6a:	81a3      	strh	r3, [r4, #12]
 8003f6c:	e7f9      	b.n	8003f62 <__sread+0x16>
 8003f6e:	46c0      	nop			@ (mov r8, r8)
 8003f70:	ffffefff 	.word	0xffffefff

08003f74 <__swrite>:
 8003f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f76:	001f      	movs	r7, r3
 8003f78:	898b      	ldrh	r3, [r1, #12]
 8003f7a:	0005      	movs	r5, r0
 8003f7c:	000c      	movs	r4, r1
 8003f7e:	0016      	movs	r6, r2
 8003f80:	05db      	lsls	r3, r3, #23
 8003f82:	d505      	bpl.n	8003f90 <__swrite+0x1c>
 8003f84:	230e      	movs	r3, #14
 8003f86:	5ec9      	ldrsh	r1, [r1, r3]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2302      	movs	r3, #2
 8003f8c:	f000 f8e4 	bl	8004158 <_lseek_r>
 8003f90:	89a3      	ldrh	r3, [r4, #12]
 8003f92:	4a05      	ldr	r2, [pc, #20]	@ (8003fa8 <__swrite+0x34>)
 8003f94:	0028      	movs	r0, r5
 8003f96:	4013      	ands	r3, r2
 8003f98:	81a3      	strh	r3, [r4, #12]
 8003f9a:	0032      	movs	r2, r6
 8003f9c:	230e      	movs	r3, #14
 8003f9e:	5ee1      	ldrsh	r1, [r4, r3]
 8003fa0:	003b      	movs	r3, r7
 8003fa2:	f000 f901 	bl	80041a8 <_write_r>
 8003fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fa8:	ffffefff 	.word	0xffffefff

08003fac <__sseek>:
 8003fac:	b570      	push	{r4, r5, r6, lr}
 8003fae:	000c      	movs	r4, r1
 8003fb0:	250e      	movs	r5, #14
 8003fb2:	5f49      	ldrsh	r1, [r1, r5]
 8003fb4:	f000 f8d0 	bl	8004158 <_lseek_r>
 8003fb8:	89a3      	ldrh	r3, [r4, #12]
 8003fba:	1c42      	adds	r2, r0, #1
 8003fbc:	d103      	bne.n	8003fc6 <__sseek+0x1a>
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <__sseek+0x28>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	81a3      	strh	r3, [r4, #12]
 8003fc4:	bd70      	pop	{r4, r5, r6, pc}
 8003fc6:	2280      	movs	r2, #128	@ 0x80
 8003fc8:	0152      	lsls	r2, r2, #5
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	81a3      	strh	r3, [r4, #12]
 8003fce:	6560      	str	r0, [r4, #84]	@ 0x54
 8003fd0:	e7f8      	b.n	8003fc4 <__sseek+0x18>
 8003fd2:	46c0      	nop			@ (mov r8, r8)
 8003fd4:	ffffefff 	.word	0xffffefff

08003fd8 <__sclose>:
 8003fd8:	b510      	push	{r4, lr}
 8003fda:	230e      	movs	r3, #14
 8003fdc:	5ec9      	ldrsh	r1, [r1, r3]
 8003fde:	f000 f8a9 	bl	8004134 <_close_r>
 8003fe2:	bd10      	pop	{r4, pc}

08003fe4 <__swbuf_r>:
 8003fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fe6:	0006      	movs	r6, r0
 8003fe8:	000d      	movs	r5, r1
 8003fea:	0014      	movs	r4, r2
 8003fec:	2800      	cmp	r0, #0
 8003fee:	d004      	beq.n	8003ffa <__swbuf_r+0x16>
 8003ff0:	6a03      	ldr	r3, [r0, #32]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d101      	bne.n	8003ffa <__swbuf_r+0x16>
 8003ff6:	f7ff ff15 	bl	8003e24 <__sinit>
 8003ffa:	69a3      	ldr	r3, [r4, #24]
 8003ffc:	60a3      	str	r3, [r4, #8]
 8003ffe:	89a3      	ldrh	r3, [r4, #12]
 8004000:	071b      	lsls	r3, r3, #28
 8004002:	d502      	bpl.n	800400a <__swbuf_r+0x26>
 8004004:	6923      	ldr	r3, [r4, #16]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d109      	bne.n	800401e <__swbuf_r+0x3a>
 800400a:	0021      	movs	r1, r4
 800400c:	0030      	movs	r0, r6
 800400e:	f000 f82b 	bl	8004068 <__swsetup_r>
 8004012:	2800      	cmp	r0, #0
 8004014:	d003      	beq.n	800401e <__swbuf_r+0x3a>
 8004016:	2501      	movs	r5, #1
 8004018:	426d      	negs	r5, r5
 800401a:	0028      	movs	r0, r5
 800401c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800401e:	6923      	ldr	r3, [r4, #16]
 8004020:	6820      	ldr	r0, [r4, #0]
 8004022:	b2ef      	uxtb	r7, r5
 8004024:	1ac0      	subs	r0, r0, r3
 8004026:	6963      	ldr	r3, [r4, #20]
 8004028:	b2ed      	uxtb	r5, r5
 800402a:	4283      	cmp	r3, r0
 800402c:	dc05      	bgt.n	800403a <__swbuf_r+0x56>
 800402e:	0021      	movs	r1, r4
 8004030:	0030      	movs	r0, r6
 8004032:	f000 fa7d 	bl	8004530 <_fflush_r>
 8004036:	2800      	cmp	r0, #0
 8004038:	d1ed      	bne.n	8004016 <__swbuf_r+0x32>
 800403a:	68a3      	ldr	r3, [r4, #8]
 800403c:	3001      	adds	r0, #1
 800403e:	3b01      	subs	r3, #1
 8004040:	60a3      	str	r3, [r4, #8]
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	1c5a      	adds	r2, r3, #1
 8004046:	6022      	str	r2, [r4, #0]
 8004048:	701f      	strb	r7, [r3, #0]
 800404a:	6963      	ldr	r3, [r4, #20]
 800404c:	4283      	cmp	r3, r0
 800404e:	d004      	beq.n	800405a <__swbuf_r+0x76>
 8004050:	89a3      	ldrh	r3, [r4, #12]
 8004052:	07db      	lsls	r3, r3, #31
 8004054:	d5e1      	bpl.n	800401a <__swbuf_r+0x36>
 8004056:	2d0a      	cmp	r5, #10
 8004058:	d1df      	bne.n	800401a <__swbuf_r+0x36>
 800405a:	0021      	movs	r1, r4
 800405c:	0030      	movs	r0, r6
 800405e:	f000 fa67 	bl	8004530 <_fflush_r>
 8004062:	2800      	cmp	r0, #0
 8004064:	d0d9      	beq.n	800401a <__swbuf_r+0x36>
 8004066:	e7d6      	b.n	8004016 <__swbuf_r+0x32>

08004068 <__swsetup_r>:
 8004068:	4b2d      	ldr	r3, [pc, #180]	@ (8004120 <__swsetup_r+0xb8>)
 800406a:	b570      	push	{r4, r5, r6, lr}
 800406c:	0005      	movs	r5, r0
 800406e:	6818      	ldr	r0, [r3, #0]
 8004070:	000c      	movs	r4, r1
 8004072:	2800      	cmp	r0, #0
 8004074:	d004      	beq.n	8004080 <__swsetup_r+0x18>
 8004076:	6a03      	ldr	r3, [r0, #32]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <__swsetup_r+0x18>
 800407c:	f7ff fed2 	bl	8003e24 <__sinit>
 8004080:	220c      	movs	r2, #12
 8004082:	5ea3      	ldrsh	r3, [r4, r2]
 8004084:	071a      	lsls	r2, r3, #28
 8004086:	d423      	bmi.n	80040d0 <__swsetup_r+0x68>
 8004088:	06da      	lsls	r2, r3, #27
 800408a:	d407      	bmi.n	800409c <__swsetup_r+0x34>
 800408c:	2209      	movs	r2, #9
 800408e:	602a      	str	r2, [r5, #0]
 8004090:	2240      	movs	r2, #64	@ 0x40
 8004092:	2001      	movs	r0, #1
 8004094:	4313      	orrs	r3, r2
 8004096:	81a3      	strh	r3, [r4, #12]
 8004098:	4240      	negs	r0, r0
 800409a:	e03a      	b.n	8004112 <__swsetup_r+0xaa>
 800409c:	075b      	lsls	r3, r3, #29
 800409e:	d513      	bpl.n	80040c8 <__swsetup_r+0x60>
 80040a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80040a2:	2900      	cmp	r1, #0
 80040a4:	d008      	beq.n	80040b8 <__swsetup_r+0x50>
 80040a6:	0023      	movs	r3, r4
 80040a8:	3344      	adds	r3, #68	@ 0x44
 80040aa:	4299      	cmp	r1, r3
 80040ac:	d002      	beq.n	80040b4 <__swsetup_r+0x4c>
 80040ae:	0028      	movs	r0, r5
 80040b0:	f000 f8bc 	bl	800422c <_free_r>
 80040b4:	2300      	movs	r3, #0
 80040b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80040b8:	2224      	movs	r2, #36	@ 0x24
 80040ba:	89a3      	ldrh	r3, [r4, #12]
 80040bc:	4393      	bics	r3, r2
 80040be:	81a3      	strh	r3, [r4, #12]
 80040c0:	2300      	movs	r3, #0
 80040c2:	6063      	str	r3, [r4, #4]
 80040c4:	6923      	ldr	r3, [r4, #16]
 80040c6:	6023      	str	r3, [r4, #0]
 80040c8:	2308      	movs	r3, #8
 80040ca:	89a2      	ldrh	r2, [r4, #12]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	81a3      	strh	r3, [r4, #12]
 80040d0:	6923      	ldr	r3, [r4, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d10b      	bne.n	80040ee <__swsetup_r+0x86>
 80040d6:	21a0      	movs	r1, #160	@ 0xa0
 80040d8:	2280      	movs	r2, #128	@ 0x80
 80040da:	89a3      	ldrh	r3, [r4, #12]
 80040dc:	0089      	lsls	r1, r1, #2
 80040de:	0092      	lsls	r2, r2, #2
 80040e0:	400b      	ands	r3, r1
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d003      	beq.n	80040ee <__swsetup_r+0x86>
 80040e6:	0021      	movs	r1, r4
 80040e8:	0028      	movs	r0, r5
 80040ea:	f000 fa77 	bl	80045dc <__smakebuf_r>
 80040ee:	220c      	movs	r2, #12
 80040f0:	5ea3      	ldrsh	r3, [r4, r2]
 80040f2:	2101      	movs	r1, #1
 80040f4:	001a      	movs	r2, r3
 80040f6:	400a      	ands	r2, r1
 80040f8:	420b      	tst	r3, r1
 80040fa:	d00b      	beq.n	8004114 <__swsetup_r+0xac>
 80040fc:	2200      	movs	r2, #0
 80040fe:	60a2      	str	r2, [r4, #8]
 8004100:	6962      	ldr	r2, [r4, #20]
 8004102:	4252      	negs	r2, r2
 8004104:	61a2      	str	r2, [r4, #24]
 8004106:	2000      	movs	r0, #0
 8004108:	6922      	ldr	r2, [r4, #16]
 800410a:	4282      	cmp	r2, r0
 800410c:	d101      	bne.n	8004112 <__swsetup_r+0xaa>
 800410e:	061a      	lsls	r2, r3, #24
 8004110:	d4be      	bmi.n	8004090 <__swsetup_r+0x28>
 8004112:	bd70      	pop	{r4, r5, r6, pc}
 8004114:	0799      	lsls	r1, r3, #30
 8004116:	d400      	bmi.n	800411a <__swsetup_r+0xb2>
 8004118:	6962      	ldr	r2, [r4, #20]
 800411a:	60a2      	str	r2, [r4, #8]
 800411c:	e7f3      	b.n	8004106 <__swsetup_r+0x9e>
 800411e:	46c0      	nop			@ (mov r8, r8)
 8004120:	2000001c 	.word	0x2000001c

08004124 <memset>:
 8004124:	0003      	movs	r3, r0
 8004126:	1882      	adds	r2, r0, r2
 8004128:	4293      	cmp	r3, r2
 800412a:	d100      	bne.n	800412e <memset+0xa>
 800412c:	4770      	bx	lr
 800412e:	7019      	strb	r1, [r3, #0]
 8004130:	3301      	adds	r3, #1
 8004132:	e7f9      	b.n	8004128 <memset+0x4>

08004134 <_close_r>:
 8004134:	2300      	movs	r3, #0
 8004136:	b570      	push	{r4, r5, r6, lr}
 8004138:	4d06      	ldr	r5, [pc, #24]	@ (8004154 <_close_r+0x20>)
 800413a:	0004      	movs	r4, r0
 800413c:	0008      	movs	r0, r1
 800413e:	602b      	str	r3, [r5, #0]
 8004140:	f7fd fb49 	bl	80017d6 <_close>
 8004144:	1c43      	adds	r3, r0, #1
 8004146:	d103      	bne.n	8004150 <_close_r+0x1c>
 8004148:	682b      	ldr	r3, [r5, #0]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d000      	beq.n	8004150 <_close_r+0x1c>
 800414e:	6023      	str	r3, [r4, #0]
 8004150:	bd70      	pop	{r4, r5, r6, pc}
 8004152:	46c0      	nop			@ (mov r8, r8)
 8004154:	20000af0 	.word	0x20000af0

08004158 <_lseek_r>:
 8004158:	b570      	push	{r4, r5, r6, lr}
 800415a:	0004      	movs	r4, r0
 800415c:	0008      	movs	r0, r1
 800415e:	0011      	movs	r1, r2
 8004160:	001a      	movs	r2, r3
 8004162:	2300      	movs	r3, #0
 8004164:	4d05      	ldr	r5, [pc, #20]	@ (800417c <_lseek_r+0x24>)
 8004166:	602b      	str	r3, [r5, #0]
 8004168:	f7fd fb56 	bl	8001818 <_lseek>
 800416c:	1c43      	adds	r3, r0, #1
 800416e:	d103      	bne.n	8004178 <_lseek_r+0x20>
 8004170:	682b      	ldr	r3, [r5, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d000      	beq.n	8004178 <_lseek_r+0x20>
 8004176:	6023      	str	r3, [r4, #0]
 8004178:	bd70      	pop	{r4, r5, r6, pc}
 800417a:	46c0      	nop			@ (mov r8, r8)
 800417c:	20000af0 	.word	0x20000af0

08004180 <_read_r>:
 8004180:	b570      	push	{r4, r5, r6, lr}
 8004182:	0004      	movs	r4, r0
 8004184:	0008      	movs	r0, r1
 8004186:	0011      	movs	r1, r2
 8004188:	001a      	movs	r2, r3
 800418a:	2300      	movs	r3, #0
 800418c:	4d05      	ldr	r5, [pc, #20]	@ (80041a4 <_read_r+0x24>)
 800418e:	602b      	str	r3, [r5, #0]
 8004190:	f7fd fae8 	bl	8001764 <_read>
 8004194:	1c43      	adds	r3, r0, #1
 8004196:	d103      	bne.n	80041a0 <_read_r+0x20>
 8004198:	682b      	ldr	r3, [r5, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d000      	beq.n	80041a0 <_read_r+0x20>
 800419e:	6023      	str	r3, [r4, #0]
 80041a0:	bd70      	pop	{r4, r5, r6, pc}
 80041a2:	46c0      	nop			@ (mov r8, r8)
 80041a4:	20000af0 	.word	0x20000af0

080041a8 <_write_r>:
 80041a8:	b570      	push	{r4, r5, r6, lr}
 80041aa:	0004      	movs	r4, r0
 80041ac:	0008      	movs	r0, r1
 80041ae:	0011      	movs	r1, r2
 80041b0:	001a      	movs	r2, r3
 80041b2:	2300      	movs	r3, #0
 80041b4:	4d05      	ldr	r5, [pc, #20]	@ (80041cc <_write_r+0x24>)
 80041b6:	602b      	str	r3, [r5, #0]
 80041b8:	f7fd faf1 	bl	800179e <_write>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d103      	bne.n	80041c8 <_write_r+0x20>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d000      	beq.n	80041c8 <_write_r+0x20>
 80041c6:	6023      	str	r3, [r4, #0]
 80041c8:	bd70      	pop	{r4, r5, r6, pc}
 80041ca:	46c0      	nop			@ (mov r8, r8)
 80041cc:	20000af0 	.word	0x20000af0

080041d0 <__errno>:
 80041d0:	4b01      	ldr	r3, [pc, #4]	@ (80041d8 <__errno+0x8>)
 80041d2:	6818      	ldr	r0, [r3, #0]
 80041d4:	4770      	bx	lr
 80041d6:	46c0      	nop			@ (mov r8, r8)
 80041d8:	2000001c 	.word	0x2000001c

080041dc <__libc_init_array>:
 80041dc:	b570      	push	{r4, r5, r6, lr}
 80041de:	2600      	movs	r6, #0
 80041e0:	4c0c      	ldr	r4, [pc, #48]	@ (8004214 <__libc_init_array+0x38>)
 80041e2:	4d0d      	ldr	r5, [pc, #52]	@ (8004218 <__libc_init_array+0x3c>)
 80041e4:	1b64      	subs	r4, r4, r5
 80041e6:	10a4      	asrs	r4, r4, #2
 80041e8:	42a6      	cmp	r6, r4
 80041ea:	d109      	bne.n	8004200 <__libc_init_array+0x24>
 80041ec:	2600      	movs	r6, #0
 80041ee:	f000 fa6d 	bl	80046cc <_init>
 80041f2:	4c0a      	ldr	r4, [pc, #40]	@ (800421c <__libc_init_array+0x40>)
 80041f4:	4d0a      	ldr	r5, [pc, #40]	@ (8004220 <__libc_init_array+0x44>)
 80041f6:	1b64      	subs	r4, r4, r5
 80041f8:	10a4      	asrs	r4, r4, #2
 80041fa:	42a6      	cmp	r6, r4
 80041fc:	d105      	bne.n	800420a <__libc_init_array+0x2e>
 80041fe:	bd70      	pop	{r4, r5, r6, pc}
 8004200:	00b3      	lsls	r3, r6, #2
 8004202:	58eb      	ldr	r3, [r5, r3]
 8004204:	4798      	blx	r3
 8004206:	3601      	adds	r6, #1
 8004208:	e7ee      	b.n	80041e8 <__libc_init_array+0xc>
 800420a:	00b3      	lsls	r3, r6, #2
 800420c:	58eb      	ldr	r3, [r5, r3]
 800420e:	4798      	blx	r3
 8004210:	3601      	adds	r6, #1
 8004212:	e7f2      	b.n	80041fa <__libc_init_array+0x1e>
 8004214:	08004730 	.word	0x08004730
 8004218:	08004730 	.word	0x08004730
 800421c:	08004734 	.word	0x08004734
 8004220:	08004730 	.word	0x08004730

08004224 <__retarget_lock_init_recursive>:
 8004224:	4770      	bx	lr

08004226 <__retarget_lock_acquire_recursive>:
 8004226:	4770      	bx	lr

08004228 <__retarget_lock_release_recursive>:
 8004228:	4770      	bx	lr
	...

0800422c <_free_r>:
 800422c:	b570      	push	{r4, r5, r6, lr}
 800422e:	0005      	movs	r5, r0
 8004230:	1e0c      	subs	r4, r1, #0
 8004232:	d010      	beq.n	8004256 <_free_r+0x2a>
 8004234:	3c04      	subs	r4, #4
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	da00      	bge.n	800423e <_free_r+0x12>
 800423c:	18e4      	adds	r4, r4, r3
 800423e:	0028      	movs	r0, r5
 8004240:	f000 f8e0 	bl	8004404 <__malloc_lock>
 8004244:	4a1d      	ldr	r2, [pc, #116]	@ (80042bc <_free_r+0x90>)
 8004246:	6813      	ldr	r3, [r2, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d105      	bne.n	8004258 <_free_r+0x2c>
 800424c:	6063      	str	r3, [r4, #4]
 800424e:	6014      	str	r4, [r2, #0]
 8004250:	0028      	movs	r0, r5
 8004252:	f000 f8df 	bl	8004414 <__malloc_unlock>
 8004256:	bd70      	pop	{r4, r5, r6, pc}
 8004258:	42a3      	cmp	r3, r4
 800425a:	d908      	bls.n	800426e <_free_r+0x42>
 800425c:	6820      	ldr	r0, [r4, #0]
 800425e:	1821      	adds	r1, r4, r0
 8004260:	428b      	cmp	r3, r1
 8004262:	d1f3      	bne.n	800424c <_free_r+0x20>
 8004264:	6819      	ldr	r1, [r3, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	1809      	adds	r1, r1, r0
 800426a:	6021      	str	r1, [r4, #0]
 800426c:	e7ee      	b.n	800424c <_free_r+0x20>
 800426e:	001a      	movs	r2, r3
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d001      	beq.n	800427a <_free_r+0x4e>
 8004276:	42a3      	cmp	r3, r4
 8004278:	d9f9      	bls.n	800426e <_free_r+0x42>
 800427a:	6811      	ldr	r1, [r2, #0]
 800427c:	1850      	adds	r0, r2, r1
 800427e:	42a0      	cmp	r0, r4
 8004280:	d10b      	bne.n	800429a <_free_r+0x6e>
 8004282:	6820      	ldr	r0, [r4, #0]
 8004284:	1809      	adds	r1, r1, r0
 8004286:	1850      	adds	r0, r2, r1
 8004288:	6011      	str	r1, [r2, #0]
 800428a:	4283      	cmp	r3, r0
 800428c:	d1e0      	bne.n	8004250 <_free_r+0x24>
 800428e:	6818      	ldr	r0, [r3, #0]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	1841      	adds	r1, r0, r1
 8004294:	6011      	str	r1, [r2, #0]
 8004296:	6053      	str	r3, [r2, #4]
 8004298:	e7da      	b.n	8004250 <_free_r+0x24>
 800429a:	42a0      	cmp	r0, r4
 800429c:	d902      	bls.n	80042a4 <_free_r+0x78>
 800429e:	230c      	movs	r3, #12
 80042a0:	602b      	str	r3, [r5, #0]
 80042a2:	e7d5      	b.n	8004250 <_free_r+0x24>
 80042a4:	6820      	ldr	r0, [r4, #0]
 80042a6:	1821      	adds	r1, r4, r0
 80042a8:	428b      	cmp	r3, r1
 80042aa:	d103      	bne.n	80042b4 <_free_r+0x88>
 80042ac:	6819      	ldr	r1, [r3, #0]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	1809      	adds	r1, r1, r0
 80042b2:	6021      	str	r1, [r4, #0]
 80042b4:	6063      	str	r3, [r4, #4]
 80042b6:	6054      	str	r4, [r2, #4]
 80042b8:	e7ca      	b.n	8004250 <_free_r+0x24>
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	20000afc 	.word	0x20000afc

080042c0 <sbrk_aligned>:
 80042c0:	b570      	push	{r4, r5, r6, lr}
 80042c2:	4e0f      	ldr	r6, [pc, #60]	@ (8004300 <sbrk_aligned+0x40>)
 80042c4:	000d      	movs	r5, r1
 80042c6:	6831      	ldr	r1, [r6, #0]
 80042c8:	0004      	movs	r4, r0
 80042ca:	2900      	cmp	r1, #0
 80042cc:	d102      	bne.n	80042d4 <sbrk_aligned+0x14>
 80042ce:	f000 f9eb 	bl	80046a8 <_sbrk_r>
 80042d2:	6030      	str	r0, [r6, #0]
 80042d4:	0029      	movs	r1, r5
 80042d6:	0020      	movs	r0, r4
 80042d8:	f000 f9e6 	bl	80046a8 <_sbrk_r>
 80042dc:	1c43      	adds	r3, r0, #1
 80042de:	d103      	bne.n	80042e8 <sbrk_aligned+0x28>
 80042e0:	2501      	movs	r5, #1
 80042e2:	426d      	negs	r5, r5
 80042e4:	0028      	movs	r0, r5
 80042e6:	bd70      	pop	{r4, r5, r6, pc}
 80042e8:	2303      	movs	r3, #3
 80042ea:	1cc5      	adds	r5, r0, #3
 80042ec:	439d      	bics	r5, r3
 80042ee:	42a8      	cmp	r0, r5
 80042f0:	d0f8      	beq.n	80042e4 <sbrk_aligned+0x24>
 80042f2:	1a29      	subs	r1, r5, r0
 80042f4:	0020      	movs	r0, r4
 80042f6:	f000 f9d7 	bl	80046a8 <_sbrk_r>
 80042fa:	3001      	adds	r0, #1
 80042fc:	d1f2      	bne.n	80042e4 <sbrk_aligned+0x24>
 80042fe:	e7ef      	b.n	80042e0 <sbrk_aligned+0x20>
 8004300:	20000af8 	.word	0x20000af8

08004304 <_malloc_r>:
 8004304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004306:	2203      	movs	r2, #3
 8004308:	1ccb      	adds	r3, r1, #3
 800430a:	4393      	bics	r3, r2
 800430c:	3308      	adds	r3, #8
 800430e:	0005      	movs	r5, r0
 8004310:	001f      	movs	r7, r3
 8004312:	2b0c      	cmp	r3, #12
 8004314:	d234      	bcs.n	8004380 <_malloc_r+0x7c>
 8004316:	270c      	movs	r7, #12
 8004318:	42b9      	cmp	r1, r7
 800431a:	d833      	bhi.n	8004384 <_malloc_r+0x80>
 800431c:	0028      	movs	r0, r5
 800431e:	f000 f871 	bl	8004404 <__malloc_lock>
 8004322:	4e37      	ldr	r6, [pc, #220]	@ (8004400 <_malloc_r+0xfc>)
 8004324:	6833      	ldr	r3, [r6, #0]
 8004326:	001c      	movs	r4, r3
 8004328:	2c00      	cmp	r4, #0
 800432a:	d12f      	bne.n	800438c <_malloc_r+0x88>
 800432c:	0039      	movs	r1, r7
 800432e:	0028      	movs	r0, r5
 8004330:	f7ff ffc6 	bl	80042c0 <sbrk_aligned>
 8004334:	0004      	movs	r4, r0
 8004336:	1c43      	adds	r3, r0, #1
 8004338:	d15f      	bne.n	80043fa <_malloc_r+0xf6>
 800433a:	6834      	ldr	r4, [r6, #0]
 800433c:	9400      	str	r4, [sp, #0]
 800433e:	9b00      	ldr	r3, [sp, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d14a      	bne.n	80043da <_malloc_r+0xd6>
 8004344:	2c00      	cmp	r4, #0
 8004346:	d052      	beq.n	80043ee <_malloc_r+0xea>
 8004348:	6823      	ldr	r3, [r4, #0]
 800434a:	0028      	movs	r0, r5
 800434c:	18e3      	adds	r3, r4, r3
 800434e:	9900      	ldr	r1, [sp, #0]
 8004350:	9301      	str	r3, [sp, #4]
 8004352:	f000 f9a9 	bl	80046a8 <_sbrk_r>
 8004356:	9b01      	ldr	r3, [sp, #4]
 8004358:	4283      	cmp	r3, r0
 800435a:	d148      	bne.n	80043ee <_malloc_r+0xea>
 800435c:	6823      	ldr	r3, [r4, #0]
 800435e:	0028      	movs	r0, r5
 8004360:	1aff      	subs	r7, r7, r3
 8004362:	0039      	movs	r1, r7
 8004364:	f7ff ffac 	bl	80042c0 <sbrk_aligned>
 8004368:	3001      	adds	r0, #1
 800436a:	d040      	beq.n	80043ee <_malloc_r+0xea>
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	19db      	adds	r3, r3, r7
 8004370:	6023      	str	r3, [r4, #0]
 8004372:	6833      	ldr	r3, [r6, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	2a00      	cmp	r2, #0
 8004378:	d133      	bne.n	80043e2 <_malloc_r+0xde>
 800437a:	9b00      	ldr	r3, [sp, #0]
 800437c:	6033      	str	r3, [r6, #0]
 800437e:	e019      	b.n	80043b4 <_malloc_r+0xb0>
 8004380:	2b00      	cmp	r3, #0
 8004382:	dac9      	bge.n	8004318 <_malloc_r+0x14>
 8004384:	230c      	movs	r3, #12
 8004386:	602b      	str	r3, [r5, #0]
 8004388:	2000      	movs	r0, #0
 800438a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800438c:	6821      	ldr	r1, [r4, #0]
 800438e:	1bc9      	subs	r1, r1, r7
 8004390:	d420      	bmi.n	80043d4 <_malloc_r+0xd0>
 8004392:	290b      	cmp	r1, #11
 8004394:	d90a      	bls.n	80043ac <_malloc_r+0xa8>
 8004396:	19e2      	adds	r2, r4, r7
 8004398:	6027      	str	r7, [r4, #0]
 800439a:	42a3      	cmp	r3, r4
 800439c:	d104      	bne.n	80043a8 <_malloc_r+0xa4>
 800439e:	6032      	str	r2, [r6, #0]
 80043a0:	6863      	ldr	r3, [r4, #4]
 80043a2:	6011      	str	r1, [r2, #0]
 80043a4:	6053      	str	r3, [r2, #4]
 80043a6:	e005      	b.n	80043b4 <_malloc_r+0xb0>
 80043a8:	605a      	str	r2, [r3, #4]
 80043aa:	e7f9      	b.n	80043a0 <_malloc_r+0x9c>
 80043ac:	6862      	ldr	r2, [r4, #4]
 80043ae:	42a3      	cmp	r3, r4
 80043b0:	d10e      	bne.n	80043d0 <_malloc_r+0xcc>
 80043b2:	6032      	str	r2, [r6, #0]
 80043b4:	0028      	movs	r0, r5
 80043b6:	f000 f82d 	bl	8004414 <__malloc_unlock>
 80043ba:	0020      	movs	r0, r4
 80043bc:	2207      	movs	r2, #7
 80043be:	300b      	adds	r0, #11
 80043c0:	1d23      	adds	r3, r4, #4
 80043c2:	4390      	bics	r0, r2
 80043c4:	1ac2      	subs	r2, r0, r3
 80043c6:	4298      	cmp	r0, r3
 80043c8:	d0df      	beq.n	800438a <_malloc_r+0x86>
 80043ca:	1a1b      	subs	r3, r3, r0
 80043cc:	50a3      	str	r3, [r4, r2]
 80043ce:	e7dc      	b.n	800438a <_malloc_r+0x86>
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	e7ef      	b.n	80043b4 <_malloc_r+0xb0>
 80043d4:	0023      	movs	r3, r4
 80043d6:	6864      	ldr	r4, [r4, #4]
 80043d8:	e7a6      	b.n	8004328 <_malloc_r+0x24>
 80043da:	9c00      	ldr	r4, [sp, #0]
 80043dc:	6863      	ldr	r3, [r4, #4]
 80043de:	9300      	str	r3, [sp, #0]
 80043e0:	e7ad      	b.n	800433e <_malloc_r+0x3a>
 80043e2:	001a      	movs	r2, r3
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	42a3      	cmp	r3, r4
 80043e8:	d1fb      	bne.n	80043e2 <_malloc_r+0xde>
 80043ea:	2300      	movs	r3, #0
 80043ec:	e7da      	b.n	80043a4 <_malloc_r+0xa0>
 80043ee:	230c      	movs	r3, #12
 80043f0:	0028      	movs	r0, r5
 80043f2:	602b      	str	r3, [r5, #0]
 80043f4:	f000 f80e 	bl	8004414 <__malloc_unlock>
 80043f8:	e7c6      	b.n	8004388 <_malloc_r+0x84>
 80043fa:	6007      	str	r7, [r0, #0]
 80043fc:	e7da      	b.n	80043b4 <_malloc_r+0xb0>
 80043fe:	46c0      	nop			@ (mov r8, r8)
 8004400:	20000afc 	.word	0x20000afc

08004404 <__malloc_lock>:
 8004404:	b510      	push	{r4, lr}
 8004406:	4802      	ldr	r0, [pc, #8]	@ (8004410 <__malloc_lock+0xc>)
 8004408:	f7ff ff0d 	bl	8004226 <__retarget_lock_acquire_recursive>
 800440c:	bd10      	pop	{r4, pc}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	20000af4 	.word	0x20000af4

08004414 <__malloc_unlock>:
 8004414:	b510      	push	{r4, lr}
 8004416:	4802      	ldr	r0, [pc, #8]	@ (8004420 <__malloc_unlock+0xc>)
 8004418:	f7ff ff06 	bl	8004228 <__retarget_lock_release_recursive>
 800441c:	bd10      	pop	{r4, pc}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	20000af4 	.word	0x20000af4

08004424 <__sflush_r>:
 8004424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004426:	220c      	movs	r2, #12
 8004428:	5e8b      	ldrsh	r3, [r1, r2]
 800442a:	0005      	movs	r5, r0
 800442c:	000c      	movs	r4, r1
 800442e:	071a      	lsls	r2, r3, #28
 8004430:	d456      	bmi.n	80044e0 <__sflush_r+0xbc>
 8004432:	684a      	ldr	r2, [r1, #4]
 8004434:	2a00      	cmp	r2, #0
 8004436:	dc02      	bgt.n	800443e <__sflush_r+0x1a>
 8004438:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800443a:	2a00      	cmp	r2, #0
 800443c:	dd4e      	ble.n	80044dc <__sflush_r+0xb8>
 800443e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004440:	2f00      	cmp	r7, #0
 8004442:	d04b      	beq.n	80044dc <__sflush_r+0xb8>
 8004444:	2200      	movs	r2, #0
 8004446:	2080      	movs	r0, #128	@ 0x80
 8004448:	682e      	ldr	r6, [r5, #0]
 800444a:	602a      	str	r2, [r5, #0]
 800444c:	001a      	movs	r2, r3
 800444e:	0140      	lsls	r0, r0, #5
 8004450:	6a21      	ldr	r1, [r4, #32]
 8004452:	4002      	ands	r2, r0
 8004454:	4203      	tst	r3, r0
 8004456:	d033      	beq.n	80044c0 <__sflush_r+0x9c>
 8004458:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800445a:	89a3      	ldrh	r3, [r4, #12]
 800445c:	075b      	lsls	r3, r3, #29
 800445e:	d506      	bpl.n	800446e <__sflush_r+0x4a>
 8004460:	6863      	ldr	r3, [r4, #4]
 8004462:	1ad2      	subs	r2, r2, r3
 8004464:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <__sflush_r+0x4a>
 800446a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800446c:	1ad2      	subs	r2, r2, r3
 800446e:	2300      	movs	r3, #0
 8004470:	0028      	movs	r0, r5
 8004472:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8004474:	6a21      	ldr	r1, [r4, #32]
 8004476:	47b8      	blx	r7
 8004478:	89a2      	ldrh	r2, [r4, #12]
 800447a:	1c43      	adds	r3, r0, #1
 800447c:	d106      	bne.n	800448c <__sflush_r+0x68>
 800447e:	6829      	ldr	r1, [r5, #0]
 8004480:	291d      	cmp	r1, #29
 8004482:	d846      	bhi.n	8004512 <__sflush_r+0xee>
 8004484:	4b29      	ldr	r3, [pc, #164]	@ (800452c <__sflush_r+0x108>)
 8004486:	40cb      	lsrs	r3, r1
 8004488:	07db      	lsls	r3, r3, #31
 800448a:	d542      	bpl.n	8004512 <__sflush_r+0xee>
 800448c:	2300      	movs	r3, #0
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	6923      	ldr	r3, [r4, #16]
 8004492:	6023      	str	r3, [r4, #0]
 8004494:	04d2      	lsls	r2, r2, #19
 8004496:	d505      	bpl.n	80044a4 <__sflush_r+0x80>
 8004498:	1c43      	adds	r3, r0, #1
 800449a:	d102      	bne.n	80044a2 <__sflush_r+0x7e>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d100      	bne.n	80044a4 <__sflush_r+0x80>
 80044a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80044a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044a6:	602e      	str	r6, [r5, #0]
 80044a8:	2900      	cmp	r1, #0
 80044aa:	d017      	beq.n	80044dc <__sflush_r+0xb8>
 80044ac:	0023      	movs	r3, r4
 80044ae:	3344      	adds	r3, #68	@ 0x44
 80044b0:	4299      	cmp	r1, r3
 80044b2:	d002      	beq.n	80044ba <__sflush_r+0x96>
 80044b4:	0028      	movs	r0, r5
 80044b6:	f7ff feb9 	bl	800422c <_free_r>
 80044ba:	2300      	movs	r3, #0
 80044bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80044be:	e00d      	b.n	80044dc <__sflush_r+0xb8>
 80044c0:	2301      	movs	r3, #1
 80044c2:	0028      	movs	r0, r5
 80044c4:	47b8      	blx	r7
 80044c6:	0002      	movs	r2, r0
 80044c8:	1c43      	adds	r3, r0, #1
 80044ca:	d1c6      	bne.n	800445a <__sflush_r+0x36>
 80044cc:	682b      	ldr	r3, [r5, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d0c3      	beq.n	800445a <__sflush_r+0x36>
 80044d2:	2b1d      	cmp	r3, #29
 80044d4:	d001      	beq.n	80044da <__sflush_r+0xb6>
 80044d6:	2b16      	cmp	r3, #22
 80044d8:	d11a      	bne.n	8004510 <__sflush_r+0xec>
 80044da:	602e      	str	r6, [r5, #0]
 80044dc:	2000      	movs	r0, #0
 80044de:	e01e      	b.n	800451e <__sflush_r+0xfa>
 80044e0:	690e      	ldr	r6, [r1, #16]
 80044e2:	2e00      	cmp	r6, #0
 80044e4:	d0fa      	beq.n	80044dc <__sflush_r+0xb8>
 80044e6:	680f      	ldr	r7, [r1, #0]
 80044e8:	600e      	str	r6, [r1, #0]
 80044ea:	1bba      	subs	r2, r7, r6
 80044ec:	9201      	str	r2, [sp, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	079b      	lsls	r3, r3, #30
 80044f2:	d100      	bne.n	80044f6 <__sflush_r+0xd2>
 80044f4:	694a      	ldr	r2, [r1, #20]
 80044f6:	60a2      	str	r2, [r4, #8]
 80044f8:	9b01      	ldr	r3, [sp, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	ddee      	ble.n	80044dc <__sflush_r+0xb8>
 80044fe:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004500:	0032      	movs	r2, r6
 8004502:	001f      	movs	r7, r3
 8004504:	0028      	movs	r0, r5
 8004506:	9b01      	ldr	r3, [sp, #4]
 8004508:	6a21      	ldr	r1, [r4, #32]
 800450a:	47b8      	blx	r7
 800450c:	2800      	cmp	r0, #0
 800450e:	dc07      	bgt.n	8004520 <__sflush_r+0xfc>
 8004510:	89a2      	ldrh	r2, [r4, #12]
 8004512:	2340      	movs	r3, #64	@ 0x40
 8004514:	2001      	movs	r0, #1
 8004516:	4313      	orrs	r3, r2
 8004518:	b21b      	sxth	r3, r3
 800451a:	81a3      	strh	r3, [r4, #12]
 800451c:	4240      	negs	r0, r0
 800451e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004520:	9b01      	ldr	r3, [sp, #4]
 8004522:	1836      	adds	r6, r6, r0
 8004524:	1a1b      	subs	r3, r3, r0
 8004526:	9301      	str	r3, [sp, #4]
 8004528:	e7e6      	b.n	80044f8 <__sflush_r+0xd4>
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	20400001 	.word	0x20400001

08004530 <_fflush_r>:
 8004530:	690b      	ldr	r3, [r1, #16]
 8004532:	b570      	push	{r4, r5, r6, lr}
 8004534:	0005      	movs	r5, r0
 8004536:	000c      	movs	r4, r1
 8004538:	2b00      	cmp	r3, #0
 800453a:	d102      	bne.n	8004542 <_fflush_r+0x12>
 800453c:	2500      	movs	r5, #0
 800453e:	0028      	movs	r0, r5
 8004540:	bd70      	pop	{r4, r5, r6, pc}
 8004542:	2800      	cmp	r0, #0
 8004544:	d004      	beq.n	8004550 <_fflush_r+0x20>
 8004546:	6a03      	ldr	r3, [r0, #32]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d101      	bne.n	8004550 <_fflush_r+0x20>
 800454c:	f7ff fc6a 	bl	8003e24 <__sinit>
 8004550:	220c      	movs	r2, #12
 8004552:	5ea3      	ldrsh	r3, [r4, r2]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d0f1      	beq.n	800453c <_fflush_r+0xc>
 8004558:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800455a:	07d2      	lsls	r2, r2, #31
 800455c:	d404      	bmi.n	8004568 <_fflush_r+0x38>
 800455e:	059b      	lsls	r3, r3, #22
 8004560:	d402      	bmi.n	8004568 <_fflush_r+0x38>
 8004562:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004564:	f7ff fe5f 	bl	8004226 <__retarget_lock_acquire_recursive>
 8004568:	0028      	movs	r0, r5
 800456a:	0021      	movs	r1, r4
 800456c:	f7ff ff5a 	bl	8004424 <__sflush_r>
 8004570:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004572:	0005      	movs	r5, r0
 8004574:	07db      	lsls	r3, r3, #31
 8004576:	d4e2      	bmi.n	800453e <_fflush_r+0xe>
 8004578:	89a3      	ldrh	r3, [r4, #12]
 800457a:	059b      	lsls	r3, r3, #22
 800457c:	d4df      	bmi.n	800453e <_fflush_r+0xe>
 800457e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004580:	f7ff fe52 	bl	8004228 <__retarget_lock_release_recursive>
 8004584:	e7db      	b.n	800453e <_fflush_r+0xe>
	...

08004588 <__swhatbuf_r>:
 8004588:	b570      	push	{r4, r5, r6, lr}
 800458a:	000e      	movs	r6, r1
 800458c:	001d      	movs	r5, r3
 800458e:	230e      	movs	r3, #14
 8004590:	5ec9      	ldrsh	r1, [r1, r3]
 8004592:	0014      	movs	r4, r2
 8004594:	b096      	sub	sp, #88	@ 0x58
 8004596:	2900      	cmp	r1, #0
 8004598:	da0c      	bge.n	80045b4 <__swhatbuf_r+0x2c>
 800459a:	89b2      	ldrh	r2, [r6, #12]
 800459c:	2380      	movs	r3, #128	@ 0x80
 800459e:	0011      	movs	r1, r2
 80045a0:	4019      	ands	r1, r3
 80045a2:	421a      	tst	r2, r3
 80045a4:	d114      	bne.n	80045d0 <__swhatbuf_r+0x48>
 80045a6:	2380      	movs	r3, #128	@ 0x80
 80045a8:	00db      	lsls	r3, r3, #3
 80045aa:	2000      	movs	r0, #0
 80045ac:	6029      	str	r1, [r5, #0]
 80045ae:	6023      	str	r3, [r4, #0]
 80045b0:	b016      	add	sp, #88	@ 0x58
 80045b2:	bd70      	pop	{r4, r5, r6, pc}
 80045b4:	466a      	mov	r2, sp
 80045b6:	f000 f853 	bl	8004660 <_fstat_r>
 80045ba:	2800      	cmp	r0, #0
 80045bc:	dbed      	blt.n	800459a <__swhatbuf_r+0x12>
 80045be:	23f0      	movs	r3, #240	@ 0xf0
 80045c0:	9901      	ldr	r1, [sp, #4]
 80045c2:	021b      	lsls	r3, r3, #8
 80045c4:	4019      	ands	r1, r3
 80045c6:	4b04      	ldr	r3, [pc, #16]	@ (80045d8 <__swhatbuf_r+0x50>)
 80045c8:	18c9      	adds	r1, r1, r3
 80045ca:	424b      	negs	r3, r1
 80045cc:	4159      	adcs	r1, r3
 80045ce:	e7ea      	b.n	80045a6 <__swhatbuf_r+0x1e>
 80045d0:	2100      	movs	r1, #0
 80045d2:	2340      	movs	r3, #64	@ 0x40
 80045d4:	e7e9      	b.n	80045aa <__swhatbuf_r+0x22>
 80045d6:	46c0      	nop			@ (mov r8, r8)
 80045d8:	ffffe000 	.word	0xffffe000

080045dc <__smakebuf_r>:
 80045dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045de:	2602      	movs	r6, #2
 80045e0:	898b      	ldrh	r3, [r1, #12]
 80045e2:	0005      	movs	r5, r0
 80045e4:	000c      	movs	r4, r1
 80045e6:	b085      	sub	sp, #20
 80045e8:	4233      	tst	r3, r6
 80045ea:	d007      	beq.n	80045fc <__smakebuf_r+0x20>
 80045ec:	0023      	movs	r3, r4
 80045ee:	3347      	adds	r3, #71	@ 0x47
 80045f0:	6023      	str	r3, [r4, #0]
 80045f2:	6123      	str	r3, [r4, #16]
 80045f4:	2301      	movs	r3, #1
 80045f6:	6163      	str	r3, [r4, #20]
 80045f8:	b005      	add	sp, #20
 80045fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045fc:	ab03      	add	r3, sp, #12
 80045fe:	aa02      	add	r2, sp, #8
 8004600:	f7ff ffc2 	bl	8004588 <__swhatbuf_r>
 8004604:	9f02      	ldr	r7, [sp, #8]
 8004606:	9001      	str	r0, [sp, #4]
 8004608:	0039      	movs	r1, r7
 800460a:	0028      	movs	r0, r5
 800460c:	f7ff fe7a 	bl	8004304 <_malloc_r>
 8004610:	2800      	cmp	r0, #0
 8004612:	d108      	bne.n	8004626 <__smakebuf_r+0x4a>
 8004614:	220c      	movs	r2, #12
 8004616:	5ea3      	ldrsh	r3, [r4, r2]
 8004618:	059a      	lsls	r2, r3, #22
 800461a:	d4ed      	bmi.n	80045f8 <__smakebuf_r+0x1c>
 800461c:	2203      	movs	r2, #3
 800461e:	4393      	bics	r3, r2
 8004620:	431e      	orrs	r6, r3
 8004622:	81a6      	strh	r6, [r4, #12]
 8004624:	e7e2      	b.n	80045ec <__smakebuf_r+0x10>
 8004626:	2380      	movs	r3, #128	@ 0x80
 8004628:	89a2      	ldrh	r2, [r4, #12]
 800462a:	6020      	str	r0, [r4, #0]
 800462c:	4313      	orrs	r3, r2
 800462e:	81a3      	strh	r3, [r4, #12]
 8004630:	9b03      	ldr	r3, [sp, #12]
 8004632:	6120      	str	r0, [r4, #16]
 8004634:	6167      	str	r7, [r4, #20]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00c      	beq.n	8004654 <__smakebuf_r+0x78>
 800463a:	0028      	movs	r0, r5
 800463c:	230e      	movs	r3, #14
 800463e:	5ee1      	ldrsh	r1, [r4, r3]
 8004640:	f000 f820 	bl	8004684 <_isatty_r>
 8004644:	2800      	cmp	r0, #0
 8004646:	d005      	beq.n	8004654 <__smakebuf_r+0x78>
 8004648:	2303      	movs	r3, #3
 800464a:	89a2      	ldrh	r2, [r4, #12]
 800464c:	439a      	bics	r2, r3
 800464e:	3b02      	subs	r3, #2
 8004650:	4313      	orrs	r3, r2
 8004652:	81a3      	strh	r3, [r4, #12]
 8004654:	89a3      	ldrh	r3, [r4, #12]
 8004656:	9a01      	ldr	r2, [sp, #4]
 8004658:	4313      	orrs	r3, r2
 800465a:	81a3      	strh	r3, [r4, #12]
 800465c:	e7cc      	b.n	80045f8 <__smakebuf_r+0x1c>
	...

08004660 <_fstat_r>:
 8004660:	2300      	movs	r3, #0
 8004662:	b570      	push	{r4, r5, r6, lr}
 8004664:	4d06      	ldr	r5, [pc, #24]	@ (8004680 <_fstat_r+0x20>)
 8004666:	0004      	movs	r4, r0
 8004668:	0008      	movs	r0, r1
 800466a:	0011      	movs	r1, r2
 800466c:	602b      	str	r3, [r5, #0]
 800466e:	f7fd f8bc 	bl	80017ea <_fstat>
 8004672:	1c43      	adds	r3, r0, #1
 8004674:	d103      	bne.n	800467e <_fstat_r+0x1e>
 8004676:	682b      	ldr	r3, [r5, #0]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d000      	beq.n	800467e <_fstat_r+0x1e>
 800467c:	6023      	str	r3, [r4, #0]
 800467e:	bd70      	pop	{r4, r5, r6, pc}
 8004680:	20000af0 	.word	0x20000af0

08004684 <_isatty_r>:
 8004684:	2300      	movs	r3, #0
 8004686:	b570      	push	{r4, r5, r6, lr}
 8004688:	4d06      	ldr	r5, [pc, #24]	@ (80046a4 <_isatty_r+0x20>)
 800468a:	0004      	movs	r4, r0
 800468c:	0008      	movs	r0, r1
 800468e:	602b      	str	r3, [r5, #0]
 8004690:	f7fd f8b9 	bl	8001806 <_isatty>
 8004694:	1c43      	adds	r3, r0, #1
 8004696:	d103      	bne.n	80046a0 <_isatty_r+0x1c>
 8004698:	682b      	ldr	r3, [r5, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d000      	beq.n	80046a0 <_isatty_r+0x1c>
 800469e:	6023      	str	r3, [r4, #0]
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
 80046a2:	46c0      	nop			@ (mov r8, r8)
 80046a4:	20000af0 	.word	0x20000af0

080046a8 <_sbrk_r>:
 80046a8:	2300      	movs	r3, #0
 80046aa:	b570      	push	{r4, r5, r6, lr}
 80046ac:	4d06      	ldr	r5, [pc, #24]	@ (80046c8 <_sbrk_r+0x20>)
 80046ae:	0004      	movs	r4, r0
 80046b0:	0008      	movs	r0, r1
 80046b2:	602b      	str	r3, [r5, #0]
 80046b4:	f7fd f8bc 	bl	8001830 <_sbrk>
 80046b8:	1c43      	adds	r3, r0, #1
 80046ba:	d103      	bne.n	80046c4 <_sbrk_r+0x1c>
 80046bc:	682b      	ldr	r3, [r5, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d000      	beq.n	80046c4 <_sbrk_r+0x1c>
 80046c2:	6023      	str	r3, [r4, #0]
 80046c4:	bd70      	pop	{r4, r5, r6, pc}
 80046c6:	46c0      	nop			@ (mov r8, r8)
 80046c8:	20000af0 	.word	0x20000af0

080046cc <_init>:
 80046cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046ce:	46c0      	nop			@ (mov r8, r8)
 80046d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046d2:	bc08      	pop	{r3}
 80046d4:	469e      	mov	lr, r3
 80046d6:	4770      	bx	lr

080046d8 <_fini>:
 80046d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046da:	46c0      	nop			@ (mov r8, r8)
 80046dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046de:	bc08      	pop	{r3}
 80046e0:	469e      	mov	lr, r3
 80046e2:	4770      	bx	lr
