encrypted message EDW!! 	3925841d02dc09fbdc118597196a0b32

C:\Users\Lincoln\Desktop\ThesisSuccess\Third\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.2/bin/xelab xil_defaultlib.apatb_aes_main_top -prj aes_main.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s aes_main  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_aes_main_top -prj aes_main.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s aes_main 
Multi-threading is on. Using 4 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/AddRoundKey.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddRoundKey
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/AESL_automem_key.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_key
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/AESL_automem_out_r.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_out_r
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/AESL_automem_statemt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_statemt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_aes_main_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main_mux_42_3bkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_main_mux_42_3bkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main_word.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aes_main_word_ram
INFO: [VRFC 10-307] analyzing entity aes_main_word
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/ByteSub_ShiftRow.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ByteSub_ShiftRow
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/KeySchedule.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity KeySchedule
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/KeySchedule_Rcon0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity KeySchedule_Rcon0_rom
INFO: [VRFC 10-307] analyzing entity KeySchedule_Rcon0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/KeySchedule_Sbox.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity KeySchedule_Sbox_rom
INFO: [VRFC 10-307] analyzing entity KeySchedule_Sbox
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/MixColumn_AddRoundEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MixColumn_AddRoundEe_ram
INFO: [VRFC 10-307] analyzing entity MixColumn_AddRoundEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/MixColumn_AddRoundKe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MixColumn_AddRoundKe
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.aes_main_word_ram [\aes_main_word_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.aes_main_word [aes_main_word_default]
Compiling architecture rtl of entity xil_defaultlib.MixColumn_AddRoundEe_ram [\MixColumn_AddRoundEe_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.MixColumn_AddRoundEe [mixcolumn_addroundee_default]
Compiling architecture behav of entity xil_defaultlib.MixColumn_AddRoundKe [mixcolumn_addroundke_default]
Compiling architecture rtl of entity xil_defaultlib.KeySchedule_Sbox_rom [keyschedule_sbox_rom_default]
Compiling architecture arch of entity xil_defaultlib.KeySchedule_Sbox [keyschedule_sbox_default]
Compiling architecture rtl of entity xil_defaultlib.KeySchedule_Rcon0_rom [keyschedule_rcon0_rom_default]
Compiling architecture arch of entity xil_defaultlib.KeySchedule_Rcon0 [keyschedule_rcon0_default]
Compiling architecture rtl of entity xil_defaultlib.aes_main_mux_42_3bkb [\aes_main_mux_42_3bkb(id=1,din5_...]
Compiling architecture behav of entity xil_defaultlib.KeySchedule [keyschedule_default]
Compiling architecture behav of entity xil_defaultlib.ByteSub_ShiftRow [bytesub_shiftrow_default]
Compiling architecture behav of entity xil_defaultlib.AddRoundKey [addroundkey_default]
Compiling architecture behav of entity xil_defaultlib.aes_main [aes_main_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_statemt [aesl_automem_statemt_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_key [aesl_automem_key_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_out_r [aesl_automem_out_r_default]
Compiling architecture behav of entity xil_defaultlib.apatb_aes_main_top
Built simulation snapshot aes_main

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/xsim.dir/aes_main/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/xsim.dir/aes_main/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  7 12:30:13 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 61.180 ; gain = 0.133
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  7 12:30:13 2017...

****** xsim v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/aes_main/xsim_script.tcl
# xsim {aes_main} -autoloadwcfg -tclbatch {aes_main.tcl}
Vivado Simulator 2017.2
Time resolution is 1 ps
source aes_main.tcl
## run all
Note: simulation done!
Time: 11105 ns  Iteration: 1  Process: /apatb_aes_main_top/generate_sim_done_proc  File: C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 11105 ns  Iteration: 1  Process: /apatb_aes_main_top/generate_sim_done_proc  File: C:/Users/Lincoln/Desktop/ThesisSuccess/Third/solution1/sim/vhdl/aes_main.autotb.vhd
$finish called at time : 11105 ns
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  7 12:30:22 2017...
encrypted message EDW!! 	3925841d02dc09fbdc118597196a0b32
