
20_uart_tx_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003a8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08000540  08000540  00010540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000560  08000560  00010568  2**0
                  CONTENTS
  4 .ARM          00000000  08000560  08000560  00010568  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000560  08000568  00010568  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000560  08000560  00010560  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000564  08000564  00010564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010568  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000568  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000568  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010568  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010598  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000ce4  00000000  00000000  000105db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000394  00000000  00000000  000112bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c0  00000000  00000000  00011658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000085  00000000  00000000  00011718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000e41  00000000  00000000  0001179d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000f09  00000000  00000000  000125de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00053763  00000000  00000000  000134e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000204  00000000  00000000  00066c4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00066e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000528 	.word	0x08000528

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	08000528 	.word	0x08000528

080001d8 <main>:


static void dma_callback(void);

int main(void)
{
 80001d8:	b5b0      	push	{r4, r5, r7, lr}
 80001da:	b088      	sub	sp, #32
 80001dc:	af00      	add	r7, sp, #0
	char message[31] = "Hello from Stm32 DMA transfer\n\r";
 80001de:	4b13      	ldr	r3, [pc, #76]	; (800022c <main+0x54>)
 80001e0:	463c      	mov	r4, r7
 80001e2:	461d      	mov	r5, r3
 80001e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80001e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80001e8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80001ec:	c407      	stmia	r4!, {r0, r1, r2}
 80001ee:	8023      	strh	r3, [r4, #0]
 80001f0:	3402      	adds	r4, #2
 80001f2:	0c1b      	lsrs	r3, r3, #16
 80001f4:	7023      	strb	r3, [r4, #0]



	RCC->AHB1ENR |= GPIOAEN;
 80001f6:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <main+0x58>)
 80001f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001fa:	4a0d      	ldr	r2, [pc, #52]	; (8000230 <main+0x58>)
 80001fc:	f043 0301 	orr.w	r3, r3, #1
 8000200:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER |= (1U<<10);
 8000202:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <main+0x5c>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a0b      	ldr	r2, [pc, #44]	; (8000234 <main+0x5c>)
 8000208:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800020c:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~ (1U<<11);
 800020e:	4b09      	ldr	r3, [pc, #36]	; (8000234 <main+0x5c>)
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	4a08      	ldr	r2, [pc, #32]	; (8000234 <main+0x5c>)
 8000214:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000218:	6013      	str	r3, [r2, #0]

	uart2_tx_init();
 800021a:	f000 f8c5 	bl	80003a8 <uart2_tx_init>
	// destination is the DMA data register
	// use & for the address of USART2 data register
	dma1_stream6_init((uint32_t) message, (uint32_t) &USART2->DR, 31);
 800021e:	463b      	mov	r3, r7
 8000220:	221f      	movs	r2, #31
 8000222:	4905      	ldr	r1, [pc, #20]	; (8000238 <main+0x60>)
 8000224:	4618      	mov	r0, r3
 8000226:	f000 f84b 	bl	80002c0 <dma1_stream6_init>

	while(1)
 800022a:	e7fe      	b.n	800022a <main+0x52>
 800022c:	08000540 	.word	0x08000540
 8000230:	40023800 	.word	0x40023800
 8000234:	40020000 	.word	0x40020000
 8000238:	40004404 	.word	0x40004404

0800023c <dma_callback>:

	}
}

static void dma_callback(void)
{
 800023c:	b480      	push	{r7}
 800023e:	af00      	add	r7, sp, #0
	GPIOA->ODR |= LED;
 8000240:	4b05      	ldr	r3, [pc, #20]	; (8000258 <dma_callback+0x1c>)
 8000242:	695b      	ldr	r3, [r3, #20]
 8000244:	4a04      	ldr	r2, [pc, #16]	; (8000258 <dma_callback+0x1c>)
 8000246:	f043 0320 	orr.w	r3, r3, #32
 800024a:	6153      	str	r3, [r2, #20]

}
 800024c:	bf00      	nop
 800024e:	46bd      	mov	sp, r7
 8000250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	40020000 	.word	0x40020000

0800025c <DMA1_Stream6_IRQHandler>:

// handler name is found in the IRQ
void DMA1_Stream6_IRQHandler(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	af00      	add	r7, sp, #0
	// high interrupt status register
	// TCIF6 is the transfer complete

	/*Check for transfer complete interrupt*/
	// use if for check, while for wait
	if(DMA1->HISR & HISR_TCIF6)
 8000260:	4b07      	ldr	r3, [pc, #28]	; (8000280 <DMA1_Stream6_IRQHandler+0x24>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000268:	2b00      	cmp	r3, #0
 800026a:	d007      	beq.n	800027c <DMA1_Stream6_IRQHandler+0x20>
	{
		/*CLEAR FLAG*/
		// look for HIFCR in DMA
		DMA1->HIFCR |= HIFCR_CTCIF6;
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <DMA1_Stream6_IRQHandler+0x24>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	4a03      	ldr	r2, [pc, #12]	; (8000280 <DMA1_Stream6_IRQHandler+0x24>)
 8000272:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000276:	60d3      	str	r3, [r2, #12]

		/*DO SOMETHING*/
		dma_callback();
 8000278:	f7ff ffe0 	bl	800023c <dma_callback>
	}
}
 800027c:	bf00      	nop
 800027e:	bd80      	pop	{r7, pc}
 8000280:	40026000 	.word	0x40026000

08000284 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	2b00      	cmp	r3, #0
 8000294:	db0b      	blt.n	80002ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000296:	79fb      	ldrb	r3, [r7, #7]
 8000298:	f003 021f 	and.w	r2, r3, #31
 800029c:	4907      	ldr	r1, [pc, #28]	; (80002bc <__NVIC_EnableIRQ+0x38>)
 800029e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002a2:	095b      	lsrs	r3, r3, #5
 80002a4:	2001      	movs	r0, #1
 80002a6:	fa00 f202 	lsl.w	r2, r0, r2
 80002aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002ae:	bf00      	nop
 80002b0:	370c      	adds	r7, #12
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	e000e100 	.word	0xe000e100

080002c0 <dma1_stream6_init>:
	uart2_write(ch);
	return ch;
}

void dma1_stream6_init(uint32_t src, uint32_t dst, uint32_t len)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	60f8      	str	r0, [r7, #12]
 80002c8:	60b9      	str	r1, [r7, #8]
 80002ca:	607a      	str	r2, [r7, #4]
	// Enable clock access to DMA
	RCC->AHB1ENR |= DMA1EN;
 80002cc:	4b32      	ldr	r3, [pc, #200]	; (8000398 <dma1_stream6_init+0xd8>)
 80002ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d0:	4a31      	ldr	r2, [pc, #196]	; (8000398 <dma1_stream6_init+0xd8>)
 80002d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80002d6:	6313      	str	r3, [r2, #48]	; 0x30

	// Disable DMA1 stream 6
	DMA1_Stream6->CR &= ~CR_EN;
 80002d8:	4b30      	ldr	r3, [pc, #192]	; (800039c <dma1_stream6_init+0xdc>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a2f      	ldr	r2, [pc, #188]	; (800039c <dma1_stream6_init+0xdc>)
 80002de:	f023 0301 	bic.w	r3, r3, #1
 80002e2:	6013      	str	r3, [r2, #0]

	// wait until dma1 stream 6 is disabled
	while(DMA1_Stream6->CR & CR_EN) {}
 80002e4:	bf00      	nop
 80002e6:	4b2d      	ldr	r3, [pc, #180]	; (800039c <dma1_stream6_init+0xdc>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d1f9      	bne.n	80002e6 <dma1_stream6_init+0x26>
	// Clear all interrupt flags of stream 6
	DMA1->HIFCR |=(1U<<16);
 80002f2:	4b2b      	ldr	r3, [pc, #172]	; (80003a0 <dma1_stream6_init+0xe0>)
 80002f4:	68db      	ldr	r3, [r3, #12]
 80002f6:	4a2a      	ldr	r2, [pc, #168]	; (80003a0 <dma1_stream6_init+0xe0>)
 80002f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002fc:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<18);
 80002fe:	4b28      	ldr	r3, [pc, #160]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000300:	68db      	ldr	r3, [r3, #12]
 8000302:	4a27      	ldr	r2, [pc, #156]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000308:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<19);
 800030a:	4b25      	ldr	r3, [pc, #148]	; (80003a0 <dma1_stream6_init+0xe0>)
 800030c:	68db      	ldr	r3, [r3, #12]
 800030e:	4a24      	ldr	r2, [pc, #144]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000310:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000314:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<20);
 8000316:	4b22      	ldr	r3, [pc, #136]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000318:	68db      	ldr	r3, [r3, #12]
 800031a:	4a21      	ldr	r2, [pc, #132]	; (80003a0 <dma1_stream6_init+0xe0>)
 800031c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000320:	60d3      	str	r3, [r2, #12]
	DMA1->HIFCR |=(1U<<21);
 8000322:	4b1f      	ldr	r3, [pc, #124]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000324:	68db      	ldr	r3, [r3, #12]
 8000326:	4a1e      	ldr	r2, [pc, #120]	; (80003a0 <dma1_stream6_init+0xe0>)
 8000328:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800032c:	60d3      	str	r3, [r2, #12]


	// Set the destination buffer
	DMA1_Stream6->PAR = dst;
 800032e:	4a1b      	ldr	r2, [pc, #108]	; (800039c <dma1_stream6_init+0xdc>)
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	6093      	str	r3, [r2, #8]

	// Set the source buffer
	DMA1_Stream6->M0AR = src;
 8000334:	4a19      	ldr	r2, [pc, #100]	; (800039c <dma1_stream6_init+0xdc>)
 8000336:	68fb      	ldr	r3, [r7, #12]
 8000338:	60d3      	str	r3, [r2, #12]

	// Set the length
	DMA1_Stream6->NDTR = len;
 800033a:	4a18      	ldr	r2, [pc, #96]	; (800039c <dma1_stream6_init+0xdc>)
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	6053      	str	r3, [r2, #4]

	// Select the stream's channel: channel 4 in this case
	DMA1_Stream6->CR = CHSEL4;
 8000340:	4b16      	ldr	r3, [pc, #88]	; (800039c <dma1_stream6_init+0xdc>)
 8000342:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000346:	601a      	str	r2, [r3, #0]

	// we want the memory to increment, the data is stored in a buffer, when accessing the first index you want to increment
	// Enable memory increment
	DMA1_Stream6->CR |= MINC;
 8000348:	4b14      	ldr	r3, [pc, #80]	; (800039c <dma1_stream6_init+0xdc>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	4a13      	ldr	r2, [pc, #76]	; (800039c <dma1_stream6_init+0xdc>)
 800034e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000352:	6013      	str	r3, [r2, #0]

	// Transfer direction/mode: memory to peripheral
	DMA1_Stream6->CR |= DIR_MEM_TO_PERIPH;
 8000354:	4b11      	ldr	r3, [pc, #68]	; (800039c <dma1_stream6_init+0xdc>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a10      	ldr	r2, [pc, #64]	; (800039c <dma1_stream6_init+0xdc>)
 800035a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800035e:	6013      	str	r3, [r2, #0]

	// Enable one interrupt
	DMA1_Stream6->CR |= CR_TCIE;
 8000360:	4b0e      	ldr	r3, [pc, #56]	; (800039c <dma1_stream6_init+0xdc>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a0d      	ldr	r2, [pc, #52]	; (800039c <dma1_stream6_init+0xdc>)
 8000366:	f043 0310 	orr.w	r3, r3, #16
 800036a:	6013      	str	r3, [r2, #0]

	// Disable FIFO mode, enable direct mode
	DMA1_Stream6->FCR = 0;
 800036c:	4b0b      	ldr	r3, [pc, #44]	; (800039c <dma1_stream6_init+0xdc>)
 800036e:	2200      	movs	r2, #0
 8000370:	615a      	str	r2, [r3, #20]

	// Enable DMA1 stream 6
	DMA1_Stream6->CR |=CR_EN;
 8000372:	4b0a      	ldr	r3, [pc, #40]	; (800039c <dma1_stream6_init+0xdc>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a09      	ldr	r2, [pc, #36]	; (800039c <dma1_stream6_init+0xdc>)
 8000378:	f043 0301 	orr.w	r3, r3, #1
 800037c:	6013      	str	r3, [r2, #0]

	// Enable UART2 transmitter DMA
	USART2->CR3 |= UART_CR3_DMAT;
 800037e:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <dma1_stream6_init+0xe4>)
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	4a08      	ldr	r2, [pc, #32]	; (80003a4 <dma1_stream6_init+0xe4>)
 8000384:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000388:	6153      	str	r3, [r2, #20]
	// Enable the dma interrupt in NVIC, such that after the transfer is complete decides if code should run
	NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800038a:	2011      	movs	r0, #17
 800038c:	f7ff ff7a 	bl	8000284 <__NVIC_EnableIRQ>
}
 8000390:	bf00      	nop
 8000392:	3710      	adds	r7, #16
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	40023800 	.word	0x40023800
 800039c:	400260a0 	.word	0x400260a0
 80003a0:	40026000 	.word	0x40026000
 80003a4:	40004400 	.word	0x40004400

080003a8 <uart2_tx_init>:
}



void uart2_tx_init(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
	//1. Configure the UART GPIO pin(s) - just TX
	// Enable clock access to GPIOA
	RCC->AHB1ENR |= GPIOAEN;
 80003ac:	4b20      	ldr	r3, [pc, #128]	; (8000430 <uart2_tx_init+0x88>)
 80003ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b0:	4a1f      	ldr	r2, [pc, #124]	; (8000430 <uart2_tx_init+0x88>)
 80003b2:	f043 0301 	orr.w	r3, r3, #1
 80003b6:	6313      	str	r3, [r2, #48]	; 0x30

	// Set PA2 mode to alternate function mode
	// go to ref manual:moder, identify pin2
	// moder2 has pins 4 and 5 and alternate function mode is 10
	GPIOA->MODER &=~(1U<<4);
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <uart2_tx_init+0x8c>)
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	4a1d      	ldr	r2, [pc, #116]	; (8000434 <uart2_tx_init+0x8c>)
 80003be:	f023 0310 	bic.w	r3, r3, #16
 80003c2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1U<<5);
 80003c4:	4b1b      	ldr	r3, [pc, #108]	; (8000434 <uart2_tx_init+0x8c>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a1a      	ldr	r2, [pc, #104]	; (8000434 <uart2_tx_init+0x8c>)
 80003ca:	f043 0320 	orr.w	r3, r3, #32
 80003ce:	6013      	str	r3, [r2, #0]
	// Set PA2 alternate function typer to UART_TX (AF07)
	// scroll down from moder to alternate function low register: AFRL takes care of pins 1-7
	// while high register is for pins 8-15
	// AFRL2 occupies bit 8-11 and we want AF7:: 0111
	// little endian
	GPIOA->AFR[0] |=  (1U<<8);
 80003d0:	4b18      	ldr	r3, [pc, #96]	; (8000434 <uart2_tx_init+0x8c>)
 80003d2:	6a1b      	ldr	r3, [r3, #32]
 80003d4:	4a17      	ldr	r2, [pc, #92]	; (8000434 <uart2_tx_init+0x8c>)
 80003d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003da:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<9);
 80003dc:	4b15      	ldr	r3, [pc, #84]	; (8000434 <uart2_tx_init+0x8c>)
 80003de:	6a1b      	ldr	r3, [r3, #32]
 80003e0:	4a14      	ldr	r2, [pc, #80]	; (8000434 <uart2_tx_init+0x8c>)
 80003e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=  (1U<<10);
 80003e8:	4b12      	ldr	r3, [pc, #72]	; (8000434 <uart2_tx_init+0x8c>)
 80003ea:	6a1b      	ldr	r3, [r3, #32]
 80003ec:	4a11      	ldr	r2, [pc, #68]	; (8000434 <uart2_tx_init+0x8c>)
 80003ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003f2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &= ~(1U<<11);
 80003f4:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <uart2_tx_init+0x8c>)
 80003f6:	6a1b      	ldr	r3, [r3, #32]
 80003f8:	4a0e      	ldr	r2, [pc, #56]	; (8000434 <uart2_tx_init+0x8c>)
 80003fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80003fe:	6213      	str	r3, [r2, #32]


	//2. Configure UARR module
	// Enable clock access to UART2
	RCC->APB1ENR |= UART2EN;
 8000400:	4b0b      	ldr	r3, [pc, #44]	; (8000430 <uart2_tx_init+0x88>)
 8000402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000404:	4a0a      	ldr	r2, [pc, #40]	; (8000430 <uart2_tx_init+0x88>)
 8000406:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800040a:	6413      	str	r3, [r2, #64]	; 0x40

	// Configure baudrate
	uart_set_baudrate(USART2, APB1_CLK, UART_BAUDRATE);
 800040c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000410:	4909      	ldr	r1, [pc, #36]	; (8000438 <uart2_tx_init+0x90>)
 8000412:	480a      	ldr	r0, [pc, #40]	; (800043c <uart2_tx_init+0x94>)
 8000414:	f000 f814 	bl	8000440 <uart_set_baudrate>
	// Configure the transfer direction
	// just the TX
	// go to ref manual, search USART_CR1
	// bit 3 says TE: transmitter enable, set this to one to enable
	// we are erasing everything in this register to set to 1
	USART2->CR1 = CR1_TE;
 8000418:	4b08      	ldr	r3, [pc, #32]	; (800043c <uart2_tx_init+0x94>)
 800041a:	2208      	movs	r2, #8
 800041c:	60da      	str	r2, [r3, #12]
	// Enable the UART module, once done
	// do not want to clean everything, want to add UE bit to the state of TE
	USART2->CR1 |= CR1_UE;
 800041e:	4b07      	ldr	r3, [pc, #28]	; (800043c <uart2_tx_init+0x94>)
 8000420:	68db      	ldr	r3, [r3, #12]
 8000422:	4a06      	ldr	r2, [pc, #24]	; (800043c <uart2_tx_init+0x94>)
 8000424:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000428:	60d3      	str	r3, [r2, #12]
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	40023800 	.word	0x40023800
 8000434:	40020000 	.word	0x40020000
 8000438:	00f42400 	.word	0x00f42400
 800043c:	40004400 	.word	0x40004400

08000440 <uart_set_baudrate>:
}



static void uart_set_baudrate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t BaudRate)
{
 8000440:	b580      	push	{r7, lr}
 8000442:	b084      	sub	sp, #16
 8000444:	af00      	add	r7, sp, #0
 8000446:	60f8      	str	r0, [r7, #12]
 8000448:	60b9      	str	r1, [r7, #8]
 800044a:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_bd(PeriphClk, BaudRate);
 800044c:	6879      	ldr	r1, [r7, #4]
 800044e:	68b8      	ldr	r0, [r7, #8]
 8000450:	f000 f808 	bl	8000464 <compute_uart_bd>
 8000454:	4603      	mov	r3, r0
 8000456:	461a      	mov	r2, r3
 8000458:	68fb      	ldr	r3, [r7, #12]
 800045a:	609a      	str	r2, [r3, #8]
}
 800045c:	bf00      	nop
 800045e:	3710      	adds	r7, #16
 8000460:	46bd      	mov	sp, r7
 8000462:	bd80      	pop	{r7, pc}

08000464 <compute_uart_bd>:

static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000464:	b480      	push	{r7}
 8000466:	b083      	sub	sp, #12
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
 800046c:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/ BaudRate);
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	085a      	lsrs	r2, r3, #1
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	441a      	add	r2, r3
 8000476:	683b      	ldr	r3, [r7, #0]
 8000478:	fbb2 f3f3 	udiv	r3, r2, r3
 800047c:	b29b      	uxth	r3, r3
}
 800047e:	4618      	mov	r0, r3
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000488:	4770      	bx	lr
	...

0800048c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800048c:	480d      	ldr	r0, [pc, #52]	; (80004c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800048e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000490:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000494:	480c      	ldr	r0, [pc, #48]	; (80004c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000496:	490d      	ldr	r1, [pc, #52]	; (80004cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000498:	4a0d      	ldr	r2, [pc, #52]	; (80004d0 <LoopForever+0xe>)
  movs r3, #0
 800049a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800049c:	e002      	b.n	80004a4 <LoopCopyDataInit>

0800049e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800049e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a2:	3304      	adds	r3, #4

080004a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a8:	d3f9      	bcc.n	800049e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004aa:	4a0a      	ldr	r2, [pc, #40]	; (80004d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004ac:	4c0a      	ldr	r4, [pc, #40]	; (80004d8 <LoopForever+0x16>)
  movs r3, #0
 80004ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b0:	e001      	b.n	80004b6 <LoopFillZerobss>

080004b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b4:	3204      	adds	r2, #4

080004b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b8:	d3fb      	bcc.n	80004b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004ba:	f000 f811 	bl	80004e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004be:	f7ff fe8b 	bl	80001d8 <main>

080004c2 <LoopForever>:

LoopForever:
  b LoopForever
 80004c2:	e7fe      	b.n	80004c2 <LoopForever>
  ldr   r0, =_estack
 80004c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80004c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004cc:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80004d0:	08000568 	.word	0x08000568
  ldr r2, =_sbss
 80004d4:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004d8:	2000001c 	.word	0x2000001c

080004dc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004dc:	e7fe      	b.n	80004dc <ADC_IRQHandler>
	...

080004e0 <__libc_init_array>:
 80004e0:	b570      	push	{r4, r5, r6, lr}
 80004e2:	4d0d      	ldr	r5, [pc, #52]	; (8000518 <__libc_init_array+0x38>)
 80004e4:	4c0d      	ldr	r4, [pc, #52]	; (800051c <__libc_init_array+0x3c>)
 80004e6:	1b64      	subs	r4, r4, r5
 80004e8:	10a4      	asrs	r4, r4, #2
 80004ea:	2600      	movs	r6, #0
 80004ec:	42a6      	cmp	r6, r4
 80004ee:	d109      	bne.n	8000504 <__libc_init_array+0x24>
 80004f0:	4d0b      	ldr	r5, [pc, #44]	; (8000520 <__libc_init_array+0x40>)
 80004f2:	4c0c      	ldr	r4, [pc, #48]	; (8000524 <__libc_init_array+0x44>)
 80004f4:	f000 f818 	bl	8000528 <_init>
 80004f8:	1b64      	subs	r4, r4, r5
 80004fa:	10a4      	asrs	r4, r4, #2
 80004fc:	2600      	movs	r6, #0
 80004fe:	42a6      	cmp	r6, r4
 8000500:	d105      	bne.n	800050e <__libc_init_array+0x2e>
 8000502:	bd70      	pop	{r4, r5, r6, pc}
 8000504:	f855 3b04 	ldr.w	r3, [r5], #4
 8000508:	4798      	blx	r3
 800050a:	3601      	adds	r6, #1
 800050c:	e7ee      	b.n	80004ec <__libc_init_array+0xc>
 800050e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000512:	4798      	blx	r3
 8000514:	3601      	adds	r6, #1
 8000516:	e7f2      	b.n	80004fe <__libc_init_array+0x1e>
 8000518:	08000560 	.word	0x08000560
 800051c:	08000560 	.word	0x08000560
 8000520:	08000560 	.word	0x08000560
 8000524:	08000564 	.word	0x08000564

08000528 <_init>:
 8000528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052a:	bf00      	nop
 800052c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800052e:	bc08      	pop	{r3}
 8000530:	469e      	mov	lr, r3
 8000532:	4770      	bx	lr

08000534 <_fini>:
 8000534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000536:	bf00      	nop
 8000538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800053a:	bc08      	pop	{r3}
 800053c:	469e      	mov	lr, r3
 800053e:	4770      	bx	lr
