// Seed: 397603269
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3
);
  id_5(
      id_3, id_0, id_3
  );
  wire id_6;
  assign module_1.type_1 = 0;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    output uwire id_5,
    output wand  id_6
);
  always
    for (id_5 = id_3; id_0 / id_4 === id_2; id_6 = id_4) begin : LABEL_0
      disable id_8;
    end
  assign id_5 = 1;
  wire id_9;
  assign id_6 = id_4;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_0
  );
endmodule
