
<html><head><title>-keepcase4use5x</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668915" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="-keepcase4use5x" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="VHDL-AMS, VHDL-AMS," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668915" />
<meta name="NextFile" content="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Using_DSPF-in-the-Middle.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- -keepcase4use5x" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Using_DSPF-in-the-Middle.html" title="Using_DSPF-in-the-Middle">Using_DSPF-in-the-Middle</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html" title="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks">Usage_of_Port_Expressions_when ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>-keepcase4use5x</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>While VHDL-AMS is case-insensitive, the DFII 5X library database is case-sensitive. For new cells and new models, use primarily lower case characters for the <code>cell name</code>, <code>entity names</code>, <code>generic names</code>, <code>port names</code>, and <code>architecture names</code>.</p>

<p>Use the ncvhdl <code>-keepcase4use5x</code> option to compel the ncvhdl compiler to retain case sensitivity during compilation. The <code>-use5xkeepcase</code> option keeps the case as for a VHDL cell name in a 5X library.</p>

<p>For example, see the following <code>Mixed_case</code> cell in VHDL code.</p>

<p><code>entity Mixed_case</code></p>

<p><code>&#160;...</code></p>

<p><code>end entity Mixed_case;</code></p>

<p>This code creates a <code>Mixed_case</code> cell instead of a <code>mixed_case</code> cell in a 5X library database.</p>

<p>In addition, you can also use the UNIX environment variable <code>CDS_ALT_NMP</code>. When you set it to <code>MATCH</code> as shown below:</p>

<p><code>setenv CDS_ALT_NMP MATCH</code></p>

<p>AMS-D in HED and AMS-D in ADE compile using the following command:</p>

<p><code>ncvhdl -specificunit Abc</code></p>

<p>instead of</p>

<p><code>ncvhdl -specificunit \Abc\</code></p>

<p>If you have a case-sensitive cell name matching the entity name, you should set the UNIX variable&#160;<code>CDS_ALT_NMP MATCH</code> variable and use the <code>ncvhdl</code> -keepcase4use5x &#160;option.</p>
<h4 id="keepcase4use5x-RelatedTopics">Related Topics</h4>
<ul><li><a href="Connections_from_VHDL_and_VHDL-AMS_Blocks_to_Verilog_and_Verilog-AMS_Blocks.html">Connections from VHDL and VHDL-AMS Blocks to Verilog and Verilog-AMS Blocks</a></li><li><a href="Mapping_Verilog-AMS_Disciplines_to_VHDL-AMS_Natures.html">Mapping Verilog-AMS Disciplines to VHDL-AMS Natures</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Using_DSPF-in-the-Middle.html" id="prev" title="Using_DSPF-in-the-Middle">Using_DSPF-in-the-Middle</a></em></b><b><em><a href="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks.html" id="nex" title="Usage_of_Port_Expressions_when_Connecting_to_Analog_Blocks">Usage_of_Port_Expressions_when ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>