Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Apr 30 10:55:35 2023
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_reg_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.930        0.000                      0                   25        0.198        0.000                      0                   25       41.160        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.930        0.000                      0                   25        0.198        0.000                      0                   25       41.160        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.930ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  clk_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clk_reg_reg[16]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 r  clk_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.570    clk_reg_reg[20]_i_1_n_6
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[21]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                 80.930    

Slack (MET) :             80.951ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  clk_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clk_reg_reg[16]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.549 r  clk_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.549    clk_reg_reg[20]_i_1_n_4
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[23]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                 80.951    

Slack (MET) :             81.025ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  clk_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clk_reg_reg[16]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.475 r  clk_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.475    clk_reg_reg[20]_i_1_n_5
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[22]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                 81.025    

Slack (MET) :             81.041ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  clk_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clk_reg_reg[16]_i_1_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.459 r  clk_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.459    clk_reg_reg[20]_i_1_n_7
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y58          FDRE                                         r  clk_reg_reg[20]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.459    
  -------------------------------------------------------------------
                         slack                                 81.041    

Slack (MET) :             81.044ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.456 r  clk_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.456    clk_reg_reg[16]_i_1_n_6
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[17]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 81.044    

Slack (MET) :             81.065ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.435 r  clk_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.435    clk_reg_reg[16]_i_1_n_4
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[19]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                 81.065    

Slack (MET) :             81.139ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.361 r  clk_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.361    clk_reg_reg[16]_i_1_n_5
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[18]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                 81.139    

Slack (MET) :             81.155ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.122 r  clk_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.122    clk_reg_reg[12]_i_1_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.345 r  clk_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.345    clk_reg_reg[16]_i_1_n_7
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.508    88.202    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[16]/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)        0.062    88.500    clk_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         88.500    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 81.155    

Slack (MET) :             81.159ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.342 r  clk_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.342    clk_reg_reg[12]_i_1_n_6
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    88.203    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[13]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.062    88.501    clk_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         88.501    
                         arrival time                          -7.342    
  -------------------------------------------------------------------
                         slack                                 81.159    

Slack (MET) :             81.180ns  (required time - arrival time)
  Source:                 clk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.626     5.170    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  clk_reg_reg[1]/Q
                         net (fo=1, routed)           0.480     6.106    clk_reg_reg_n_0_[1]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.780 r  clk_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.780    clk_reg_reg[0]_i_1_n_0
    SLICE_X1Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  clk_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.894    clk_reg_reg[4]_i_1_n_0
    SLICE_X1Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  clk_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.008    clk_reg_reg[8]_i_1_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.321 r  clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.321    clk_reg_reg[12]_i_1_n_4
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.509    88.203    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[15]/C
                         clock pessimism              0.271    88.475    
                         clock uncertainty           -0.035    88.439    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.062    88.501    clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         88.501    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 81.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btn0_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            toggle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.496    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  btn0_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.128     1.624 r  btn0_i_reg/Q
                         net (fo=1, routed)           0.062     1.686    btn0_i
    SLICE_X0Y58          LUT3 (Prop_lut3_I0_O)        0.099     1.785 r  toggle_i_1/O
                         net (fo=1, routed)           0.000     1.785    toggle_i_1_n_0
    SLICE_X0Y58          FDRE                                         r  toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.012    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  toggle_reg/C
                         clock pessimism             -0.516     1.496    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.091     1.587    toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[11]/Q
                         net (fo=1, routed)           0.108     1.746    clk_reg_reg_n_0_[11]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_reg_reg[8]_i_1_n_4
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[11]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[15]/Q
                         net (fo=1, routed)           0.108     1.746    clk_reg_reg_n_0_[15]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_reg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_reg_reg[12]_i_1_n_4
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[15]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     1.746    clk_reg_reg_n_0_[3]
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_reg_reg[0]_i_1_n_4
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y53          FDRE                                         r  clk_reg_reg[3]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y53          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     1.746    clk_reg_reg_n_0_[7]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_reg_reg[4]_i_1_n_4
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[7]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.496    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  clk_reg_reg[19]/Q
                         net (fo=1, routed)           0.108     1.745    clk_reg_reg_n_0_[19]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  clk_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.853    clk_reg_reg[16]_i_1_n_4
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.012    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[19]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.601    clk_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[12]/Q
                         net (fo=1, routed)           0.105     1.743    clk_reg_reg_n_0_[12]
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  clk_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    clk_reg_reg[12]_i_1_n_7
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  clk_reg_reg[12]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[4]/Q
                         net (fo=1, routed)           0.105     1.743    clk_reg_reg_n_0_[4]
    SLICE_X1Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  clk_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    clk_reg_reg[4]_i_1_n_7
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y54          FDRE                                         r  clk_reg_reg[4]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y54          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.593     1.497    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_reg_reg[8]/Q
                         net (fo=1, routed)           0.105     1.743    clk_reg_reg_n_0_[8]
    SLICE_X1Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  clk_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    clk_reg_reg[8]_i_1_n_7
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.863     2.013    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  clk_reg_reg[8]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.592     1.496    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  clk_reg_reg[16]/Q
                         net (fo=1, routed)           0.105     1.742    clk_reg_reg_n_0_[16]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  clk_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.857    clk_reg_reg[16]_i_1_n_7
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.862     2.012    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  clk_reg_reg[16]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.105     1.601    clk_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y58    btn0_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y53    clk_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y55    clk_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y55    clk_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y56    clk_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y56    clk_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y56    clk_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y56    clk_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y57    clk_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y58    btn0_i_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y57    clk_reg_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y57    clk_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y57    clk_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y57    clk_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y58    clk_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y58    clk_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y58    clk_reg_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y58    clk_reg_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y58    toggle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    clk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y55    clk_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y55    clk_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y56    clk_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y56    clk_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y56    clk_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y56    clk_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    clk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    clk_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y53    clk_reg_reg[3]/C



