ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Src/main.c"
  18              		.section	.text._Error_Handler,"ax",%progbits
  19              		.align	1
  20              		.global	_Error_Handler
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	_Error_Handler:
  26              	.LFB42:
   1:Src/main.c    **** /**
   2:Src/main.c    ****   *
   3:Src/main.c    ****   * Brandon Mouser
   4:Src/main.c    ****   * U0962682
   5:Src/main.c    ****   *
   6:Src/main.c    ****   ******************************************************************************
   7:Src/main.c    ****   * File Name          : main.c
   8:Src/main.c    ****   * Description        : Main program body
   9:Src/main.c    ****   ******************************************************************************
  10:Src/main.c    ****   ** This notice applies to any and all portions of this file
  11:Src/main.c    ****   * that are not between comment pairs USER CODE BEGIN and
  12:Src/main.c    ****   * USER CODE END. Other portions of this file, whether
  13:Src/main.c    ****   * inserted by the user or by software development tools
  14:Src/main.c    ****   * are owned by their respective copyright owners.
  15:Src/main.c    ****   *
  16:Src/main.c    ****   * COPYRIGHT(c) 2018 STMicroelectronics
  17:Src/main.c    ****   *
  18:Src/main.c    ****   * Redistribution and use in source and binary forms, with or without modification,
  19:Src/main.c    ****   * are permitted provided that the following conditions are met:
  20:Src/main.c    ****   *   1. Redistributions of source code must retain the above copyright notice,
  21:Src/main.c    ****   *      this list of conditions and the following disclaimer.
  22:Src/main.c    ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  23:Src/main.c    ****   *      this list of conditions and the following disclaimer in the documentation
  24:Src/main.c    ****   *      and/or other materials provided with the distribution.
  25:Src/main.c    ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  26:Src/main.c    ****   *      may be used to endorse or promote products derived from this software
  27:Src/main.c    ****   *      without specific prior written permission.
  28:Src/main.c    ****   *
  29:Src/main.c    ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  30:Src/main.c    ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  31:Src/main.c    ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  32:Src/main.c    ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 2


  33:Src/main.c    ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  34:Src/main.c    ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  35:Src/main.c    ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  36:Src/main.c    ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  37:Src/main.c    ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  38:Src/main.c    ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  39:Src/main.c    ****   *
  40:Src/main.c    ****   ******************************************************************************
  41:Src/main.c    ****   */
  42:Src/main.c    **** 
  43:Src/main.c    **** /* Includes ------------------------------------------------------------------*/
  44:Src/main.c    **** #include "main.h"
  45:Src/main.c    **** #include "stm32f0xx_hal.h"
  46:Src/main.c    **** void _Error_Handler(char * file, int line);
  47:Src/main.c    **** 
  48:Src/main.c    **** /* USER CODE BEGIN Includes */
  49:Src/main.c    **** 
  50:Src/main.c    **** /* USER CODE END Includes */
  51:Src/main.c    **** 
  52:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  53:Src/main.c    **** 
  54:Src/main.c    **** /* USER CODE BEGIN PV */
  55:Src/main.c    **** /* Private variables ---------------------------------------------------------*/
  56:Src/main.c    **** 
  57:Src/main.c    **** /* USER CODE END PV */
  58:Src/main.c    **** 
  59:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  60:Src/main.c    **** void SystemClock_Config(void);
  61:Src/main.c    **** 
  62:Src/main.c    **** /* USER CODE BEGIN PFP */
  63:Src/main.c    **** /* Private function prototypes -----------------------------------------------*/
  64:Src/main.c    **** 
  65:Src/main.c    **** /* USER CODE END PFP */
  66:Src/main.c    **** 
  67:Src/main.c    **** /* USER CODE BEGIN 0 */
  68:Src/main.c    **** 
  69:Src/main.c    **** /* USER CODE END 0 */
  70:Src/main.c    **** 
  71:Src/main.c    **** int main(void)
  72:Src/main.c    **** {
  73:Src/main.c    ****   SystemClock_Config();
  74:Src/main.c    **** 
  75:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOCEN;
  76:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
  77:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
  78:Src/main.c    **** 
  79:Src/main.c    ****   GPIOB -> MODER |= (1 << 23); // PB11 Alternate function
  80:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11 Alternate function
  81:Src/main.c    **** 
  82:Src/main.c    ****   GPIOB -> OTYPER |= (1 << 11); // PB11 Output open-drain
  83:Src/main.c    **** 
  84:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<12); // Set alternate function mode
  85:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<13);
  86:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<14);
  87:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<15);
  88:Src/main.c    **** 
  89:Src/main.c    ****   GPIOB -> MODER |= (1 << 27); // PB13 Alternate function
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 3


  90:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 26); // PB13 Alternate function
  91:Src/main.c    **** 
  92:Src/main.c    ****   GPIOB -> OTYPER |= (1 << 13); // PB13 Output open-drain
  93:Src/main.c    **** 
  94:Src/main.c    ****   GPIOB -> AFR[1] |= (1<<20); // Set alternate function mode
  95:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<21);
  96:Src/main.c    **** 	GPIOB -> AFR[1] |= (1<<22);
  97:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<23);
  98:Src/main.c    **** 
  99:Src/main.c    ****   GPIOB -> MODER |= (1 << 28); // PB14 output mode
 100:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 29); // PB14 ouput mode
 101:Src/main.c    **** 
 102:Src/main.c    ****   GPIOB -> OTYPER &= ~(1 << 14); // PB14 push pull
 103:Src/main.c    **** 
 104:Src/main.c    ****   GPIOB -> ODR |= (1 << 14); // Set pin 14 to high
 105:Src/main.c    **** 
 106:Src/main.c    ****   GPIOC -> MODER |= (1 << 0); // PC0 output mode
 107:Src/main.c    ****   GPIOC -> MODER &= ~(1 << 1); // PC0 ouput mode
 108:Src/main.c    ****  
 109:Src/main.c    ****   GPIOC -> OTYPER &= ~(1 << 0); // PC0 push pull
 110:Src/main.c    **** 
 111:Src/main.c    ****   GPIOC -> ODR |= (1 << 0); // Set pin 0 to high
 112:Src/main.c    **** 
 113:Src/main.c    ****   // Setting I2C2 to 1kHz
 114:Src/main.c    ****   I2C2 -> TIMINGR |= 0x13;
 115:Src/main.c    ****   I2C2 -> TIMINGR |= (0xF << 8);
 116:Src/main.c    ****   I2C2 -> TIMINGR |= (0x2 << 16);
 117:Src/main.c    ****   I2C2 -> TIMINGR |= (0x4 << 20);
 118:Src/main.c    ****   I2C2 -> TIMINGR |= (1 << 28);
 119:Src/main.c    **** 
 120:Src/main.c    ****   I2C2 -> CR1 |= (1 << 0);
 121:Src/main.c    **** 
 122:Src/main.c    ****   
 123:Src/main.c    ****   // Setting slave address
 124:Src/main.c    ****   I2C2 -> CR2 |= (0x69 << 1);
 125:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 126:Src/main.c    ****   I2C2 -> CR2 &= ~(1 << 10);
 127:Src/main.c    ****   I2C2 -> CR2 |= (1 << 13);
 128:Src/main.c    **** 
 129:Src/main.c    ****   // Wait for TXIS and NAXKF
 130:Src/main.c    ****   while (1){
 131:Src/main.c    **** 			if(I2C2->ISR & (1<<1)){
 132:Src/main.c    **** 			break;
 133:Src/main.c    **** 			}
 134:Src/main.c    **** 			if(I2C2->ISR & (1<<4)){
 135:Src/main.c    **** 			}
 136:Src/main.c    **** 		}
 137:Src/main.c    **** 		I2C2->TXDR |= 0x0f;
 138:Src/main.c    **** 
 139:Src/main.c    **** 	while(1){
 140:Src/main.c    **** 		if(I2C2->ISR & (1<<6)){
 141:Src/main.c    **** 			break;
 142:Src/main.c    **** 		}
 143:Src/main.c    ****   }
 144:Src/main.c    **** 
 145:Src/main.c    ****   // Setting slave address
 146:Src/main.c    ****   I2C2 -> CR2 |= (0x69 << 1);
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 4


 147:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 148:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_RD_WRN;
 149:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_START;
 150:Src/main.c    **** 
 151:Src/main.c    ****   // Wait for RXNE
 152:Src/main.c    ****   while (1){
 153:Src/main.c    **** 			if(I2C2->ISR & (1<<2)){
 154:Src/main.c    **** 			 break;
 155:Src/main.c    **** 			}
 156:Src/main.c    **** 			if(I2C2->ISR & (1<<4)){
 157:Src/main.c    **** 			}
 158:Src/main.c    **** 		}
 159:Src/main.c    **** 		
 160:Src/main.c    ****   // Wait for transfer complete
 161:Src/main.c    **** 	while(1){
 162:Src/main.c    **** 		if(I2C2->ISR & (1<<6)){
 163:Src/main.c    **** 			break;
 164:Src/main.c    **** 		}
 165:Src/main.c    **** 	}
 166:Src/main.c    **** 
 167:Src/main.c    ****   if(I2C2 -> RXDR == 0xD3) {
 168:Src/main.c    ****     I2C2 -> CR2 |= (1 << 14);
 169:Src/main.c    ****   }
 170:Src/main.c    **** 
 171:Src/main.c    ****   while(1) {}
 172:Src/main.c    ****   
 173:Src/main.c    **** }
 174:Src/main.c    **** 
 175:Src/main.c    **** /** System Clock Configuration
 176:Src/main.c    **** */
 177:Src/main.c    **** void SystemClock_Config(void)
 178:Src/main.c    **** {
 179:Src/main.c    **** 
 180:Src/main.c    ****   RCC_OscInitTypeDef RCC_OscInitStruct;
 181:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
 182:Src/main.c    **** 
 183:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 184:Src/main.c    ****     */
 185:Src/main.c    ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 186:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 187:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
 188:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 189:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190:Src/main.c    ****   {
 191:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 192:Src/main.c    ****   }
 193:Src/main.c    **** 
 194:Src/main.c    ****     /**Initializes the CPU, AHB and APB busses clocks
 195:Src/main.c    ****     */
 196:Src/main.c    ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 197:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
 198:Src/main.c    ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 199:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 200:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 201:Src/main.c    **** 
 202:Src/main.c    ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 203:Src/main.c    ****   {
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 5


 204:Src/main.c    ****     _Error_Handler(__FILE__, __LINE__);
 205:Src/main.c    ****   }
 206:Src/main.c    **** 
 207:Src/main.c    ****     /**Configure the Systick interrupt time
 208:Src/main.c    ****     */
 209:Src/main.c    ****   HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 210:Src/main.c    **** 
 211:Src/main.c    ****     /**Configure the Systick
 212:Src/main.c    ****     */
 213:Src/main.c    ****   HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 214:Src/main.c    **** 
 215:Src/main.c    ****   /* SysTick_IRQn interrupt configuration */
 216:Src/main.c    ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 217:Src/main.c    **** }
 218:Src/main.c    **** 
 219:Src/main.c    **** /* USER CODE BEGIN 4 */
 220:Src/main.c    **** 
 221:Src/main.c    **** /* USER CODE END 4 */
 222:Src/main.c    **** 
 223:Src/main.c    **** /**
 224:Src/main.c    ****   * @brief  This function is executed in case of error occurrence.
 225:Src/main.c    ****   * @param  None
 226:Src/main.c    ****   * @retval None
 227:Src/main.c    ****   */
 228:Src/main.c    **** void _Error_Handler(char * file, int line)
 229:Src/main.c    **** {
  27              		.loc 1 229 1 view -0
  28              		.cfi_startproc
  29              		@ Volatile: function does not return.
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34              	.L2:
 230:Src/main.c    ****   /* USER CODE BEGIN Error_Handler_Debug */
 231:Src/main.c    ****   /* User can add his own implementation to report the HAL error return state */
 232:Src/main.c    ****   while(1)
  35              		.loc 1 232 3 view .LVU1
 233:Src/main.c    ****   {
 234:Src/main.c    ****   }
  36              		.loc 1 234 3 view .LVU2
 232:Src/main.c    ****   {
  37              		.loc 1 232 8 view .LVU3
  38 0000 FEE7     		b	.L2
  39              		.cfi_endproc
  40              	.LFE42:
  42              		.section	.rodata.SystemClock_Config.str1.4,"aMS",%progbits,1
  43              		.align	2
  44              	.LC0:
  45 0000 5372632F 		.ascii	"Src/main.c\000"
  45      6D61696E 
  45      2E6300
  46              		.global	__aeabi_uidiv
  47              		.section	.text.SystemClock_Config,"ax",%progbits
  48              		.align	1
  49              		.global	SystemClock_Config
  50              		.syntax unified
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 6


  51              		.code	16
  52              		.thumb_func
  54              	SystemClock_Config:
  55              	.LFB41:
 178:Src/main.c    **** 
  56              		.loc 1 178 1 view -0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 72
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60 0000 00B5     		push	{lr}
  61              	.LCFI0:
  62              		.cfi_def_cfa_offset 4
  63              		.cfi_offset 14, -4
  64 0002 93B0     		sub	sp, sp, #76
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 80
 180:Src/main.c    ****   RCC_ClkInitTypeDef RCC_ClkInitStruct;
  67              		.loc 1 180 3 view .LVU5
 181:Src/main.c    **** 
  68              		.loc 1 181 3 view .LVU6
 185:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  69              		.loc 1 185 3 view .LVU7
 185:Src/main.c    ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  70              		.loc 1 185 36 is_stmt 0 view .LVU8
  71 0004 0223     		movs	r3, #2
  72 0006 0593     		str	r3, [sp, #20]
 186:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
  73              		.loc 1 186 3 is_stmt 1 view .LVU9
 186:Src/main.c    ****   RCC_OscInitStruct.HSICalibrationValue = 16;
  74              		.loc 1 186 30 is_stmt 0 view .LVU10
  75 0008 013B     		subs	r3, r3, #1
  76 000a 0893     		str	r3, [sp, #32]
 187:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  77              		.loc 1 187 3 is_stmt 1 view .LVU11
 187:Src/main.c    ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  78              		.loc 1 187 41 is_stmt 0 view .LVU12
  79 000c 0F33     		adds	r3, r3, #15
  80 000e 0993     		str	r3, [sp, #36]
 188:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  81              		.loc 1 188 3 is_stmt 1 view .LVU13
 188:Src/main.c    ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  82              		.loc 1 188 34 is_stmt 0 view .LVU14
  83 0010 0023     		movs	r3, #0
  84 0012 0E93     		str	r3, [sp, #56]
 189:Src/main.c    ****   {
  85              		.loc 1 189 3 is_stmt 1 view .LVU15
 189:Src/main.c    ****   {
  86              		.loc 1 189 7 is_stmt 0 view .LVU16
  87 0014 05A8     		add	r0, sp, #20
  88 0016 FFF7FEFF 		bl	HAL_RCC_OscConfig
  89              	.LVL1:
 189:Src/main.c    ****   {
  90              		.loc 1 189 6 discriminator 1 view .LVU17
  91 001a 0028     		cmp	r0, #0
  92 001c 1ED1     		bne	.L6
 196:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
  93              		.loc 1 196 3 is_stmt 1 view .LVU18
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 7


 196:Src/main.c    ****                               |RCC_CLOCKTYPE_PCLK1;
  94              		.loc 1 196 31 is_stmt 0 view .LVU19
  95 001e 0723     		movs	r3, #7
  96 0020 0193     		str	r3, [sp, #4]
 198:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  97              		.loc 1 198 3 is_stmt 1 view .LVU20
 198:Src/main.c    ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  98              		.loc 1 198 34 is_stmt 0 view .LVU21
  99 0022 0023     		movs	r3, #0
 100 0024 0293     		str	r3, [sp, #8]
 199:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 101              		.loc 1 199 3 is_stmt 1 view .LVU22
 199:Src/main.c    ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 102              		.loc 1 199 35 is_stmt 0 view .LVU23
 103 0026 0393     		str	r3, [sp, #12]
 200:Src/main.c    **** 
 104              		.loc 1 200 3 is_stmt 1 view .LVU24
 200:Src/main.c    **** 
 105              		.loc 1 200 36 is_stmt 0 view .LVU25
 106 0028 0493     		str	r3, [sp, #16]
 202:Src/main.c    ****   {
 107              		.loc 1 202 3 is_stmt 1 view .LVU26
 202:Src/main.c    ****   {
 108              		.loc 1 202 7 is_stmt 0 view .LVU27
 109 002a 0021     		movs	r1, #0
 110 002c 01A8     		add	r0, sp, #4
 111 002e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 112              	.LVL2:
 202:Src/main.c    ****   {
 113              		.loc 1 202 6 discriminator 1 view .LVU28
 114 0032 0028     		cmp	r0, #0
 115 0034 16D1     		bne	.L7
 209:Src/main.c    **** 
 116              		.loc 1 209 3 is_stmt 1 view .LVU29
 209:Src/main.c    **** 
 117              		.loc 1 209 22 is_stmt 0 view .LVU30
 118 0036 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 119              	.LVL3:
 209:Src/main.c    **** 
 120              		.loc 1 209 3 discriminator 1 view .LVU31
 121 003a FA21     		movs	r1, #250
 122 003c 8900     		lsls	r1, r1, #2
 123 003e FFF7FEFF 		bl	__aeabi_uidiv
 124              	.LVL4:
 125 0042 FFF7FEFF 		bl	HAL_SYSTICK_Config
 126              	.LVL5:
 213:Src/main.c    **** 
 127              		.loc 1 213 3 is_stmt 1 view .LVU32
 128 0046 0420     		movs	r0, #4
 129 0048 FFF7FEFF 		bl	HAL_SYSTICK_CLKSourceConfig
 130              	.LVL6:
 216:Src/main.c    **** }
 131              		.loc 1 216 3 view .LVU33
 132 004c 0120     		movs	r0, #1
 133 004e 0022     		movs	r2, #0
 134 0050 0021     		movs	r1, #0
 135 0052 4042     		rsbs	r0, r0, #0
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 8


 136 0054 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 137              	.LVL7:
 217:Src/main.c    **** 
 138              		.loc 1 217 1 is_stmt 0 view .LVU34
 139 0058 13B0     		add	sp, sp, #76
 140              		@ sp needed
 141 005a 00BD     		pop	{pc}
 142              	.L6:
 191:Src/main.c    ****   }
 143              		.loc 1 191 5 is_stmt 1 view .LVU35
 144 005c 0348     		ldr	r0, .L8
 145 005e BF21     		movs	r1, #191
 146 0060 FFF7FEFF 		bl	_Error_Handler
 147              	.LVL8:
 148              	.L7:
 204:Src/main.c    ****   }
 149              		.loc 1 204 5 view .LVU36
 150 0064 0148     		ldr	r0, .L8
 151 0066 CC21     		movs	r1, #204
 152 0068 FFF7FEFF 		bl	_Error_Handler
 153              	.LVL9:
 154              	.L9:
 155              		.align	2
 156              	.L8:
 157 006c 00000000 		.word	.LC0
 158              		.cfi_endproc
 159              	.LFE41:
 161              		.section	.text.main,"ax",%progbits
 162              		.align	1
 163              		.global	main
 164              		.syntax unified
 165              		.code	16
 166              		.thumb_func
 168              	main:
 169              	.LFB40:
  72:Src/main.c    ****   SystemClock_Config();
 170              		.loc 1 72 1 view -0
 171              		.cfi_startproc
 172              		@ Volatile: function does not return.
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175 0000 70B5     		push	{r4, r5, r6, lr}
 176              	.LCFI2:
 177              		.cfi_def_cfa_offset 16
 178              		.cfi_offset 4, -16
 179              		.cfi_offset 5, -12
 180              		.cfi_offset 6, -8
 181              		.cfi_offset 14, -4
  73:Src/main.c    **** 
 182              		.loc 1 73 3 view .LVU38
 183 0002 FFF7FEFF 		bl	SystemClock_Config
 184              	.LVL10:
  75:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 185              		.loc 1 75 3 view .LVU39
  75:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 186              		.loc 1 75 6 is_stmt 0 view .LVU40
 187 0006 684B     		ldr	r3, .L21
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 9


 188 0008 5969     		ldr	r1, [r3, #20]
  75:Src/main.c    ****   RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 189              		.loc 1 75 15 view .LVU41
 190 000a 8022     		movs	r2, #128
 191 000c 1203     		lsls	r2, r2, #12
 192 000e 0A43     		orrs	r2, r1
 193 0010 5A61     		str	r2, [r3, #20]
  76:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 194              		.loc 1 76 3 is_stmt 1 view .LVU42
  76:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 195              		.loc 1 76 6 is_stmt 0 view .LVU43
 196 0012 5969     		ldr	r1, [r3, #20]
  76:Src/main.c    ****   RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 197              		.loc 1 76 15 view .LVU44
 198 0014 8022     		movs	r2, #128
 199 0016 D202     		lsls	r2, r2, #11
 200 0018 0A43     		orrs	r2, r1
 201 001a 5A61     		str	r2, [r3, #20]
  77:Src/main.c    **** 
 202              		.loc 1 77 3 is_stmt 1 view .LVU45
  77:Src/main.c    **** 
 203              		.loc 1 77 6 is_stmt 0 view .LVU46
 204 001c D969     		ldr	r1, [r3, #28]
  77:Src/main.c    **** 
 205              		.loc 1 77 16 view .LVU47
 206 001e 8022     		movs	r2, #128
 207 0020 D203     		lsls	r2, r2, #15
 208 0022 1143     		orrs	r1, r2
 209 0024 D961     		str	r1, [r3, #28]
  79:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11 Alternate function
 210              		.loc 1 79 3 is_stmt 1 view .LVU48
  79:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11 Alternate function
 211              		.loc 1 79 9 is_stmt 0 view .LVU49
 212 0026 614B     		ldr	r3, .L21+4
 213 0028 1868     		ldr	r0, [r3]
  79:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 22); // PB11 Alternate function
 214              		.loc 1 79 18 view .LVU50
 215 002a 8021     		movs	r1, #128
 216 002c 0904     		lsls	r1, r1, #16
 217 002e 0143     		orrs	r1, r0
 218 0030 1960     		str	r1, [r3]
  80:Src/main.c    **** 
 219              		.loc 1 80 3 is_stmt 1 view .LVU51
  80:Src/main.c    **** 
 220              		.loc 1 80 9 is_stmt 0 view .LVU52
 221 0032 1968     		ldr	r1, [r3]
  80:Src/main.c    **** 
 222              		.loc 1 80 18 view .LVU53
 223 0034 5E48     		ldr	r0, .L21+8
 224 0036 0140     		ands	r1, r0
 225 0038 1960     		str	r1, [r3]
  82:Src/main.c    **** 
 226              		.loc 1 82 3 is_stmt 1 view .LVU54
  82:Src/main.c    **** 
 227              		.loc 1 82 9 is_stmt 0 view .LVU55
 228 003a 5868     		ldr	r0, [r3, #4]
  82:Src/main.c    **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 10


 229              		.loc 1 82 19 view .LVU56
 230 003c 8021     		movs	r1, #128
 231 003e 0901     		lsls	r1, r1, #4
 232 0040 0143     		orrs	r1, r0
 233 0042 5960     		str	r1, [r3, #4]
  84:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<13);
 234              		.loc 1 84 3 is_stmt 1 view .LVU57
  84:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<13);
 235              		.loc 1 84 15 is_stmt 0 view .LVU58
 236 0044 586A     		ldr	r0, [r3, #36]
  84:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<13);
 237              		.loc 1 84 19 view .LVU59
 238 0046 8021     		movs	r1, #128
 239 0048 4901     		lsls	r1, r1, #5
 240 004a 0143     		orrs	r1, r0
 241 004c 5962     		str	r1, [r3, #36]
  85:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<14);
 242              		.loc 1 85 2 is_stmt 1 view .LVU60
  85:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<14);
 243              		.loc 1 85 14 is_stmt 0 view .LVU61
 244 004e 596A     		ldr	r1, [r3, #36]
  85:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<14);
 245              		.loc 1 85 18 view .LVU62
 246 0050 5848     		ldr	r0, .L21+12
 247 0052 0140     		ands	r1, r0
 248 0054 5962     		str	r1, [r3, #36]
  86:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<15);
 249              		.loc 1 86 2 is_stmt 1 view .LVU63
  86:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<15);
 250              		.loc 1 86 14 is_stmt 0 view .LVU64
 251 0056 596A     		ldr	r1, [r3, #36]
  86:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<15);
 252              		.loc 1 86 18 view .LVU65
 253 0058 574D     		ldr	r5, .L21+16
 254 005a 2940     		ands	r1, r5
 255 005c 5962     		str	r1, [r3, #36]
  87:Src/main.c    **** 
 256              		.loc 1 87 2 is_stmt 1 view .LVU66
  87:Src/main.c    **** 
 257              		.loc 1 87 14 is_stmt 0 view .LVU67
 258 005e 596A     		ldr	r1, [r3, #36]
  87:Src/main.c    **** 
 259              		.loc 1 87 18 view .LVU68
 260 0060 5648     		ldr	r0, .L21+20
 261 0062 0140     		ands	r1, r0
 262 0064 5962     		str	r1, [r3, #36]
  89:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 26); // PB13 Alternate function
 263              		.loc 1 89 3 is_stmt 1 view .LVU69
  89:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 26); // PB13 Alternate function
 264              		.loc 1 89 9 is_stmt 0 view .LVU70
 265 0066 1868     		ldr	r0, [r3]
  89:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 26); // PB13 Alternate function
 266              		.loc 1 89 18 view .LVU71
 267 0068 8021     		movs	r1, #128
 268 006a 0905     		lsls	r1, r1, #20
 269 006c 0143     		orrs	r1, r0
 270 006e 1960     		str	r1, [r3]
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 11


  90:Src/main.c    **** 
 271              		.loc 1 90 3 is_stmt 1 view .LVU72
  90:Src/main.c    **** 
 272              		.loc 1 90 9 is_stmt 0 view .LVU73
 273 0070 1968     		ldr	r1, [r3]
  90:Src/main.c    **** 
 274              		.loc 1 90 18 view .LVU74
 275 0072 5348     		ldr	r0, .L21+24
 276 0074 0140     		ands	r1, r0
 277 0076 1960     		str	r1, [r3]
  92:Src/main.c    **** 
 278              		.loc 1 92 3 is_stmt 1 view .LVU75
  92:Src/main.c    **** 
 279              		.loc 1 92 9 is_stmt 0 view .LVU76
 280 0078 5868     		ldr	r0, [r3, #4]
  92:Src/main.c    **** 
 281              		.loc 1 92 19 view .LVU77
 282 007a 8021     		movs	r1, #128
 283 007c 8901     		lsls	r1, r1, #6
 284 007e 0843     		orrs	r0, r1
 285 0080 5860     		str	r0, [r3, #4]
  94:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<21);
 286              		.loc 1 94 3 is_stmt 1 view .LVU78
  94:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<21);
 287              		.loc 1 94 15 is_stmt 0 view .LVU79
 288 0082 5C6A     		ldr	r4, [r3, #36]
  94:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<21);
 289              		.loc 1 94 19 view .LVU80
 290 0084 8020     		movs	r0, #128
 291 0086 4003     		lsls	r0, r0, #13
 292 0088 2043     		orrs	r0, r4
 293 008a 5862     		str	r0, [r3, #36]
  95:Src/main.c    **** 	GPIOB -> AFR[1] |= (1<<22);
 294              		.loc 1 95 2 is_stmt 1 view .LVU81
  95:Src/main.c    **** 	GPIOB -> AFR[1] |= (1<<22);
 295              		.loc 1 95 14 is_stmt 0 view .LVU82
 296 008c 586A     		ldr	r0, [r3, #36]
  95:Src/main.c    **** 	GPIOB -> AFR[1] |= (1<<22);
 297              		.loc 1 95 18 view .LVU83
 298 008e 4D4C     		ldr	r4, .L21+28
 299 0090 2040     		ands	r0, r4
 300 0092 5862     		str	r0, [r3, #36]
  96:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<23);
 301              		.loc 1 96 2 is_stmt 1 view .LVU84
  96:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<23);
 302              		.loc 1 96 14 is_stmt 0 view .LVU85
 303 0094 586A     		ldr	r0, [r3, #36]
  96:Src/main.c    **** 	GPIOB -> AFR[1] &= ~(1<<23);
 304              		.loc 1 96 18 view .LVU86
 305 0096 1043     		orrs	r0, r2
 306 0098 5862     		str	r0, [r3, #36]
  97:Src/main.c    **** 
 307              		.loc 1 97 2 is_stmt 1 view .LVU87
  97:Src/main.c    **** 
 308              		.loc 1 97 14 is_stmt 0 view .LVU88
 309 009a 586A     		ldr	r0, [r3, #36]
  97:Src/main.c    **** 
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 12


 310              		.loc 1 97 18 view .LVU89
 311 009c 4A4C     		ldr	r4, .L21+32
 312 009e 2040     		ands	r0, r4
 313 00a0 5862     		str	r0, [r3, #36]
  99:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 29); // PB14 ouput mode
 314              		.loc 1 99 3 is_stmt 1 view .LVU90
  99:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 29); // PB14 ouput mode
 315              		.loc 1 99 9 is_stmt 0 view .LVU91
 316 00a2 1868     		ldr	r0, [r3]
  99:Src/main.c    ****   GPIOB -> MODER &= ~(1 << 29); // PB14 ouput mode
 317              		.loc 1 99 18 view .LVU92
 318 00a4 8024     		movs	r4, #128
 319 00a6 6405     		lsls	r4, r4, #21
 320 00a8 2043     		orrs	r0, r4
 321 00aa 1860     		str	r0, [r3]
 100:Src/main.c    **** 
 322              		.loc 1 100 3 is_stmt 1 view .LVU93
 100:Src/main.c    **** 
 323              		.loc 1 100 9 is_stmt 0 view .LVU94
 324 00ac 1868     		ldr	r0, [r3]
 100:Src/main.c    **** 
 325              		.loc 1 100 18 view .LVU95
 326 00ae 474E     		ldr	r6, .L21+36
 327 00b0 3040     		ands	r0, r6
 328 00b2 1860     		str	r0, [r3]
 102:Src/main.c    **** 
 329              		.loc 1 102 3 is_stmt 1 view .LVU96
 102:Src/main.c    **** 
 330              		.loc 1 102 9 is_stmt 0 view .LVU97
 331 00b4 5868     		ldr	r0, [r3, #4]
 102:Src/main.c    **** 
 332              		.loc 1 102 19 view .LVU98
 333 00b6 2840     		ands	r0, r5
 334 00b8 5860     		str	r0, [r3, #4]
 104:Src/main.c    **** 
 335              		.loc 1 104 3 is_stmt 1 view .LVU99
 104:Src/main.c    **** 
 336              		.loc 1 104 9 is_stmt 0 view .LVU100
 337 00ba 5D69     		ldr	r5, [r3, #20]
 104:Src/main.c    **** 
 338              		.loc 1 104 16 view .LVU101
 339 00bc 8020     		movs	r0, #128
 340 00be C001     		lsls	r0, r0, #7
 341 00c0 2843     		orrs	r0, r5
 342 00c2 5861     		str	r0, [r3, #20]
 106:Src/main.c    ****   GPIOC -> MODER &= ~(1 << 1); // PC0 ouput mode
 343              		.loc 1 106 3 is_stmt 1 view .LVU102
 106:Src/main.c    ****   GPIOC -> MODER &= ~(1 << 1); // PC0 ouput mode
 344              		.loc 1 106 9 is_stmt 0 view .LVU103
 345 00c4 424B     		ldr	r3, .L21+40
 346 00c6 1D68     		ldr	r5, [r3]
 106:Src/main.c    ****   GPIOC -> MODER &= ~(1 << 1); // PC0 ouput mode
 347              		.loc 1 106 18 view .LVU104
 348 00c8 0120     		movs	r0, #1
 349 00ca 0543     		orrs	r5, r0
 350 00cc 1D60     		str	r5, [r3]
 107:Src/main.c    ****  
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 13


 351              		.loc 1 107 3 is_stmt 1 view .LVU105
 107:Src/main.c    ****  
 352              		.loc 1 107 9 is_stmt 0 view .LVU106
 353 00ce 1D68     		ldr	r5, [r3]
 107:Src/main.c    ****  
 354              		.loc 1 107 18 view .LVU107
 355 00d0 0226     		movs	r6, #2
 356 00d2 B543     		bics	r5, r6
 357 00d4 1D60     		str	r5, [r3]
 109:Src/main.c    **** 
 358              		.loc 1 109 3 is_stmt 1 view .LVU108
 109:Src/main.c    **** 
 359              		.loc 1 109 9 is_stmt 0 view .LVU109
 360 00d6 5D68     		ldr	r5, [r3, #4]
 109:Src/main.c    **** 
 361              		.loc 1 109 19 view .LVU110
 362 00d8 8543     		bics	r5, r0
 363 00da 5D60     		str	r5, [r3, #4]
 111:Src/main.c    **** 
 364              		.loc 1 111 3 is_stmt 1 view .LVU111
 111:Src/main.c    **** 
 365              		.loc 1 111 9 is_stmt 0 view .LVU112
 366 00dc 5D69     		ldr	r5, [r3, #20]
 111:Src/main.c    **** 
 367              		.loc 1 111 16 view .LVU113
 368 00de 0543     		orrs	r5, r0
 369 00e0 5D61     		str	r5, [r3, #20]
 114:Src/main.c    ****   I2C2 -> TIMINGR |= (0xF << 8);
 370              		.loc 1 114 3 is_stmt 1 view .LVU114
 114:Src/main.c    ****   I2C2 -> TIMINGR |= (0xF << 8);
 371              		.loc 1 114 8 is_stmt 0 view .LVU115
 372 00e2 3C4B     		ldr	r3, .L21+44
 373 00e4 1D69     		ldr	r5, [r3, #16]
 114:Src/main.c    ****   I2C2 -> TIMINGR |= (0xF << 8);
 374              		.loc 1 114 19 view .LVU116
 375 00e6 1136     		adds	r6, r6, #17
 376 00e8 3543     		orrs	r5, r6
 377 00ea 1D61     		str	r5, [r3, #16]
 115:Src/main.c    ****   I2C2 -> TIMINGR |= (0x2 << 16);
 378              		.loc 1 115 3 is_stmt 1 view .LVU117
 115:Src/main.c    ****   I2C2 -> TIMINGR |= (0x2 << 16);
 379              		.loc 1 115 8 is_stmt 0 view .LVU118
 380 00ec 1E69     		ldr	r6, [r3, #16]
 115:Src/main.c    ****   I2C2 -> TIMINGR |= (0x2 << 16);
 381              		.loc 1 115 19 view .LVU119
 382 00ee F025     		movs	r5, #240
 383 00f0 2D01     		lsls	r5, r5, #4
 384 00f2 3543     		orrs	r5, r6
 385 00f4 1D61     		str	r5, [r3, #16]
 116:Src/main.c    ****   I2C2 -> TIMINGR |= (0x4 << 20);
 386              		.loc 1 116 3 is_stmt 1 view .LVU120
 116:Src/main.c    ****   I2C2 -> TIMINGR |= (0x4 << 20);
 387              		.loc 1 116 8 is_stmt 0 view .LVU121
 388 00f6 1E69     		ldr	r6, [r3, #16]
 116:Src/main.c    ****   I2C2 -> TIMINGR |= (0x4 << 20);
 389              		.loc 1 116 19 view .LVU122
 390 00f8 8025     		movs	r5, #128
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 14


 391 00fa AD02     		lsls	r5, r5, #10
 392 00fc 3543     		orrs	r5, r6
 393 00fe 1D61     		str	r5, [r3, #16]
 117:Src/main.c    ****   I2C2 -> TIMINGR |= (1 << 28);
 394              		.loc 1 117 3 is_stmt 1 view .LVU123
 117:Src/main.c    ****   I2C2 -> TIMINGR |= (1 << 28);
 395              		.loc 1 117 8 is_stmt 0 view .LVU124
 396 0100 1D69     		ldr	r5, [r3, #16]
 117:Src/main.c    ****   I2C2 -> TIMINGR |= (1 << 28);
 397              		.loc 1 117 19 view .LVU125
 398 0102 2A43     		orrs	r2, r5
 399 0104 1A61     		str	r2, [r3, #16]
 118:Src/main.c    **** 
 400              		.loc 1 118 3 is_stmt 1 view .LVU126
 118:Src/main.c    **** 
 401              		.loc 1 118 8 is_stmt 0 view .LVU127
 402 0106 1A69     		ldr	r2, [r3, #16]
 118:Src/main.c    **** 
 403              		.loc 1 118 19 view .LVU128
 404 0108 1443     		orrs	r4, r2
 405 010a 1C61     		str	r4, [r3, #16]
 120:Src/main.c    **** 
 406              		.loc 1 120 3 is_stmt 1 view .LVU129
 120:Src/main.c    **** 
 407              		.loc 1 120 8 is_stmt 0 view .LVU130
 408 010c 1A68     		ldr	r2, [r3]
 120:Src/main.c    **** 
 409              		.loc 1 120 15 view .LVU131
 410 010e 0243     		orrs	r2, r0
 411 0110 1A60     		str	r2, [r3]
 124:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 412              		.loc 1 124 3 is_stmt 1 view .LVU132
 124:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 413              		.loc 1 124 8 is_stmt 0 view .LVU133
 414 0112 5A68     		ldr	r2, [r3, #4]
 124:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 415              		.loc 1 124 15 view .LVU134
 416 0114 D130     		adds	r0, r0, #209
 417 0116 0243     		orrs	r2, r0
 418 0118 5A60     		str	r2, [r3, #4]
 125:Src/main.c    ****   I2C2 -> CR2 &= ~(1 << 10);
 419              		.loc 1 125 3 is_stmt 1 view .LVU135
 125:Src/main.c    ****   I2C2 -> CR2 &= ~(1 << 10);
 420              		.loc 1 125 8 is_stmt 0 view .LVU136
 421 011a 5868     		ldr	r0, [r3, #4]
 125:Src/main.c    ****   I2C2 -> CR2 &= ~(1 << 10);
 422              		.loc 1 125 15 view .LVU137
 423 011c 8022     		movs	r2, #128
 424 011e 5202     		lsls	r2, r2, #9
 425 0120 0243     		orrs	r2, r0
 426 0122 5A60     		str	r2, [r3, #4]
 126:Src/main.c    ****   I2C2 -> CR2 |= (1 << 13);
 427              		.loc 1 126 3 is_stmt 1 view .LVU138
 126:Src/main.c    ****   I2C2 -> CR2 |= (1 << 13);
 428              		.loc 1 126 8 is_stmt 0 view .LVU139
 429 0124 5A68     		ldr	r2, [r3, #4]
 126:Src/main.c    ****   I2C2 -> CR2 |= (1 << 13);
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 15


 430              		.loc 1 126 15 view .LVU140
 431 0126 2C48     		ldr	r0, .L21+48
 432 0128 0240     		ands	r2, r0
 433 012a 5A60     		str	r2, [r3, #4]
 127:Src/main.c    **** 
 434              		.loc 1 127 3 is_stmt 1 view .LVU141
 127:Src/main.c    **** 
 435              		.loc 1 127 8 is_stmt 0 view .LVU142
 436 012c 5A68     		ldr	r2, [r3, #4]
 127:Src/main.c    **** 
 437              		.loc 1 127 15 view .LVU143
 438 012e 1143     		orrs	r1, r2
 439 0130 5960     		str	r1, [r3, #4]
 440              	.L12:
 130:Src/main.c    **** 			if(I2C2->ISR & (1<<1)){
 441              		.loc 1 130 3 is_stmt 1 view .LVU144
 131:Src/main.c    **** 			break;
 442              		.loc 1 131 4 view .LVU145
 131:Src/main.c    **** 			break;
 443              		.loc 1 131 11 is_stmt 0 view .LVU146
 444 0132 284B     		ldr	r3, .L21+44
 445 0134 9B69     		ldr	r3, [r3, #24]
 131:Src/main.c    **** 			break;
 446              		.loc 1 131 6 view .LVU147
 447 0136 9B07     		lsls	r3, r3, #30
 448 0138 02D4     		bmi	.L11
 134:Src/main.c    **** 			}
 449              		.loc 1 134 4 is_stmt 1 view .LVU148
 134:Src/main.c    **** 			}
 450              		.loc 1 134 11 is_stmt 0 view .LVU149
 451 013a 264B     		ldr	r3, .L21+44
 452 013c 9B69     		ldr	r3, [r3, #24]
 135:Src/main.c    **** 		}
 453              		.loc 1 135 4 is_stmt 1 view .LVU150
 130:Src/main.c    **** 			if(I2C2->ISR & (1<<1)){
 454              		.loc 1 130 9 view .LVU151
 131:Src/main.c    **** 			break;
 455              		.loc 1 131 6 is_stmt 0 view .LVU152
 456 013e F8E7     		b	.L12
 457              	.L11:
 137:Src/main.c    **** 
 458              		.loc 1 137 3 is_stmt 1 view .LVU153
 137:Src/main.c    **** 
 459              		.loc 1 137 7 is_stmt 0 view .LVU154
 460 0140 244A     		ldr	r2, .L21+44
 461 0142 936A     		ldr	r3, [r2, #40]
 137:Src/main.c    **** 
 462              		.loc 1 137 14 view .LVU155
 463 0144 0F21     		movs	r1, #15
 464 0146 0B43     		orrs	r3, r1
 465 0148 9362     		str	r3, [r2, #40]
 466              	.L13:
 139:Src/main.c    **** 		if(I2C2->ISR & (1<<6)){
 467              		.loc 1 139 2 is_stmt 1 view .LVU156
 140:Src/main.c    **** 			break;
 468              		.loc 1 140 3 view .LVU157
 140:Src/main.c    **** 			break;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 16


 469              		.loc 1 140 10 is_stmt 0 view .LVU158
 470 014a 224B     		ldr	r3, .L21+44
 471 014c 9B69     		ldr	r3, [r3, #24]
 140:Src/main.c    **** 			break;
 472              		.loc 1 140 5 view .LVU159
 473 014e 5B06     		lsls	r3, r3, #25
 474 0150 FBD5     		bpl	.L13
 146:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 475              		.loc 1 146 3 is_stmt 1 view .LVU160
 146:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 476              		.loc 1 146 8 is_stmt 0 view .LVU161
 477 0152 204B     		ldr	r3, .L21+44
 478 0154 5A68     		ldr	r2, [r3, #4]
 146:Src/main.c    ****   I2C2 -> CR2 |= (1 << 16);
 479              		.loc 1 146 15 view .LVU162
 480 0156 D221     		movs	r1, #210
 481 0158 0A43     		orrs	r2, r1
 482 015a 5A60     		str	r2, [r3, #4]
 147:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_RD_WRN;
 483              		.loc 1 147 3 is_stmt 1 view .LVU163
 147:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_RD_WRN;
 484              		.loc 1 147 8 is_stmt 0 view .LVU164
 485 015c 5968     		ldr	r1, [r3, #4]
 147:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_RD_WRN;
 486              		.loc 1 147 15 view .LVU165
 487 015e 8022     		movs	r2, #128
 488 0160 5202     		lsls	r2, r2, #9
 489 0162 0A43     		orrs	r2, r1
 490 0164 5A60     		str	r2, [r3, #4]
 148:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_START;
 491              		.loc 1 148 3 is_stmt 1 view .LVU166
 148:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_START;
 492              		.loc 1 148 8 is_stmt 0 view .LVU167
 493 0166 5968     		ldr	r1, [r3, #4]
 148:Src/main.c    ****   I2C2 -> CR2 |= I2C_CR2_START;
 494              		.loc 1 148 15 view .LVU168
 495 0168 8022     		movs	r2, #128
 496 016a D200     		lsls	r2, r2, #3
 497 016c 0A43     		orrs	r2, r1
 498 016e 5A60     		str	r2, [r3, #4]
 149:Src/main.c    **** 
 499              		.loc 1 149 3 is_stmt 1 view .LVU169
 149:Src/main.c    **** 
 500              		.loc 1 149 8 is_stmt 0 view .LVU170
 501 0170 5968     		ldr	r1, [r3, #4]
 149:Src/main.c    **** 
 502              		.loc 1 149 15 view .LVU171
 503 0172 8022     		movs	r2, #128
 504 0174 9201     		lsls	r2, r2, #6
 505 0176 0A43     		orrs	r2, r1
 506 0178 5A60     		str	r2, [r3, #4]
 507              	.L15:
 152:Src/main.c    **** 			if(I2C2->ISR & (1<<2)){
 508              		.loc 1 152 3 is_stmt 1 view .LVU172
 153:Src/main.c    **** 			 break;
 509              		.loc 1 153 4 view .LVU173
 153:Src/main.c    **** 			 break;
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 17


 510              		.loc 1 153 11 is_stmt 0 view .LVU174
 511 017a 164B     		ldr	r3, .L21+44
 512 017c 9B69     		ldr	r3, [r3, #24]
 153:Src/main.c    **** 			 break;
 513              		.loc 1 153 6 view .LVU175
 514 017e 5B07     		lsls	r3, r3, #29
 515 0180 02D4     		bmi	.L14
 156:Src/main.c    **** 			}
 516              		.loc 1 156 4 is_stmt 1 view .LVU176
 156:Src/main.c    **** 			}
 517              		.loc 1 156 11 is_stmt 0 view .LVU177
 518 0182 144B     		ldr	r3, .L21+44
 519 0184 9B69     		ldr	r3, [r3, #24]
 157:Src/main.c    **** 		}
 520              		.loc 1 157 4 is_stmt 1 view .LVU178
 152:Src/main.c    **** 			if(I2C2->ISR & (1<<2)){
 521              		.loc 1 152 9 view .LVU179
 153:Src/main.c    **** 			 break;
 522              		.loc 1 153 6 is_stmt 0 view .LVU180
 523 0186 F8E7     		b	.L15
 524              	.L14:
 161:Src/main.c    **** 		if(I2C2->ISR & (1<<6)){
 525              		.loc 1 161 2 is_stmt 1 view .LVU181
 162:Src/main.c    **** 			break;
 526              		.loc 1 162 3 view .LVU182
 162:Src/main.c    **** 			break;
 527              		.loc 1 162 10 is_stmt 0 view .LVU183
 528 0188 124B     		ldr	r3, .L21+44
 529 018a 9B69     		ldr	r3, [r3, #24]
 162:Src/main.c    **** 			break;
 530              		.loc 1 162 5 view .LVU184
 531 018c 5B06     		lsls	r3, r3, #25
 532 018e FBD5     		bpl	.L14
 167:Src/main.c    ****     I2C2 -> CR2 |= (1 << 14);
 533              		.loc 1 167 3 is_stmt 1 view .LVU185
 167:Src/main.c    ****     I2C2 -> CR2 |= (1 << 14);
 534              		.loc 1 167 11 is_stmt 0 view .LVU186
 535 0190 104B     		ldr	r3, .L21+44
 536 0192 5B6A     		ldr	r3, [r3, #36]
 167:Src/main.c    ****     I2C2 -> CR2 |= (1 << 14);
 537              		.loc 1 167 5 view .LVU187
 538 0194 D32B     		cmp	r3, #211
 539 0196 00D0     		beq	.L20
 540              	.L16:
 171:Src/main.c    ****   
 541              		.loc 1 171 3 is_stmt 1 view .LVU188
 171:Src/main.c    ****   
 542              		.loc 1 171 13 view .LVU189
 171:Src/main.c    ****   
 543              		.loc 1 171 8 view .LVU190
 544 0198 FEE7     		b	.L16
 545              	.L20:
 168:Src/main.c    ****   }
 546              		.loc 1 168 5 view .LVU191
 168:Src/main.c    ****   }
 547              		.loc 1 168 10 is_stmt 0 view .LVU192
 548 019a 0E4A     		ldr	r2, .L21+44
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 18


 549 019c 5168     		ldr	r1, [r2, #4]
 168:Src/main.c    ****   }
 550              		.loc 1 168 17 view .LVU193
 551 019e 8023     		movs	r3, #128
 552 01a0 DB01     		lsls	r3, r3, #7
 553 01a2 0B43     		orrs	r3, r1
 554 01a4 5360     		str	r3, [r2, #4]
 555 01a6 F7E7     		b	.L16
 556              	.L22:
 557              		.align	2
 558              	.L21:
 559 01a8 00100240 		.word	1073876992
 560 01ac 00040048 		.word	1207960576
 561 01b0 FFFFBFFF 		.word	-4194305
 562 01b4 FFDFFFFF 		.word	-8193
 563 01b8 FFBFFFFF 		.word	-16385
 564 01bc FF7FFFFF 		.word	-32769
 565 01c0 FFFFFFFB 		.word	-67108865
 566 01c4 FFFFDFFF 		.word	-2097153
 567 01c8 FFFF7FFF 		.word	-8388609
 568 01cc FFFFFFDF 		.word	-536870913
 569 01d0 00080048 		.word	1207961600
 570 01d4 00580040 		.word	1073764352
 571 01d8 FFFBFFFF 		.word	-1025
 572              		.cfi_endproc
 573              	.LFE40:
 575              		.text
 576              	.Letext0:
 577              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 578              		.file 3 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 579              		.file 4 "/Applications/ArmGNUToolchain/13.2.Rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 580              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 581              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h"
 582              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
ARM GAS  /var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:19     .text._Error_Handler:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:25     .text._Error_Handler:00000000 _Error_Handler
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:43     .rodata.SystemClock_Config.str1.4:00000000 $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:48     .text.SystemClock_Config:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:54     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:157    .text.SystemClock_Config:0000006c $d
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:162    .text.main:00000000 $t
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:168    .text.main:00000000 main
/var/folders/kb/jp48nf6n0vs1vb3q737nlq0w0000gn/T//ccQzzJv7.s:559    .text.main:000001a8 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCC_GetHCLKFreq
HAL_SYSTICK_Config
HAL_SYSTICK_CLKSourceConfig
HAL_NVIC_SetPriority
