// Generated by CIRCT unknown git version
module Main_Decoder(	// file.cleaned.mlir:2:3
  input  [6:0] Op,	// file.cleaned.mlir:2:30
  output       RegWrite,	// file.cleaned.mlir:2:44
  output [1:0] ImmSrc,	// file.cleaned.mlir:2:63
  output       ALUSrc,	// file.cleaned.mlir:2:80
               MemWrite,	// file.cleaned.mlir:2:97
               ResultSrc,	// file.cleaned.mlir:2:116
               Branch,	// file.cleaned.mlir:2:136
  output [1:0] ALUOp	// file.cleaned.mlir:2:153
);

  wire _GEN = Op == 7'h33;	// file.cleaned.mlir:10:15, :11:10
  wire _GEN_0 = Op == 7'h3;	// file.cleaned.mlir:9:14, :12:10
  wire _GEN_1 = Op == 7'h13;	// file.cleaned.mlir:8:15, :13:10
  wire _GEN_2 = Op == 7'h23;	// file.cleaned.mlir:7:15, :15:10
  wire _GEN_3 = Op == 7'h63;	// file.cleaned.mlir:6:16, :16:10
  assign RegWrite = _GEN | _GEN_0 | _GEN_1;	// file.cleaned.mlir:11:10, :12:10, :13:10, :14:10, :22:5
  assign ImmSrc = _GEN_2 ? 2'h1 : {_GEN_3, 1'h0};	// file.cleaned.mlir:3:14, :5:14, :15:10, :16:10, :17:10, :18:10, :22:5
  assign ALUSrc = _GEN_0 | _GEN_2 | _GEN_1;	// file.cleaned.mlir:12:10, :13:10, :15:10, :19:10, :22:5
  assign MemWrite = _GEN_2;	// file.cleaned.mlir:15:10, :22:5
  assign ResultSrc = _GEN_0;	// file.cleaned.mlir:12:10, :22:5
  assign Branch = _GEN_3;	// file.cleaned.mlir:16:10, :22:5
  assign ALUOp = _GEN ? 2'h2 : {1'h0, _GEN_3};	// file.cleaned.mlir:3:14, :4:15, :11:10, :16:10, :20:10, :21:11, :22:5
endmodule

