#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Sun May  5 23:40:22 2024
# Process ID: 39148
# Current directory: L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36952 L:\Documents\Xilinx\to submit\Basic Nanoprocessor\Nanoprocessor\Nanoprocessor1.xpr
# Log file: L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/vivado.log
# Journal file: L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/USER/Documents/vivado/Basic Nanoprocessor/Nanoprocessor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Applications/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nanoprocessor1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1034.922 ; gain = 90.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nanoprocessor1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:30]
INFO: [Synth 8-3491] module 'CLOCK' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:17' bound to instance 'Slow_Clock' of component 'CLOCK' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:157]
INFO: [Synth 8-638] synthesizing module 'CLOCK' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/CLOCK.vhd:22]
INFO: [Synth 8-3491] module 'ins_decoder' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:5' bound to instance 'Instruction_Decoder' of component 'ins_decoder' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'ins_decoder' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:17]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'D0' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:31]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ins_decoder' (3#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ins_decoder.vhd:17]
INFO: [Synth 8-3491] module 'MUX_2_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:34' bound to instance 'Mux_Above_InstructionDecoder' of component 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_4_bit' (4#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'RegisterBank' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:34' bound to instance 'Register_Bank' of component 'RegisterBank' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:178]
INFO: [Synth 8-638] synthesizing module 'RegisterBank' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:55]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (5#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_0' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register_4_bit' (6#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:42]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_1' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:80]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_2' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:87]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_3' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:94]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_4' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:101]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_5' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:108]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_6' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:115]
INFO: [Synth 8-3491] module 'Register_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Register_4_bit.vhd:34' bound to instance 'Register_4_bit_7' of component 'Register_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank' (7#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RegisterBank.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Mux_A_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:191]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_0' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:60]
INFO: [Synth 8-638] synthesizing module 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_to_1' (8#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:41]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_1' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:75]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_2' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:90]
INFO: [Synth 8-3491] module 'MUX_8_to_1' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_to_1.vhd:34' bound to instance 'MUX_8_to_1_3' of component 'MUX_8_to_1' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_bit' (9#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8_way_4_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_8_way_4_bit.vhd:34' bound to instance 'Mux_B_Above_Adder' of component 'MUX_8_way_4_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:203]
INFO: [Synth 8-3491] module 'Add_Sub_4' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:34' bound to instance 'RCA_4_Bit' of component 'Add_Sub_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:215]
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (10#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (11#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:81]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4' (12#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/Add_Sub_4.vhd:44]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:34' bound to instance 'Program_Counter' of component 'ProgramCounter' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:224]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D0' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (13#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:33]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D1' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:63]
INFO: [Synth 8-3491] module 'D_FF' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/D_FF.vhd:25' bound to instance 'D2' of component 'D_FF' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (14#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/ProgramCounter.vhd:41]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:34' bound to instance 'Adder_For_Program_Counter' of component 'RCA_3' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:230]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:39]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:55]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:63]
INFO: [Synth 8-3491] module 'FA' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (15#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/RCA_3.vhd:39]
INFO: [Synth 8-3491] module 'MUX_2_way_3_bit' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:34' bound to instance 'Mux_For_Program_Counter' of component 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_bit' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_bit' (16#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/MUX_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'PROM' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:36' bound to instance 'Program' of component 'PROM' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'PROM' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PROM' (17#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/PROM.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:26' bound to instance 'To_Display' of component 'LUT_16_7' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:244]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (18#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/needed components/LUT_16_7.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nanoprocessor1' (19#1) [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.srcs/sources_1/new/Nanoprocessor1.vhd:30]
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nanoprocessor1 has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1078.051 ; gain = 133.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1078.051 ; gain = 133.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1078.051 ; gain = 133.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1453.977 ; gain = 509.859
84 Infos, 6 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1453.977 ; gain = 509.859
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun May  5 23:41:05 2024] Launched synth_1...
Run output will be captured here: L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun May  5 23:41:36 2024] Launched impl_1...
Run output will be captured here: L:/Documents/Xilinx/to submit/Basic Nanoprocessor/Nanoprocessor/Nanoprocessor1.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1860.777 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1860.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.758 ; gain = 491.902
exit
INFO: [Common 17-206] Exiting Vivado at Sun May  5 23:44:30 2024...
