###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       140492   # Number of WRITE/WRITEP commands
num_reads_done                 =       768513   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       585913   # Number of read row buffer hits
num_read_cmds                  =       768508   # Number of READ/READP commands
num_writes_done                =       140492   # Number of read requests issued
num_write_row_hits             =        94479   # Number of write row buffer hits
num_act_cmds                   =       229663   # Number of ACT commands
num_pre_cmds                   =       229632   # Number of PRE commands
num_ondemand_pres              =       206539   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9408188   # Cyles of rank active rank.0
rank_active_cycles.1           =      9196727   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       591812   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       803273   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       856381   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11838   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9420   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3385   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          817   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1051   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1459   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1082   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1105   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1755   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20712   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          120   # Write cmd latency (cycles)
write_latency[40-59]           =          154   # Write cmd latency (cycles)
write_latency[60-79]           =          278   # Write cmd latency (cycles)
write_latency[80-99]           =          579   # Write cmd latency (cycles)
write_latency[100-119]         =         1078   # Write cmd latency (cycles)
write_latency[120-139]         =         2013   # Write cmd latency (cycles)
write_latency[140-159]         =         2926   # Write cmd latency (cycles)
write_latency[160-179]         =         4090   # Write cmd latency (cycles)
write_latency[180-199]         =         4780   # Write cmd latency (cycles)
write_latency[200-]            =       124468   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       274137   # Read request latency (cycles)
read_latency[40-59]            =        87961   # Read request latency (cycles)
read_latency[60-79]            =       106459   # Read request latency (cycles)
read_latency[80-99]            =        51471   # Read request latency (cycles)
read_latency[100-119]          =        38516   # Read request latency (cycles)
read_latency[120-139]          =        30616   # Read request latency (cycles)
read_latency[140-159]          =        21064   # Read request latency (cycles)
read_latency[160-179]          =        16680   # Read request latency (cycles)
read_latency[180-199]          =        13612   # Read request latency (cycles)
read_latency[200-]             =       127992   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.01336e+08   # Write energy
read_energy                    =  3.09862e+09   # Read energy
act_energy                     =  6.28358e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8407e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.85571e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87071e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73876e+09   # Active standby energy rank.1
average_read_latency           =      134.654   # Average read request latency (cycles)
average_interarrival           =      11.0007   # Average request interarrival latency (cycles)
total_energy                   =  1.74121e+10   # Total energy (pJ)
average_power                  =      1741.21   # Average power (mW)
average_bandwidth              =      7.75684   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       138055   # Number of WRITE/WRITEP commands
num_reads_done                 =       814387   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       628995   # Number of read row buffer hits
num_read_cmds                  =       814386   # Number of READ/READP commands
num_writes_done                =       138058   # Number of read requests issued
num_write_row_hits             =        89695   # Number of write row buffer hits
num_act_cmds                   =       234804   # Number of ACT commands
num_pre_cmds                   =       234775   # Number of PRE commands
num_ondemand_pres              =       209832   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9290633   # Cyles of rank active rank.0
rank_active_cycles.1           =      9296415   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       709367   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       703585   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       899270   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12598   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9490   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3064   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          855   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1031   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1486   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1103   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1128   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1843   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20577   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          108   # Write cmd latency (cycles)
write_latency[40-59]           =          120   # Write cmd latency (cycles)
write_latency[60-79]           =          214   # Write cmd latency (cycles)
write_latency[80-99]           =          513   # Write cmd latency (cycles)
write_latency[100-119]         =          972   # Write cmd latency (cycles)
write_latency[120-139]         =         1819   # Write cmd latency (cycles)
write_latency[140-159]         =         2721   # Write cmd latency (cycles)
write_latency[160-179]         =         3711   # Write cmd latency (cycles)
write_latency[180-199]         =         4634   # Write cmd latency (cycles)
write_latency[200-]            =       123233   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       285371   # Read request latency (cycles)
read_latency[40-59]            =        99215   # Read request latency (cycles)
read_latency[60-79]            =       112930   # Read request latency (cycles)
read_latency[80-99]            =        57554   # Read request latency (cycles)
read_latency[100-119]          =        42190   # Read request latency (cycles)
read_latency[120-139]          =        33423   # Read request latency (cycles)
read_latency[140-159]          =        22704   # Read request latency (cycles)
read_latency[160-179]          =        17695   # Read request latency (cycles)
read_latency[180-199]          =        14250   # Read request latency (cycles)
read_latency[200-]             =       129054   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.89171e+08   # Write energy
read_energy                    =   3.2836e+09   # Read energy
act_energy                     =  6.42424e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40496e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.37721e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79735e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80096e+09   # Active standby energy rank.1
average_read_latency           =      129.379   # Average read request latency (cycles)
average_interarrival           =       10.499   # Average request interarrival latency (cycles)
total_energy                   =  1.75964e+10   # Total energy (pJ)
average_power                  =      1759.64   # Average power (mW)
average_bandwidth              =      8.12753   # Average bandwidth
