Cache size                    : 8388608
Block size                    : 64
Associativity                 : 16
Read only ports               : 2
Write only ports              : 2
Read write ports              : 0
Single ended read ports       : 0
Cache banks (UCA)             : 1
Technology                    : 0.022
Temperature                   : 360
Tag size                      : 42
array type                    : Cache
Model as memory               : 0
Model as 3D memory       	 : 0
Access mode                   : 0
Data array cell type          : 1
Data array peripheral type    : 1
Tag array cell type           : 1
Tag array peripheral type     : 0
Optimization target           : 0
Design objective (UCA wt)     : 0 0 0 100 0
Design objective (UCA dev)    : 20 100000 100000 100000 100000
Cache model                   : 0
Nuca bank                     : 0
Wire inside mat               : 1
Wire outside mat              : 1
Interconnect projection       : 1
Wire signaling               : 1
Print level                   : 1
ECC overhead                  : 1
Page size                     : 8192
Burst length                  : 8
Internal prefetch width       : 8
Force cache config            : 0
Subarray Driver direction       : 1
iostate                       : WRITE
dram_ecc                      : NO_ECC
io_type                     : DDR3
dram_dimm                      : UDIMM
IO Area (sq.mm) = inf
IO Timing Margin (ps) = -14.1667
IO Votlage Margin (V) = 0.155
IO Dynamic Power (mW) = 1506.36 PHY Power (mW) = 232.752 PHY Wakeup Time (us) = 27.503
IO Termination and Bias Power (mW) = 2505.96

---------- CACTI (version 7.0.3DD Prerelease of Aug, 2012), Uniform Cache Access SRAM Model ----------

Cache Parameters:
    Total cache size (bytes): 8388608
    Number of banks: 1
    Associativity: 16
    Block size (bytes): 64
    Read/write Ports: 0
    Read ports: 2
    Write ports: 2
    Technology size (nm): 22

    Access time (ns): 17.068
    Cycle time (ns):  1.07294
    Total dynamic read energy per access (nJ): 2.32091
    Total dynamic write energy per access (nJ): 2.48686
    Total leakage power of a bank (mW): 121.336
    Total gate leakage power of a bank (mW): 2.78207
    Cache height x width (mm): 7.51418 x 7.87593

    Best Ndwl : 32
    Best Ndbl : 64
    Best Nspd : 1
    Best Ndcm : 1
    Best Ndsam L1 : 16
    Best Ndsam L2 : 1

    Best Ntwl : 16
    Best Ntbl : 32
    Best Ntspd : 4
    Best Ntcm : 1
    Best Ntsam L1 : 8
    Best Ntsam L2 : 1
    Data array, H-tree wire type: Global wires with 30% delay penalty
    Tag array, H-tree wire type: Global wires with 30% delay penalty

Time Components:

  Data side (with Output driver) (ns): 14.5411
	H-tree input delay (ns): 6.39625
	Decoder + wordline delay (ns): 0.474833
	Bitline delay (ns): 0.367612
	Sense Amplifier delay (ns): 0.00134425
	H-tree output delay (ns): 7.30108

  Tag side (with Output driver) (ns): 3.17852
	H-tree input delay (ns): 1.2913
	Decoder + wordline delay (ns): 0.0784639
	Bitline delay (ns): 0.168036
	Sense Amplifier delay (ns): 0.00193262
	Comparator delay (ns): 0.017475
	H-tree output delay (ns): 1.63879


Power Components:

  Data array: Total dynamic read energy/access  (nJ): 2.27475
	Total energy in H-tree (that includes both address and data transfer) (nJ): 2.21817
	Output Htree inside bank Energy (nJ): 2.1221
	Decoder (nJ): 0.000300664
	Wordline (nJ): 0.00118984
	Bitline mux & associated drivers (nJ): 0
	Sense amp mux & associated drivers (nJ): 0
	Bitlines precharge and equalization circuit (nJ): 0.00415966
	Bitlines (nJ): 0.0282171
	Sense amplifier energy (nJ): 0.00398272
	Sub-array output driver (nJ): 0.0182325
	Total leakage power of a bank (mW): 3.61969
	Total leakage power in H-tree (that includes both address and data network) ((mW)): 0.196427
	Total leakage power in cells (mW): 0
	Total leakage power in row logic(mW): 0
	Total leakage power in column logic(mW): 0
	Total gate leakage power in H-tree (that includes both address and data network) ((mW)): 0.393523

  Tag array:  Total dynamic read energy/access (nJ): 0.0461586
	Total leakage read/write power of a bank (mW): 117.716
	Total energy in H-tree (that includes both address and data transfer) (nJ): 0.032935
	Output Htree inside a bank Energy (nJ): 0.013416
	Decoder (nJ): 0.000344667
	Wordline (nJ): 0.000616144
	Bitline mux & associated drivers (nJ): 0
	Sense amp mux & associated drivers (nJ): 0.000266387
	Bitlines precharge and equalization circuit (nJ): 0.00178924
	Bitlines (nJ): 0.00636706
	Sense amplifier energy (nJ): 0.0016373
	Sub-array output driver (nJ): 0.000334329
	Total leakage power of a bank (mW): 117.716
	Total leakage power in H-tree (that includes both address and data network) ((mW)): 3.54524
	Total leakage power in cells (mW): 0
	Total leakage power in row logic(mW): 0
	Total leakage power in column logic(mW): 0
	Total gate leakage power in H-tree (that includes both address and data network) ((mW)): 0.0362967


Area Components:

  Data array: Area (mm2): 49.1111
	Height (mm): 7.51418
	Width (mm): 6.53579
	Area efficiency (Memory cell area/Total area) - 55.0592 %
		MAT Height (mm): 0.20679
		MAT Length (mm): 0.339561
		Subarray Height (mm): 0.0833536
		Subarray Length (mm): 0.16137

  Tag array: Area (mm2): 2.17943
	Height (mm): 1.62627
	Width (mm): 1.34014
	Area efficiency (Memory cell area/Total area) - 67.8507 %
		MAT Height (mm): 0.097704
		MAT Length (mm): 0.158541
		Subarray Height (mm): 0.0416768
		Subarray Length (mm): 0.070455

Wire Properties:

  Delay Optimal
	Repeater size - 89.4246 
	Repeater spacing - 0.0751414 (mm) 
	Delay - 0.489992 (ns/mm) 
	PowerD - 0.000371558 (nJ/mm) 
	PowerL - 1.67302e-05 (mW/mm) 
	PowerLgate - 2.12544e-05 (mW/mm)
	Wire width - 0.022 microns
	Wire spacing - 0.022 microns

  5% Overhead
	Repeater size - 38.4246 
	Repeater spacing - 0.0751414 (mm) 
	Delay - 0.511062 (ns/mm) 
	PowerD - 0.000227003 (nJ/mm) 
	PowerL - 7.18875e-06 (mW/mm) 
	PowerLgate - 9.13275e-06 (mW/mm)
	Wire width - 0.022 microns
	Wire spacing - 0.022 microns

  10% Overhead
	Repeater size - 32.4246 
	Repeater spacing - 0.0751414 (mm) 
	Delay - 0.538715 (ns/mm) 
	PowerD - 0.000211833 (nJ/mm) 
	PowerL - 6.06623e-06 (mW/mm) 
	PowerLgate - 7.70667e-06 (mW/mm)
	Wire width - 0.022 microns
	Wire spacing - 0.022 microns

  20% Overhead
	Repeater size - 41.4246 
	Repeater spacing - 0.175141 (mm) 
	Delay - 0.585792 (ns/mm) 
	PowerD - 0.000207695 (nJ/mm) 
	PowerL - 3.32501e-06 (mW/mm) 
	PowerLgate - 4.22417e-06 (mW/mm)
	Wire width - 0.022 microns
	Wire spacing - 0.022 microns

  30% Overhead
	Repeater size - 30.4246 
	Repeater spacing - 0.175141 (mm) 
	Delay - 0.63566 (ns/mm) 
	PowerD - 0.000187003 (nJ/mm) 
	PowerL - 2.44208e-06 (mW/mm) 
	PowerLgate - 3.10247e-06 (mW/mm)
	Wire width - 0.022 microns
	Wire spacing - 0.022 microns

  Low-swing wire (1 mm) - Note: Unlike repeated wires, 
	delay and power values of low-swing wires do not
	have a linear relationship with length. 
	delay - 0.223824 (ns) 
	powerD - 2.87775e-06 (nJ) 
	PowerL - 1.43298e-10 (mW) 
	PowerLgate - 3.21473e-10 (mW)
	Wire width - 4.4e-08 microns
	Wire spacing - 4.4e-08 microns


top 3 best memory configurations are:
Memory    cap: 80 GB num_bobs: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
 {
 (0)  BoB       cap: 80 GB num_channels: 1 bw: 533 (MHz) cost: $731.2 energy: 32.6101 (nJ) 
    ==============
    (0) cap: 80 GB bw: 533 (MHz) cost: $731.2 dpc: 3 energy: 32.6101 (nJ)  DIMM:  RDIMM  low power: F [ 0(4GB) 0(8GB) 1(16GB) 2(32GB) 0(64GB) ]
    ==============

 }

=============================================

