
Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.
Flattening unmatched subcell cap_mim$2 in circuit asc_mim_cap_lvs_test (0)(1 instance)
Flattening unmatched subcell nfet in circuit asc_mim_cap_lvs_test (0)(1 instance)
Flattening unmatched subcell cap_mim$1 in circuit asc_mim_cap_lvs_test (0)(1 instance)

Subcircuit summary:
Circuit 1: asc_mim_cap_lvs_test            |Circuit 2: asc_mim_cap_lvs_test            
-------------------------------------------|-------------------------------------------
cap_mim_2f0_m4m5_noshield (2)              |cap_mim_2f0fF (2)                          
nfet_03v3 (1)                              |nfet_03v3 (1)                              
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 2 symmetries.

Subcircuit pins:
Circuit 1: asc_mim_cap_lvs_test            |Circuit 2: asc_mim_cap_lvs_test            
-------------------------------------------|-------------------------------------------
VIN                                        |vin                                        
VSS                                        |vss                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes asc_mim_cap_lvs_test and asc_mim_cap_lvs_test are equivalent.

Final result: Circuits match uniquely.
.
