# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac2.srcs/sources_1/new/Clock_Divider.vhd" \
"../../../../prac2.srcs/sources_1/new/MUX.vhd" \
"../../../../prac2.srcs/sources_1/new/counter.vhd" \
"../../../../prac2.srcs/sources_1/new/demux.vhd" \
"../../../../prac2.srcs/sources_1/new/hex_to_ssg.vhd" \
"../../../../prac2.srcs/sources_1/new/register.vhd" \
"../../../../prac2.srcs/sources_1/new/top_level.vhd" \

# Do not sort compile order
nosort
