#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 19 03:48:32 2021
# Process ID: 22124
# Current directory: /home/tianyi/capstone/capstone.runs/impl_1
# Command line: vivado -log capstone_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source capstone_wrapper.tcl -notrace
# Log file: /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper.vdi
# Journal file: /home/tianyi/capstone/capstone.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source capstone_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/input_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/capstone/input_packets_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ip_repo/ARM_control_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tianyi/ECE496-project2/vivado_scripts/axistream_packetfilt'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/mnt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.199 ; gain = 0.000 ; free physical = 59835 ; free virtual = 61252
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1445.332 ; gain = 88.133 ; free physical = 59755 ; free virtual = 61173
Command: link_design -top capstone_wrapper -part xczu19eg-ffvc1760-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_smartconnect_0_0/capstone_smartconnect_0_0.dcp' for cell 'capstone_i/PS_to_PL'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/capstone_debug_bridge_0_0.dcp' for cell 'capstone_i/debug_bridge_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axistream_packetfilt_0_0/capstone_axistream_packetfilt_0_0.dcp' for cell 'capstone_i/ffshark'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_input_0_0/capstone_input_0_0.dcp' for cell 'capstone_i/input_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_axi_fifo_mm_s_0_0/capstone_axi_fifo_mm_s_0_0.dcp' for cell 'capstone_i/packet_output'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.dcp' for cell 'capstone_i/ps'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/capstone_system_ila_0_0.dcp' for cell 'capstone_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/bd_43ca_axi_jtag_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/axi_jtag'
INFO: [Project 1-454] Reading design checkpoint '/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/bd_43ca_bsip_0.dcp' for cell 'capstone_i/debug_bridge_0/inst/bsip'
INFO: [Netlist 29-17] Analyzing 1132 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: capstone_i/system_ila_0/inst/ila_lib UUID: adbe67dd-9108-5b59-9df8-f2fa2305d2e5 
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_zynq_ultra_ps_e_0_0/capstone_zynq_ultra_ps_e_0_0.xdc] for cell 'capstone_i/ps/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'capstone_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc:5]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2975.293 ; gain = 177.062 ; free physical = 58465 ; free virtual = 59883
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'capstone_i/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/tianyi/capstone/capstone.srcs/sources_1/bd/capstone/ip/capstone_debug_bridge_0_0/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'capstone_i/debug_bridge_0/inst/bsip/inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/opt/mnt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'capstone_i/packet_output/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58487 ; free virtual = 59905
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 96 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 2 instances

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3103.355 ; gain = 1658.023 ; free physical = 58487 ; free virtual = 59905
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58478 ; free virtual = 59896

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d8e6fb07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58456 ; free virtual = 59874

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "e1797b0c41afead3".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58372 ; free virtual = 59790
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1aba3aade

Time (s): cpu = 00:00:34 ; elapsed = 00:00:55 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58372 ; free virtual = 59790

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 767 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell capstone_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: ace8f535

Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58391 ; free virtual = 59809
INFO: [Opt 31-389] Phase Retarget created 862 cells and removed 1172 cells
INFO: [Opt 31-1021] In phase Retarget, 265 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 16 inverter(s) to 98 load pin(s).
Phase 3 Constant propagation | Checksum: e2f6639b

Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58391 ; free virtual = 59809
INFO: [Opt 31-389] Phase Constant propagation created 1925 cells and removed 6398 cells
INFO: [Opt 31-1021] In phase Constant propagation, 297 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: cbc81015

Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58393 ; free virtual = 59811
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2177 cells
INFO: [Opt 31-1021] In phase Sweep, 2689 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: 15432c3ed

Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58392 ; free virtual = 59810
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 10dbcbb86

Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58392 ; free virtual = 59810
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 4988d72c

Time (s): cpu = 00:00:50 ; elapsed = 00:01:10 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58393 ; free virtual = 59811
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             862  |            1172  |                                            265  |
|  Constant propagation         |            1925  |            6398  |                                            297  |
|  Sweep                        |               0  |            2177  |                                           2689  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58393 ; free virtual = 59811
Ending Logic Optimization Task | Checksum: 9f144f1d

Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 3103.355 ; gain = 0.000 ; free physical = 58393 ; free virtual = 59811

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.505 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 57 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 114
Ending PowerOpt Patch Enables Task | Checksum: ebed5b5f

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57331 ; free virtual = 58749
Ending Power Optimization Task | Checksum: ebed5b5f

Time (s): cpu = 00:01:10 ; elapsed = 00:01:37 . Memory (MB): peak = 4738.586 ; gain = 1635.230 ; free physical = 57345 ; free virtual = 58763

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ebed5b5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57345 ; free virtual = 58763

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57345 ; free virtual = 58763
Ending Netlist Obfuscation Task | Checksum: b80e7a66

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57345 ; free virtual = 58763
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:55 . Memory (MB): peak = 4738.586 ; gain = 1635.230 ; free physical = 57345 ; free virtual = 58763
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57345 ; free virtual = 58763
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57346 ; free virtual = 58763
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57350 ; free virtual = 58768
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
Command: report_drc -file capstone_wrapper_drc_opted.rpt -pb capstone_wrapper_drc_opted.pb -rpx capstone_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57352 ; free virtual = 58770
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57348 ; free virtual = 58766
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ab39b9

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57348 ; free virtual = 58766
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57348 ; free virtual = 58766

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: abd4f2e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57310 ; free virtual = 58728

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1865a372f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57274 ; free virtual = 58692

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1865a372f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57276 ; free virtual = 58694
Phase 1 Placer Initialization | Checksum: 1865a372f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57276 ; free virtual = 58694

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1068df8fa

Time (s): cpu = 00:00:50 ; elapsed = 00:00:22 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57159 ; free virtual = 58577

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57151 ; free virtual = 58569

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1168acedd

Time (s): cpu = 00:01:57 ; elapsed = 00:01:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57150 ; free virtual = 58568
Phase 2 Global Placement | Checksum: 163c4bd38

Time (s): cpu = 00:02:05 ; elapsed = 00:01:03 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57156 ; free virtual = 58573

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 163c4bd38

Time (s): cpu = 00:02:05 ; elapsed = 00:01:03 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57156 ; free virtual = 58574

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1907e3701

Time (s): cpu = 00:02:09 ; elapsed = 00:01:05 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57151 ; free virtual = 58569

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 131355b1e

Time (s): cpu = 00:02:10 ; elapsed = 00:01:06 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57149 ; free virtual = 58567

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1931cdf9c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57131 ; free virtual = 58549

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1c81de841

Time (s): cpu = 00:02:13 ; elapsed = 00:01:08 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57130 ; free virtual = 58548

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 140fd801d

Time (s): cpu = 00:02:15 ; elapsed = 00:01:10 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57093 ; free virtual = 58511

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 973323c6

Time (s): cpu = 00:02:22 ; elapsed = 00:01:12 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57112 ; free virtual = 58530

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 11edd8de4

Time (s): cpu = 00:02:23 ; elapsed = 00:01:13 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57110 ; free virtual = 58528

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 12522d43c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:13 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57118 ; free virtual = 58536
Phase 3 Detail Placement | Checksum: 12522d43c

Time (s): cpu = 00:02:24 ; elapsed = 00:01:13 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57118 ; free virtual = 58536

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23bbafbb1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 23bbafbb1

Time (s): cpu = 00:02:40 ; elapsed = 00:01:18 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57122 ; free virtual = 58540
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.904. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2332957fe

Time (s): cpu = 00:02:40 ; elapsed = 00:01:18 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57124 ; free virtual = 58542
Phase 4.1 Post Commit Optimization | Checksum: 2332957fe

Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57124 ; free virtual = 58542

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2332957fe

Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57144 ; free virtual = 58562
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57091 ; free virtual = 58509

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 32c769f49

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57091 ; free virtual = 58509

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57091 ; free virtual = 58509
Phase 4.4 Final Placement Cleanup | Checksum: 323c362c5

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57091 ; free virtual = 58509
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 323c362c5

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57091 ; free virtual = 58509
Ending Placer Task | Checksum: 26f79126b

Time (s): cpu = 00:02:56 ; elapsed = 00:01:35 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57229 ; free virtual = 58647
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:05 ; elapsed = 00:01:43 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57229 ; free virtual = 58647
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57229 ; free virtual = 58647
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57224 ; free virtual = 58642
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57226 ; free virtual = 58644
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57231 ; free virtual = 58649
INFO: [runtcl-4] Executing : report_io -file capstone_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.54 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57188 ; free virtual = 58606
INFO: [runtcl-4] Executing : report_utilization -file capstone_wrapper_utilization_placed.rpt -pb capstone_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file capstone_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.34 . Memory (MB): peak = 4738.586 ; gain = 0.000 ; free physical = 57232 ; free virtual = 58650
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 92c0a480 ConstDB: 0 ShapeSum: e36b26a0 RouteDB: f94d474b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14d809f75

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4924.602 ; gain = 186.016 ; free physical = 56887 ; free virtual = 58305
Post Restoration Checksum: NetGraph: 37973d22 NumContArr: d8a481df Constraints: 1d2ca9 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11058ebaa

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4924.602 ; gain = 186.016 ; free physical = 56856 ; free virtual = 58274

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11058ebaa

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4987.004 ; gain = 248.418 ; free physical = 56772 ; free virtual = 58190

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11058ebaa

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4987.004 ; gain = 248.418 ; free physical = 56772 ; free virtual = 58190

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 174f1d5a1

Time (s): cpu = 00:02:07 ; elapsed = 00:01:36 . Memory (MB): peak = 5057.473 ; gain = 318.887 ; free physical = 56742 ; free virtual = 58160

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 22805cdb2

Time (s): cpu = 00:02:20 ; elapsed = 00:01:39 . Memory (MB): peak = 5057.473 ; gain = 318.887 ; free physical = 56757 ; free virtual = 58175
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.085  | TNS=0.000  | WHS=-0.061 | THS=-1.353 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 21cfce66f

Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 5057.473 ; gain = 318.887 ; free physical = 56742 ; free virtual = 58160
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.085  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 19a94082a

Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 5057.473 ; gain = 318.887 ; free physical = 56741 ; free virtual = 58159
Phase 2 Router Initialization | Checksum: 1b44267cf

Time (s): cpu = 00:02:37 ; elapsed = 00:01:44 . Memory (MB): peak = 5057.473 ; gain = 318.887 ; free physical = 56741 ; free virtual = 58159

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 130a7b46c

Time (s): cpu = 00:03:02 ; elapsed = 00:01:54 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56703 ; free virtual = 58121

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4122
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.565  | TNS=0.000  | WHS=-0.008 | THS=-0.020 |

Phase 4.1 Global Iteration 0 | Checksum: c2c3eab3

Time (s): cpu = 00:04:03 ; elapsed = 00:02:23 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56718 ; free virtual = 58136

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 13f732753

Time (s): cpu = 00:04:03 ; elapsed = 00:02:23 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56718 ; free virtual = 58136
Phase 4 Rip-up And Reroute | Checksum: 13f732753

Time (s): cpu = 00:04:03 ; elapsed = 00:02:23 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56718 ; free virtual = 58136

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2525187ae

Time (s): cpu = 00:04:10 ; elapsed = 00:02:25 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56727 ; free virtual = 58145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.565  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1cc1df135

Time (s): cpu = 00:04:10 ; elapsed = 00:02:25 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56726 ; free virtual = 58144

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cc1df135

Time (s): cpu = 00:04:10 ; elapsed = 00:02:26 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56726 ; free virtual = 58144
Phase 5 Delay and Skew Optimization | Checksum: 1cc1df135

Time (s): cpu = 00:04:10 ; elapsed = 00:02:26 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56726 ; free virtual = 58144

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 249e4137d

Time (s): cpu = 00:04:15 ; elapsed = 00:02:27 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56725 ; free virtual = 58143
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.565  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f65e5d00

Time (s): cpu = 00:04:16 ; elapsed = 00:02:28 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56725 ; free virtual = 58143
Phase 6 Post Hold Fix | Checksum: 1f65e5d00

Time (s): cpu = 00:04:16 ; elapsed = 00:02:28 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56725 ; free virtual = 58143

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.61232 %
  Global Horizontal Routing Utilization  = 0.512357 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 191a414aa

Time (s): cpu = 00:04:18 ; elapsed = 00:02:28 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56719 ; free virtual = 58137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 191a414aa

Time (s): cpu = 00:04:18 ; elapsed = 00:02:28 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56718 ; free virtual = 58136

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 191a414aa

Time (s): cpu = 00:04:19 ; elapsed = 00:02:30 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56718 ; free virtual = 58136

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.565  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 191a414aa

Time (s): cpu = 00:04:19 ; elapsed = 00:02:30 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56725 ; free virtual = 58143
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:20 ; elapsed = 00:02:30 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56839 ; free virtual = 58257

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:29 ; elapsed = 00:02:38 . Memory (MB): peak = 5069.621 ; gain = 331.035 ; free physical = 56839 ; free virtual = 58257
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5069.621 ; gain = 0.000 ; free physical = 56839 ; free virtual = 58257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5069.621 ; gain = 0.000 ; free physical = 56832 ; free virtual = 58250
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5069.621 ; gain = 0.000 ; free physical = 56830 ; free virtual = 58248
INFO: [Common 17-1381] The checkpoint '/home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5069.621 ; gain = 0.000 ; free physical = 56834 ; free virtual = 58252
INFO: [runtcl-4] Executing : report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
Command: report_drc -file capstone_wrapper_drc_routed.rpt -pb capstone_wrapper_drc_routed.pb -rpx capstone_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5157.664 ; gain = 88.043 ; free physical = 56826 ; free virtual = 58244
INFO: [runtcl-4] Executing : report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file capstone_wrapper_methodology_drc_routed.rpt -pb capstone_wrapper_methodology_drc_routed.pb -rpx capstone_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tianyi/capstone/capstone.runs/impl_1/capstone_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 5157.664 ; gain = 0.000 ; free physical = 56761 ; free virtual = 58179
INFO: [runtcl-4] Executing : report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
Command: report_power -file capstone_wrapper_power_routed.rpt -pb capstone_wrapper_power_summary_routed.pb -rpx capstone_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 5157.664 ; gain = 0.000 ; free physical = 56723 ; free virtual = 58141
INFO: [runtcl-4] Executing : report_route_status -file capstone_wrapper_route_status.rpt -pb capstone_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file capstone_wrapper_timing_summary_routed.rpt -pb capstone_wrapper_timing_summary_routed.pb -rpx capstone_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file capstone_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file capstone_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5157.664 ; gain = 0.000 ; free physical = 56719 ; free virtual = 58137
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file capstone_wrapper_bus_skew_routed.rpt -pb capstone_wrapper_bus_skew_routed.pb -rpx capstone_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force capstone_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu19eg'
INFO: [Common 17-1540] The version limit for your license is '2020.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 46 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_runtest[0], capstone_i/PS_to_PL/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, capstone_i/PS_to_PL/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./capstone_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 5193.980 ; gain = 36.316 ; free physical = 56751 ; free virtual = 58169
INFO: [Common 17-206] Exiting Vivado at Fri Mar 19 03:59:18 2021...
