{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755309759326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755309759331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 15 22:02:39 2025 " "Processing started: Fri Aug 15 22:02:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755309759331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309759331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SadModz -c SadModz " "Command: quartus_map --read_settings_files=on --write_settings_files=off SadModz -c SadModz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309759331 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755309760257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/wm8731_config.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/wm8731_config.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WM8731_config-rtl " "Found design unit 1: WM8731_config-rtl" {  } { { "sources/WM8731_config.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/WM8731_config.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769595 ""} { "Info" "ISGN_ENTITY_NAME" "1 WM8731_config " "Found entity 1: WM8731_config" {  } { { "sources/WM8731_config.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/WM8731_config.vhdl" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/tremolo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/tremolo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tremolo-behavioral " "Found design unit 1: tremolo-behavioral" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769601 ""} { "Info" "ISGN_ENTITY_NAME" "1 tremolo " "Found entity 1: tremolo" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/sadmodz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/sadmodz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SadModz-behavioral " "Found design unit 1: SadModz-behavioral" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769607 ""} { "Info" "ISGN_ENTITY_NAME" "1 SadModz " "Found entity 1: SadModz" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/overdrive.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/overdrive.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overdrive-behavioral " "Found design unit 1: overdrive-behavioral" {  } { { "sources/Overdrive.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Overdrive.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769613 ""} { "Info" "ISGN_ENTITY_NAME" "1 overdrive " "Found entity 1: overdrive" {  } { { "sources/Overdrive.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Overdrive.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/hex_text_pkg.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file sources/hex_text_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_constants_pkg " "Found design unit 1: hex_constants_pkg" {  } { { "sources/hex_text_pkg.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/hex_text_pkg.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769620 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hex_constants_pkg-body " "Found design unit 2: hex_constants_pkg-body" {  } { { "sources/hex_text_pkg.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/hex_text_pkg.vhdl" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/fuzz.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/fuzz.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuzz-behavioral " "Found design unit 1: fuzz-behavioral" {  } { { "sources/fuzz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/fuzz.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769626 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuzz " "Found entity 1: fuzz" {  } { { "sources/fuzz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/fuzz.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/distortion.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/distortion.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 distortion-behavioral " "Found design unit 1: distortion-behavioral" {  } { { "sources/Distortion.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Distortion.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769632 ""} { "Info" "ISGN_ENTITY_NAME" "1 distortion " "Found entity 1: distortion" {  } { { "sources/Distortion.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Distortion.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/bitcrusher.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/bitcrusher.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitcrusher-behavioral " "Found design unit 1: bitcrusher-behavioral" {  } { { "sources/bitcrusher.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/bitcrusher.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769638 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitcrusher " "Found entity 1: bitcrusher" {  } { { "sources/bitcrusher.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/bitcrusher.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/audio_out.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/audio_out.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_out-behavioral " "Found design unit 1: audio_out-behavioral" {  } { { "sources/audio_out.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_out.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769644 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "sources/audio_out.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_out.vhdl" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/audio_in.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sources/audio_in.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_in-behavioral " "Found design unit 1: audio_in-behavioral" {  } { { "sources/audio_in.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_in.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769650 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_in " "Found entity 1: audio_in" {  } { { "sources/audio_in.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/audio_in.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309769650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SadModz " "Elaborating entity \"SadModz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755309769736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WM8731_config WM8731_config:inst1 " "Elaborating entity \"WM8731_config\" for hierarchy \"WM8731_config:inst1\"" {  } { { "sources/SadModz.vhdl" "inst1" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_in audio_in:inst2 " "Elaborating entity \"audio_in\" for hierarchy \"audio_in:inst2\"" {  } { { "sources/SadModz.vhdl" "inst2" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_out audio_out:inst3 " "Elaborating entity \"audio_out\" for hierarchy \"audio_out:inst3\"" {  } { { "sources/SadModz.vhdl" "inst3" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overdrive overdrive:inst4 " "Elaborating entity \"overdrive\" for hierarchy \"overdrive:inst4\"" {  } { { "sources/SadModz.vhdl" "inst4" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "distortion distortion:inst5 " "Elaborating entity \"distortion\" for hierarchy \"distortion:inst5\"" {  } { { "sources/SadModz.vhdl" "inst5" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tremolo tremolo:inst6 " "Elaborating entity \"tremolo\" for hierarchy \"tremolo:inst6\"" {  } { { "sources/SadModz.vhdl" "inst6" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "update_waveform Tremolo.vhdl(57) " "Verilog HDL or VHDL warning at Tremolo.vhdl(57): object \"update_waveform\" assigned a value but never read" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[0\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[0\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[1\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[1\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[2\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[2\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[3\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[3\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[4\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[4\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[5\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[5\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[6\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[6\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[7\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[7\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[8\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[8\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[9\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[9\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[10\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[10\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[11\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[11\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[12\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[12\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[13\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[13\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[14\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[14\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "depth\[15\] Tremolo.vhdl(79) " "Inferred latch for \"depth\[15\]\" at Tremolo.vhdl(79)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769759 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[0\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[0\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[1\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[1\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[2\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[2\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[3\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[3\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[4\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[4\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[5\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[5\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[6\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[6\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[7\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[7\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[8\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[8\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[9\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[9\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[10\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[10\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[11\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[11\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[12\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[12\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[13\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[13\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[14\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[14\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clamped_rate\[15\] Tremolo.vhdl(73) " "Inferred latch for \"clamped_rate\[15\]\" at Tremolo.vhdl(73)" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309769760 "|SadModz|tremolo:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuzz fuzz:inst7 " "Elaborating entity \"fuzz\" for hierarchy \"fuzz:inst7\"" {  } { { "sources/SadModz.vhdl" "inst7" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitcrusher bitcrusher:inst8 " "Elaborating entity \"bitcrusher\" for hierarchy \"bitcrusher:inst8\"" {  } { { "sources/SadModz.vhdl" "inst8" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309769765 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "tremolo:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"tremolo:inst6\|Div0\"" {  } { { "sources/Tremolo.vhdl" "Div0" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 127 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1755309770459 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1755309770459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tremolo:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"tremolo:inst6\|lpm_divide:Div0\"" {  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 127 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309770676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tremolo:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"tremolo:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309770676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309770676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309770676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1755309770676 ""}  } { { "sources/Tremolo.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/Tremolo.vhdl" 127 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1755309770676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309770761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309770761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309770801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309770801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755309770855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309770855 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755309771331 "|SadModz|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755309771331 "|SadModz|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755309771331 "|SadModz|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755309771331 "|SadModz|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "sources/SadModz.vhdl" "" { Text "C:/Users/Colin/Desktop/ELE749_LABO6/REMISE/REMISE/SadModz_project_refactor/sources/SadModz.vhdl" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755309771331 "|SadModz|HEX4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755309771331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755309771414 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755309772077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755309772077 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "382 " "Implemented 382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755309772359 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755309772359 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1755309772359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755309772359 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1755309772359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755309772359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755309772382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 15 22:02:52 2025 " "Processing ended: Fri Aug 15 22:02:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755309772382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755309772382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755309772382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755309772382 ""}
