# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 23:20:16  March 05, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		top_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE EP2C35F672C6
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:20:16  MARCH 05, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name SOURCE_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Param.h
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/VGA_Controller.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/top.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/tbtop.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/sort.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/sobel.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/RGB_2_YCbCr.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/median_tb.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/median_filter.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer_bb.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/linebuffer.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/bufferr_tb.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/bufferr.v
set_global_assignment -name VERILOG_FILE ../../../../../../../../../altera/FPGAproject/medianfilter/abs.v
set_global_assignment -name VERILOG_FILE ../../square.v
set_global_assignment -name VERILOG_FILE ../../mult.v
set_global_assignment -name VERILOG_FILE ../../gray.v
set_global_assignment -name VERILOG_FILE ../../gaussian_function_tb.v
set_global_assignment -name VERILOG_FILE ../../gaussian_function.v
set_global_assignment -name VERILOG_FILE ../../exp_LUT.v
set_global_assignment -name VERILOG_FILE ../../delay.v
set_global_assignment -name VERILOG_FILE ../../coeff_3.v
set_global_assignment -name VERILOG_FILE ../../coeff_2.v
set_global_assignment -name VERILOG_FILE ../../coeff_1.v
set_global_assignment -name VERILOG_FILE ../../buffer_final.v
set_global_assignment -name VERILOG_FILE ../../algorithm.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top