{
    "DESIGN_NAME": "ternary_cpu_system",
    "VERILOG_FILES": "dir::src/*.sv",
    "VERILOG_INCLUDE_DIRS": "dir::src",
    "CLOCK_PERIOD": 1.5,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "ref::$CLOCK_PORT",
    "PNR_SDC_FILE": "dir::src/ternary_cpu_system.sdc",
    "SIGNOFF_SDC_FILE": "dir::src/ternary_cpu_system.sdc",

    "FP_SIZING": "relative",
    "FP_CORE_UTIL": 25,
    "FP_ASPECT_RATIO": 1,

    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "FP_PDN_VOFFSET": 4,
    "FP_PDN_HOFFSET": 4,
    "FP_PDN_SKIPTRIM": true,

    "PL_TARGET_DENSITY": 0.55,
    "SYNTH_STRATEGY": "DELAY 0",
    "ROUTING_CORES": 4,
    "MAX_FANOUT_CONSTRAINT": 12,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,

    "pdk::sky130*": {
        "FP_CORE_UTIL": 50,
        "MAX_FANOUT_CONSTRAINT": 12,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 3.33
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 3.33
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 30,
        "FP_CORE_UTIL": 30,
        "MAX_FANOUT_CONSTRAINT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
