=====
SETUP
32.437
9.894
42.331
clk_ibuf
0.000
2.088
ws2812_init/clk_cnt_8_s1
5.329
5.561
ws2812_init/state_2_s17
6.375
6.746
ws2812_init/state_2_s9
7.411
7.966
ws2812_init/n251_s17
8.368
8.923
ws2812_init/n251_s16
9.345
9.894
ws2812_init/clk_cnt_1_s1
9.894
=====
SETUP
32.437
9.894
42.331
clk_ibuf
0.000
2.088
ws2812_init/clk_cnt_8_s1
5.329
5.561
ws2812_init/state_2_s17
6.375
6.746
ws2812_init/state_2_s9
7.411
7.966
ws2812_init/n251_s17
8.368
8.923
ws2812_init/n248_s16
9.345
9.894
ws2812_init/clk_cnt_4_s1
9.894
=====
SETUP
32.484
9.847
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n247_s16
9.385
9.847
ws2812_init/clk_cnt_5_s1
9.847
=====
SETUP
32.484
9.847
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n242_s21
9.385
9.847
ws2812_init/clk_cnt_10_s1
9.847
=====
SETUP
32.570
9.761
42.331
clk_ibuf
0.000
2.088
ws2812_init/clk_cnt_3_s1
5.329
5.561
ws2812_init/n248_s18
6.304
6.757
ws2812_init/state_2_s10
7.822
8.392
ws2812_init/state_2_s6
8.394
8.856
ws2812_init/state_2_s5
8.858
9.428
ws2812_init/state_0_s1
9.761
=====
SETUP
32.570
9.761
42.331
clk_ibuf
0.000
2.088
ws2812_init/clk_cnt_3_s1
5.329
5.561
ws2812_init/n248_s18
6.304
6.757
ws2812_init/state_2_s10
7.822
8.392
ws2812_init/state_2_s6
8.394
8.856
ws2812_init/state_2_s5
8.858
9.428
ws2812_init/state_1_s1
9.761
=====
SETUP
32.570
9.761
42.331
clk_ibuf
0.000
2.088
ws2812_init/clk_cnt_3_s1
5.329
5.561
ws2812_init/n248_s18
6.304
6.757
ws2812_init/state_2_s10
7.822
8.392
ws2812_init/state_2_s6
8.394
8.856
ws2812_init/state_2_s5
8.858
9.428
ws2812_init/state_2_s1
9.761
=====
SETUP
32.577
9.754
42.331
clk_ibuf
0.000
2.088
ws2812_init/state_2_s1
5.329
5.561
ws2812_init/state_2_s14
6.177
6.630
ws2812_init/n252_s19
7.292
7.847
ws2812_init/n249_s17
8.683
9.136
ws2812_init/n249_s16
9.383
9.754
ws2812_init/clk_cnt_3_s1
9.754
=====
SETUP
32.660
9.671
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n244_s16
9.122
9.671
ws2812_init/clk_cnt_8_s1
9.671
=====
SETUP
32.732
9.599
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n245_s16
9.137
9.599
ws2812_init/clk_cnt_7_s1
9.599
=====
SETUP
32.882
9.449
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n243_s16
8.879
9.449
ws2812_init/clk_cnt_9_s1
9.449
=====
SETUP
33.057
9.274
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n250_s16
8.704
9.274
ws2812_init/clk_cnt_2_s1
9.274
=====
SETUP
33.068
9.263
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_2_s1
9.263
=====
SETUP
33.072
9.260
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_0_s1
9.260
=====
SETUP
33.072
9.260
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_1_s1
9.260
=====
SETUP
33.072
9.259
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n246_s16
8.888
9.259
ws2812_init/clk_cnt_6_s1
9.259
=====
SETUP
33.081
9.250
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/n252_s20
7.100
7.471
ws2812_init/n252_s18
8.127
8.682
ws2812_init/n252_s17
8.879
9.250
ws2812_init/clk_cnt_0_s1
9.250
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_3_s1
9.080
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_4_s1
9.080
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_5_s1
9.080
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_6_s1
9.080
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_9_s1
9.080
=====
SETUP
33.252
9.080
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_10_s1
9.080
=====
SETUP
33.255
9.076
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.515
ws2812_init/clk_cnt_10_s5
7.520
8.069
ws2812_init/clk_cnt_10_s4
8.070
8.532
ws2812_init/clk_cnt_8_s1
9.076
=====
SETUP
33.308
9.024
42.331
clk_ibuf
0.000
2.088
ws2812_init/bit_idx_2_s2
5.329
5.561
ws2812_init/n237_s19
5.977
6.532
ws2812_init/bit_idx_3_s4
6.945
7.500
ws2812_init/bit_idx_3_s3
7.760
8.330
ws2812_init/bit_idx_2_s2
9.024
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
ws2812_init/bit_idx_0_s2
3.583
3.785
ws2812_init/n241_s17
3.787
4.019
ws2812_init/bit_idx_0_s2
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_2_s0
3.583
3.785
n105_s
3.787
4.019
slow_cnt_2_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_6_s0
3.583
3.785
n101_s
3.787
4.019
slow_cnt_6_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_8_s0
3.583
3.785
n99_s
3.787
4.019
slow_cnt_8_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_12_s0
3.583
3.785
n95_s
3.787
4.019
slow_cnt_12_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_14_s0
3.583
3.785
n93_s
3.787
4.019
slow_cnt_14_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_18_s0
3.583
3.785
n89_s
3.787
4.019
slow_cnt_18_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_20_s0
3.583
3.785
n87_s
3.787
4.019
slow_cnt_20_s0
4.019
=====
HOLD
0.425
4.019
3.594
clk_ibuf
0.000
1.392
slow_cnt_24_s0
3.583
3.785
n83_s
3.787
4.019
slow_cnt_24_s0
4.019
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
color_idx_0_s1
3.583
3.785
n76_s3
3.789
4.021
color_idx_0_s1
4.021
=====
HOLD
0.427
4.021
3.594
clk_ibuf
0.000
1.392
slow_cnt_0_s0
3.583
3.785
n107_s2
3.789
4.021
slow_cnt_0_s0
4.021
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
ws2812_init/bit_idx_4_s2
3.583
3.785
ws2812_init/n237_s18
3.790
4.022
ws2812_init/bit_idx_4_s2
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
ws2812_init/state_0_s1
3.583
3.785
ws2812_init/n255_s24
3.790
4.022
ws2812_init/state_0_s1
4.022
=====
HOLD
0.428
4.022
3.594
clk_ibuf
0.000
1.392
ws2812_init/state_2_s1
3.583
3.785
ws2812_init/n253_s24
3.790
4.022
ws2812_init/state_2_s1
4.022
=====
HOLD
0.483
4.077
3.594
clk_ibuf
0.000
1.392
color_idx_2_s0
3.583
3.785
n74_s0
3.787
4.077
color_idx_2_s0
4.077
=====
HOLD
0.537
4.131
3.594
clk_ibuf
0.000
1.392
ws2812_init/bit_idx_2_s2
3.583
3.785
ws2812_init/n239_s17
3.787
4.131
ws2812_init/bit_idx_2_s2
4.131
=====
HOLD
0.542
4.136
3.594
clk_ibuf
0.000
1.392
slow_cnt_13_s0
3.583
3.784
n94_s
3.904
4.136
slow_cnt_13_s0
4.136
=====
HOLD
0.542
4.136
3.594
clk_ibuf
0.000
1.392
slow_cnt_16_s0
3.583
3.784
n91_s
3.904
4.136
slow_cnt_16_s0
4.136
=====
HOLD
0.544
4.138
3.594
clk_ibuf
0.000
1.392
start_req_s0
3.583
3.784
start_tx_s0
4.138
=====
HOLD
0.544
4.138
3.594
clk_ibuf
0.000
1.392
slow_cnt_25_s0
3.583
3.784
n82_s
3.906
4.138
slow_cnt_25_s0
4.138
=====
HOLD
0.546
4.140
3.594
clk_ibuf
0.000
1.392
slow_cnt_3_s0
3.583
3.784
n104_s
3.908
4.140
slow_cnt_3_s0
4.140
=====
HOLD
0.546
4.140
3.594
clk_ibuf
0.000
1.392
slow_cnt_4_s0
3.583
3.784
n103_s
3.908
4.140
slow_cnt_4_s0
4.140
=====
HOLD
0.546
4.140
3.594
clk_ibuf
0.000
1.392
slow_cnt_7_s0
3.583
3.784
n100_s
3.908
4.140
slow_cnt_7_s0
4.140
=====
HOLD
0.546
4.140
3.594
clk_ibuf
0.000
1.392
slow_cnt_10_s0
3.583
3.784
n97_s
3.908
4.140
slow_cnt_10_s0
4.140
=====
HOLD
0.546
4.140
3.594
clk_ibuf
0.000
1.392
slow_cnt_11_s0
3.583
3.784
n96_s
3.908
4.140
slow_cnt_11_s0
4.140
