// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ufunc_call_f4_atan_generic_float_s (
        ap_clk,
        ap_rst,
        t_in,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] t_in;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_state40_pp0_stage0_iter39;
wire    ap_block_state41_pp0_stage0_iter40;
wire    ap_block_state42_pp0_stage0_iter41;
wire    ap_block_state43_pp0_stage0_iter42;
wire    ap_block_state44_pp0_stage0_iter43;
wire    ap_block_state45_pp0_stage0_iter44;
wire    ap_block_state46_pp0_stage0_iter45;
wire    ap_block_state47_pp0_stage0_iter46;
wire    ap_block_state48_pp0_stage0_iter47;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln840_fu_1255_p2;
reg   [0:0] icmp_ln840_reg_3351;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter1_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter2_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter3_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter4_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter5_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter6_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter7_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter8_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter9_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter10_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter11_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter12_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter13_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter14_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter15_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter16_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter17_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter18_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter19_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter20_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter21_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter22_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter23_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter24_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter25_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter26_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter27_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter28_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter29_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter30_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter31_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter32_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter33_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter34_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter35_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter36_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter37_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter38_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter39_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter40_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter41_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter42_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter43_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter44_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter45_reg;
reg   [0:0] icmp_ln840_reg_3351_pp0_iter46_reg;
wire   [22:0] p_Result_81_fu_1271_p1;
reg   [22:0] p_Result_81_reg_3355;
wire   [0:0] isNeg_fu_1275_p3;
reg   [0:0] isNeg_reg_3360;
wire   [8:0] ush_fu_1293_p3;
reg   [8:0] ush_reg_3365;
wire   [39:0] r_V_12_fu_1329_p3;
reg   [39:0] r_V_12_reg_3370;
wire   [41:0] trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_return;
reg   [41:0] trunc_ln_reg_3376;
wire   [41:0] trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_return;
reg   [41:0] trunc_ln657_s_reg_3381;
reg   [0:0] tmp_122_reg_3386;
reg   [40:0] trunc_ln6_reg_3392;
reg   [40:0] trunc_ln1287_s_reg_3397;
wire   [41:0] trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_return;
reg   [41:0] trunc_ln657_141_reg_3402;
wire   [41:0] trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_return;
reg   [41:0] trunc_ln657_142_reg_3407;
wire   [39:0] trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912_ap_return;
reg   [39:0] trunc_ln657_143_reg_3412;
reg   [0:0] tmp_123_reg_3417;
reg   [39:0] trunc_ln1287_92_reg_3423;
reg   [39:0] trunc_ln1287_93_reg_3428;
wire   [41:0] trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_return;
reg   [41:0] trunc_ln657_144_reg_3433;
wire   [41:0] trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_return;
reg   [41:0] trunc_ln657_145_reg_3438;
wire   [39:0] trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921_ap_return;
reg   [39:0] trunc_ln657_146_reg_3443;
reg   [0:0] tmp_124_reg_3448;
reg   [38:0] trunc_ln1287_94_reg_3454;
reg   [38:0] trunc_ln1287_95_reg_3459;
wire   [41:0] trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_return;
reg   [41:0] trunc_ln657_147_reg_3464;
wire   [41:0] trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_return;
reg   [41:0] trunc_ln657_148_reg_3469;
wire   [39:0] trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929_ap_return;
reg   [39:0] trunc_ln657_149_reg_3474;
reg   [0:0] tmp_125_reg_3479;
reg   [37:0] trunc_ln1287_96_reg_3485;
reg   [37:0] trunc_ln1287_97_reg_3490;
wire   [41:0] trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_return;
reg   [41:0] trunc_ln657_150_reg_3495;
wire   [41:0] trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_return;
reg   [41:0] trunc_ln657_151_reg_3500;
wire   [39:0] trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937_ap_return;
reg   [39:0] trunc_ln657_152_reg_3505;
reg   [0:0] tmp_126_reg_3510;
reg   [36:0] trunc_ln1287_98_reg_3516;
reg   [36:0] trunc_ln1287_99_reg_3521;
wire   [41:0] trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_return;
reg   [41:0] trunc_ln657_153_reg_3526;
wire   [41:0] trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_return;
reg   [41:0] trunc_ln657_154_reg_3531;
wire   [39:0] trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945_ap_return;
reg   [39:0] trunc_ln657_155_reg_3536;
reg   [0:0] tmp_127_reg_3541;
reg   [35:0] trunc_ln1287_100_reg_3547;
reg   [35:0] trunc_ln1287_101_reg_3552;
wire   [41:0] trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_return;
reg   [41:0] trunc_ln657_156_reg_3557;
wire   [41:0] trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_return;
reg   [41:0] trunc_ln657_157_reg_3562;
wire   [39:0] trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return;
reg   [39:0] trunc_ln657_158_reg_3567;
reg   [0:0] tmp_128_reg_3572;
reg   [34:0] trunc_ln1287_102_reg_3578;
reg   [34:0] trunc_ln1287_103_reg_3583;
wire   [41:0] trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_return;
reg   [41:0] trunc_ln657_159_reg_3588;
wire   [41:0] trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_return;
reg   [41:0] trunc_ln657_160_reg_3593;
wire   [39:0] trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return;
reg   [39:0] trunc_ln657_161_reg_3598;
reg   [0:0] tmp_129_reg_3603;
reg   [33:0] trunc_ln1287_104_reg_3609;
reg   [33:0] trunc_ln1287_105_reg_3614;
wire   [41:0] trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_return;
reg   [41:0] trunc_ln657_162_reg_3619;
wire   [41:0] trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_return;
reg   [41:0] trunc_ln657_163_reg_3624;
wire   [39:0] trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969_ap_return;
reg   [39:0] trunc_ln657_164_reg_3629;
reg   [0:0] tmp_130_reg_3634;
reg   [32:0] trunc_ln1287_106_reg_3640;
reg   [32:0] trunc_ln1287_107_reg_3645;
wire   [41:0] trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_return;
reg   [41:0] trunc_ln657_165_reg_3650;
wire   [41:0] trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_return;
reg   [41:0] trunc_ln657_166_reg_3655;
wire   [39:0] trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977_ap_return;
reg   [39:0] trunc_ln657_167_reg_3660;
reg   [0:0] tmp_131_reg_3665;
reg   [31:0] trunc_ln1287_108_reg_3671;
reg   [31:0] trunc_ln1287_109_reg_3676;
wire   [41:0] trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_return;
reg   [41:0] trunc_ln657_168_reg_3681;
wire   [41:0] trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_return;
reg   [41:0] trunc_ln657_169_reg_3686;
wire   [39:0] trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985_ap_return;
reg   [39:0] trunc_ln657_170_reg_3691;
reg   [0:0] tmp_132_reg_3696;
reg   [30:0] trunc_ln1287_110_reg_3702;
reg   [30:0] trunc_ln1287_111_reg_3707;
wire   [41:0] trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_return;
reg   [41:0] trunc_ln657_171_reg_3712;
wire   [41:0] trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_return;
reg   [41:0] trunc_ln657_172_reg_3717;
wire   [39:0] trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993_ap_return;
reg   [39:0] trunc_ln657_173_reg_3722;
reg   [0:0] tmp_133_reg_3727;
reg   [29:0] trunc_ln1287_112_reg_3733;
reg   [29:0] trunc_ln1287_113_reg_3738;
wire   [41:0] trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_return;
reg   [41:0] trunc_ln657_174_reg_3743;
wire   [41:0] trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_return;
reg   [41:0] trunc_ln657_175_reg_3748;
wire   [39:0] trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return;
reg   [39:0] trunc_ln657_176_reg_3753;
reg   [0:0] tmp_134_reg_3758;
reg   [28:0] trunc_ln1287_114_reg_3764;
reg   [28:0] trunc_ln1287_115_reg_3769;
wire   [41:0] trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_return;
reg   [41:0] trunc_ln657_177_reg_3774;
wire   [41:0] trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_return;
reg   [41:0] trunc_ln657_178_reg_3779;
wire   [39:0] trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009_ap_return;
reg   [39:0] trunc_ln657_179_reg_3784;
reg   [0:0] tmp_135_reg_3789;
reg   [27:0] trunc_ln1287_116_reg_3795;
reg   [27:0] trunc_ln1287_117_reg_3800;
wire   [41:0] trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_return;
reg   [41:0] trunc_ln657_180_reg_3805;
wire   [41:0] trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_return;
reg   [41:0] trunc_ln657_181_reg_3810;
wire   [39:0] trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017_ap_return;
reg   [39:0] trunc_ln657_182_reg_3815;
reg   [0:0] tmp_136_reg_3820;
reg   [26:0] trunc_ln1287_118_reg_3826;
reg   [26:0] trunc_ln1287_119_reg_3831;
wire   [41:0] trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_return;
reg   [41:0] trunc_ln657_183_reg_3836;
wire   [41:0] trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_return;
reg   [41:0] trunc_ln657_184_reg_3841;
wire   [39:0] trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025_ap_return;
reg   [39:0] trunc_ln657_185_reg_3846;
reg   [0:0] tmp_137_reg_3851;
reg   [25:0] trunc_ln1287_120_reg_3857;
reg   [25:0] trunc_ln1287_121_reg_3862;
wire   [41:0] trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_return;
reg   [41:0] trunc_ln657_186_reg_3867;
wire   [41:0] trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_return;
reg   [41:0] trunc_ln657_187_reg_3872;
wire   [39:0] trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033_ap_return;
reg   [39:0] trunc_ln657_188_reg_3877;
reg   [0:0] tmp_138_reg_3882;
reg   [24:0] trunc_ln1287_122_reg_3888;
reg   [24:0] trunc_ln1287_123_reg_3893;
wire   [41:0] trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_return;
reg   [41:0] trunc_ln657_189_reg_3898;
wire   [41:0] trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_return;
reg   [41:0] trunc_ln657_190_reg_3903;
wire   [39:0] trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041_ap_return;
reg   [39:0] trunc_ln657_191_reg_3908;
reg   [0:0] tmp_139_reg_3913;
reg   [23:0] trunc_ln1287_124_reg_3919;
reg   [23:0] trunc_ln1287_125_reg_3924;
wire   [41:0] trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_return;
reg   [41:0] trunc_ln657_192_reg_3929;
wire   [41:0] trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_return;
reg   [41:0] trunc_ln657_193_reg_3934;
wire   [39:0] trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return;
reg   [39:0] trunc_ln657_194_reg_3939;
reg   [0:0] tmp_140_reg_3944;
reg   [22:0] trunc_ln1287_126_reg_3950;
reg   [22:0] trunc_ln1287_127_reg_3955;
wire   [41:0] trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_return;
reg   [41:0] trunc_ln657_195_reg_3960;
wire   [41:0] trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_return;
reg   [41:0] trunc_ln657_196_reg_3965;
wire   [39:0] trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057_ap_return;
reg   [39:0] trunc_ln657_197_reg_3970;
reg   [0:0] tmp_141_reg_3975;
reg   [21:0] trunc_ln1287_128_reg_3981;
reg   [21:0] trunc_ln1287_129_reg_3986;
wire   [41:0] trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_return;
reg   [41:0] trunc_ln657_198_reg_3991;
wire   [41:0] trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_return;
reg   [41:0] trunc_ln657_199_reg_3996;
wire   [39:0] trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065_ap_return;
reg   [39:0] trunc_ln657_200_reg_4001;
reg   [0:0] tmp_142_reg_4006;
reg   [20:0] trunc_ln1287_130_reg_4012;
reg   [20:0] trunc_ln1287_131_reg_4017;
wire   [41:0] trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_return;
reg   [41:0] trunc_ln657_201_reg_4022;
wire   [41:0] trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_return;
reg   [41:0] trunc_ln657_202_reg_4027;
wire   [39:0] trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073_ap_return;
reg   [39:0] trunc_ln657_203_reg_4032;
reg   [0:0] tmp_143_reg_4037;
reg   [19:0] trunc_ln1287_132_reg_4043;
reg   [19:0] trunc_ln1287_133_reg_4048;
wire   [41:0] trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_return;
reg   [41:0] trunc_ln657_204_reg_4053;
wire   [41:0] trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_return;
reg   [41:0] trunc_ln657_205_reg_4058;
wire   [39:0] trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081_ap_return;
reg   [39:0] trunc_ln657_206_reg_4063;
reg   [0:0] tmp_144_reg_4068;
reg   [18:0] trunc_ln1287_134_reg_4074;
reg   [18:0] trunc_ln1287_135_reg_4079;
wire   [41:0] trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_return;
reg   [41:0] trunc_ln657_207_reg_4084;
wire   [41:0] trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_return;
reg   [41:0] trunc_ln657_208_reg_4089;
wire   [39:0] trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return;
reg   [39:0] trunc_ln657_209_reg_4094;
reg   [0:0] tmp_145_reg_4099;
reg   [17:0] trunc_ln1287_136_reg_4105;
reg   [17:0] trunc_ln1287_137_reg_4110;
wire   [41:0] trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_return;
reg   [41:0] trunc_ln657_210_reg_4115;
wire   [41:0] trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_return;
reg   [41:0] trunc_ln657_211_reg_4120;
wire   [39:0] trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return;
reg   [39:0] trunc_ln657_212_reg_4125;
reg   [0:0] tmp_146_reg_4130;
reg   [16:0] trunc_ln1287_138_reg_4136;
reg   [16:0] trunc_ln1287_139_reg_4141;
wire   [41:0] trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_return;
reg   [41:0] trunc_ln657_213_reg_4146;
wire   [41:0] trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_return;
reg   [41:0] trunc_ln657_214_reg_4151;
wire   [39:0] trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105_ap_return;
reg   [39:0] trunc_ln657_215_reg_4156;
reg   [0:0] tmp_147_reg_4161;
reg   [15:0] trunc_ln1287_140_reg_4167;
reg   [15:0] trunc_ln1287_141_reg_4172;
wire   [41:0] trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_return;
reg   [41:0] trunc_ln657_216_reg_4177;
wire   [41:0] trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_return;
reg   [41:0] trunc_ln657_217_reg_4182;
wire   [39:0] trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113_ap_return;
reg   [39:0] trunc_ln657_218_reg_4187;
reg   [0:0] tmp_148_reg_4192;
reg   [14:0] trunc_ln1287_142_reg_4198;
reg   [14:0] trunc_ln1287_143_reg_4203;
wire   [41:0] trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_return;
reg   [41:0] trunc_ln657_219_reg_4208;
wire   [41:0] trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_return;
reg   [41:0] trunc_ln657_220_reg_4213;
wire   [39:0] trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121_ap_return;
reg   [39:0] trunc_ln657_221_reg_4218;
reg   [0:0] tmp_149_reg_4223;
reg   [13:0] trunc_ln1287_144_reg_4229;
reg   [13:0] trunc_ln1287_145_reg_4234;
wire   [41:0] trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_return;
reg   [41:0] trunc_ln657_222_reg_4239;
wire   [41:0] trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_return;
reg   [41:0] trunc_ln657_223_reg_4244;
wire   [39:0] trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return;
reg   [39:0] trunc_ln657_224_reg_4249;
reg   [0:0] tmp_150_reg_4254;
reg   [12:0] trunc_ln1287_146_reg_4260;
reg   [12:0] trunc_ln1287_147_reg_4265;
wire   [41:0] trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_return;
reg   [41:0] trunc_ln657_225_reg_4270;
wire   [41:0] trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_return;
reg   [41:0] trunc_ln657_226_reg_4275;
wire   [39:0] trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137_ap_return;
reg   [39:0] trunc_ln657_227_reg_4280;
reg   [0:0] tmp_151_reg_4285;
reg   [11:0] trunc_ln1287_148_reg_4291;
reg   [11:0] trunc_ln1287_149_reg_4296;
wire   [41:0] trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_return;
reg   [41:0] trunc_ln657_228_reg_4301;
wire   [41:0] trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_return;
reg   [41:0] trunc_ln657_229_reg_4306;
wire   [39:0] trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145_ap_return;
reg   [39:0] trunc_ln657_230_reg_4311;
reg   [0:0] tmp_152_reg_4316;
reg   [10:0] trunc_ln1287_150_reg_4322;
reg   [10:0] trunc_ln1287_151_reg_4327;
wire   [41:0] trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_return;
reg   [41:0] trunc_ln657_231_reg_4332;
wire   [41:0] trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_return;
reg   [41:0] trunc_ln657_232_reg_4337;
wire   [39:0] trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153_ap_return;
reg   [39:0] trunc_ln657_233_reg_4342;
reg   [0:0] tmp_153_reg_4347;
reg   [9:0] trunc_ln1287_152_reg_4353;
reg   [9:0] trunc_ln1287_153_reg_4358;
wire   [41:0] trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_return;
reg   [41:0] trunc_ln657_234_reg_4363;
wire   [41:0] trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_return;
reg   [41:0] trunc_ln657_235_reg_4368;
wire   [39:0] trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161_ap_return;
reg   [39:0] trunc_ln657_236_reg_4373;
reg   [0:0] tmp_154_reg_4378;
reg   [8:0] trunc_ln1287_154_reg_4384;
reg   [8:0] trunc_ln1287_155_reg_4389;
wire   [41:0] trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_return;
reg   [41:0] trunc_ln657_237_reg_4394;
wire   [41:0] trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_return;
reg   [41:0] trunc_ln657_238_reg_4399;
wire   [39:0] trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169_ap_return;
reg   [39:0] trunc_ln657_239_reg_4404;
reg   [0:0] tmp_155_reg_4409;
reg   [7:0] trunc_ln1287_156_reg_4415;
reg   [7:0] trunc_ln1287_157_reg_4420;
wire   [41:0] trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_return;
reg   [41:0] trunc_ln657_240_reg_4425;
wire   [41:0] trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_return;
reg   [41:0] trunc_ln657_241_reg_4430;
wire   [39:0] trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return;
reg   [39:0] trunc_ln657_242_reg_4435;
reg   [0:0] tmp_156_reg_4440;
reg   [6:0] trunc_ln1287_158_reg_4446;
reg   [6:0] trunc_ln1287_159_reg_4451;
wire   [41:0] trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_return;
reg   [41:0] trunc_ln657_243_reg_4456;
wire   [41:0] trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_return;
reg   [41:0] trunc_ln657_244_reg_4461;
wire   [39:0] trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185_ap_return;
reg   [39:0] trunc_ln657_245_reg_4466;
reg   [0:0] tmp_157_reg_4471;
reg   [5:0] trunc_ln1287_160_reg_4477;
reg   [5:0] trunc_ln1287_161_reg_4482;
wire   [41:0] trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_return;
reg   [41:0] trunc_ln657_246_reg_4487;
wire   [41:0] trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_return;
reg   [41:0] trunc_ln657_247_reg_4492;
wire   [39:0] trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193_ap_return;
reg   [39:0] trunc_ln657_248_reg_4497;
reg   [0:0] tmp_158_reg_4502;
reg   [4:0] trunc_ln1287_162_reg_4508;
reg   [4:0] trunc_ln1287_163_reg_4513;
wire   [41:0] trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_return;
reg   [41:0] trunc_ln657_249_reg_4518;
wire   [41:0] trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_return;
reg   [41:0] trunc_ln657_250_reg_4523;
wire   [39:0] trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201_ap_return;
reg   [39:0] trunc_ln657_251_reg_4528;
reg   [0:0] tmp_159_reg_4533;
reg   [3:0] trunc_ln1287_164_reg_4539;
reg   [3:0] trunc_ln1287_165_reg_4544;
wire   [41:0] trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_return;
reg   [41:0] trunc_ln657_252_reg_4549;
wire   [41:0] trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_return;
reg   [41:0] trunc_ln657_253_reg_4554;
wire   [39:0] trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209_ap_return;
reg   [39:0] trunc_ln657_254_reg_4559;
reg   [0:0] tmp_160_reg_4564;
reg   [2:0] trunc_ln1287_166_reg_4570;
reg   [2:0] trunc_ln1287_167_reg_4575;
wire   [41:0] trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_return;
reg   [41:0] trunc_ln657_256_reg_4580;
wire   [39:0] trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return;
reg   [39:0] trunc_ln657_257_reg_4585;
reg   [0:0] tmp_161_reg_4590;
reg   [1:0] trunc_ln1287_168_reg_4596;
wire   [39:0] trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return;
reg   [39:0] trunc_ln657_259_reg_4601;
reg   [0:0] tmp_162_reg_4606;
wire   [39:0] trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return;
reg   [39:0] trunc_ln657_260_reg_4611;
wire   [0:0] icmp_ln889_fu_3055_p2;
reg   [0:0] icmp_ln889_reg_4619;
reg   [0:0] icmp_ln889_reg_4619_pp0_iter45_reg;
reg   [0:0] icmp_ln889_reg_4619_pp0_iter46_reg;
wire   [0:0] p_Result_82_fu_3060_p3;
reg   [0:0] p_Result_82_reg_4623;
reg   [0:0] p_Result_82_reg_4623_pp0_iter45_reg;
reg   [0:0] p_Result_82_reg_4623_pp0_iter46_reg;
wire   [39:0] tmp_V_8_fu_3072_p3;
reg   [39:0] tmp_V_8_reg_4628;
reg   [39:0] tmp_V_8_reg_4628_pp0_iter45_reg;
wire   [31:0] sub_ln898_fu_3109_p2;
reg   [31:0] sub_ln898_reg_4636;
reg   [31:0] sub_ln898_reg_4636_pp0_iter45_reg;
wire   [5:0] trunc_ln901_fu_3115_p1;
reg   [5:0] trunc_ln901_reg_4643;
wire   [7:0] trunc_ln897_fu_3119_p1;
reg   [7:0] trunc_ln897_reg_4648;
reg   [7:0] trunc_ln897_reg_4648_pp0_iter45_reg;
reg   [7:0] trunc_ln897_reg_4648_pp0_iter46_reg;
wire   [31:0] lsb_index_fu_3123_p2;
reg   [31:0] lsb_index_reg_4653;
wire   [0:0] icmp_ln900_fu_3138_p2;
reg   [0:0] icmp_ln900_reg_4659;
wire   [0:0] icmp_ln903_fu_3180_p2;
reg   [0:0] icmp_ln903_reg_4664;
wire   [0:0] icmp_ln908_fu_3186_p2;
reg   [0:0] icmp_ln908_reg_4669;
reg   [39:0] m_s_reg_4675;
reg   [0:0] p_Result_79_reg_4680;
wire    trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_ready;
wire   [40:0] trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_b;
wire    trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_ready;
wire    trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_ready;
wire   [40:0] trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_b;
wire    trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_ready;
wire   [40:0] trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_b;
wire    trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_ready;
wire   [40:0] trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_b;
wire    trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_ready;
wire   [40:0] trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_b;
wire    trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_ready;
wire   [40:0] trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_b;
wire    trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_ready;
wire   [40:0] trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_b;
wire    trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_ready;
wire   [40:0] trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_b;
wire    trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_ready;
wire   [40:0] trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_b;
wire    trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_ready;
wire   [40:0] trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_b;
wire    trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_ready;
wire   [40:0] trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_b;
wire    trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_ready;
wire   [40:0] trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_b;
wire    trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_ready;
wire   [40:0] trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_b;
wire    trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_ready;
wire   [40:0] trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_b;
wire    trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_ready;
wire   [40:0] trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_b;
wire    trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_ready;
wire   [40:0] trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_b;
wire    trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_ready;
wire   [40:0] trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_b;
wire    trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_ready;
wire   [40:0] trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_b;
wire    trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_ready;
wire   [40:0] trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_b;
wire    trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_ready;
wire   [40:0] trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_b;
wire    trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_ready;
wire   [40:0] trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_b;
wire    trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_ready;
wire   [40:0] trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_b;
wire    trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_ready;
wire   [40:0] trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_b;
wire    trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_ready;
wire   [40:0] trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_b;
wire    trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_ready;
wire   [40:0] trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_b;
wire    trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_ready;
wire   [40:0] trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_b;
wire    trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_ready;
wire   [40:0] trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_b;
wire    trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_ready;
wire   [40:0] trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_b;
wire    trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_ready;
wire   [40:0] trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_b;
wire    trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_ready;
wire   [40:0] trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_b;
wire    trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_ready;
wire   [40:0] trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_b;
wire    trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_ready;
wire   [40:0] trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_b;
wire    trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_ready;
wire   [40:0] trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_b;
wire    trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_ready;
wire   [40:0] trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_b;
wire    trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_ready;
wire   [40:0] trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_b;
wire    trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_ready;
wire   [40:0] trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_b;
wire    trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_ready;
wire   [40:0] trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_b;
wire    trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_ready;
wire   [40:0] trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_b;
wire    trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_ap_ready;
wire   [40:0] trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_b;
wire   [41:0] trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_ap_return;
wire    trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_ready;
wire   [41:0] trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_a;
wire    trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_add;
wire    trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_ready;
wire    trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_add;
wire    trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_ready;
wire   [40:0] trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_b;
wire    trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_add;
wire    trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_ready;
wire   [40:0] trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_b;
wire    trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_add;
wire    trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_ready;
wire   [40:0] trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_b;
wire    trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_add;
wire    trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_ready;
wire   [40:0] trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_b;
wire    trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_add;
wire    trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_ready;
wire   [40:0] trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_b;
wire    trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_add;
wire    trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_ready;
wire   [40:0] trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_b;
wire    trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_add;
wire    trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_ready;
wire   [40:0] trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_b;
wire    trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_add;
wire    trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_ready;
wire   [40:0] trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_b;
wire    trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_add;
wire    trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_ready;
wire   [40:0] trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_b;
wire    trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_add;
wire    trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_ready;
wire   [40:0] trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_b;
wire    trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_add;
wire    trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_ready;
wire   [40:0] trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_b;
wire    trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_add;
wire    trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_ready;
wire   [40:0] trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_b;
wire    trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_add;
wire    trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_ready;
wire   [40:0] trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_b;
wire    trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_add;
wire    trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_ready;
wire   [40:0] trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_b;
wire    trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_add;
wire    trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_ready;
wire   [40:0] trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_b;
wire    trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_add;
wire    trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_ready;
wire   [40:0] trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_b;
wire    trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_add;
wire    trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_ready;
wire   [40:0] trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_b;
wire    trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_add;
wire    trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_ready;
wire   [40:0] trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_b;
wire    trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_add;
wire    trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_ready;
wire   [40:0] trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_b;
wire    trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_add;
wire    trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_ready;
wire   [40:0] trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_b;
wire    trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_add;
wire    trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_ready;
wire   [40:0] trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_b;
wire    trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_add;
wire    trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_ready;
wire   [40:0] trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_b;
wire    trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_add;
wire    trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_ready;
wire   [40:0] trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_b;
wire    trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_add;
wire    trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_ready;
wire   [40:0] trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_b;
wire    trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_add;
wire    trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_ready;
wire   [40:0] trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_b;
wire    trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_add;
wire    trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_ready;
wire   [40:0] trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_b;
wire    trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_add;
wire    trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_ready;
wire   [40:0] trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_b;
wire    trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_add;
wire    trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_ready;
wire   [40:0] trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_b;
wire    trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_add;
wire    trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_ready;
wire   [40:0] trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_b;
wire    trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_add;
wire    trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_ready;
wire   [40:0] trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_b;
wire    trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_add;
wire    trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_ready;
wire   [40:0] trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_b;
wire    trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_add;
wire    trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_ready;
wire   [40:0] trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_b;
wire    trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_add;
wire    trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_ready;
wire   [40:0] trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_b;
wire    trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_add;
wire    trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_ready;
wire   [40:0] trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_b;
wire    trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_add;
wire    trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_ready;
wire   [40:0] trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_b;
wire    trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_add;
wire    trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_ready;
wire   [40:0] trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_b;
wire    trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_add;
wire    trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_ready;
wire   [40:0] trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_b;
wire    trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_add;
wire    trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_ready;
wire   [40:0] trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_b;
wire    trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_add;
wire    trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_ap_ready;
wire   [40:0] trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_b;
wire    trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_add;
wire   [41:0] trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_ap_return;
wire    trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912_ap_ready;
wire    trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921_ap_ready;
wire    trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929_ap_ready;
wire    trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937_ap_ready;
wire    trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945_ap_ready;
wire    trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready;
wire    trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready;
wire    trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969_ap_ready;
wire    trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977_ap_ready;
wire    trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985_ap_ready;
wire    trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993_ap_ready;
wire    trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_ready;
wire    trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009_ap_ready;
wire    trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017_ap_ready;
wire    trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025_ap_ready;
wire    trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033_ap_ready;
wire    trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041_ap_ready;
wire    trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_ready;
wire    trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057_ap_ready;
wire    trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065_ap_ready;
wire    trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073_ap_ready;
wire    trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081_ap_ready;
wire    trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready;
wire    trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready;
wire    trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105_ap_ready;
wire    trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113_ap_ready;
wire    trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121_ap_ready;
wire    trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_ready;
wire    trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137_ap_ready;
wire    trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145_ap_ready;
wire    trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153_ap_ready;
wire    trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161_ap_ready;
wire    trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169_ap_ready;
wire    trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_ready;
wire    trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185_ap_ready;
wire    trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193_ap_ready;
wire    trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201_ap_ready;
wire    trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209_ap_ready;
wire    trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_ready;
wire    trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready;
wire   [0:0] trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_add;
wire    trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready;
wire   [0:0] trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_add;
reg   [31:0] ap_phi_mux_retval_0_phi_fu_332_p6;
wire   [31:0] bitcast_ln698_fu_3341_p1;
reg   [31:0] ap_phi_reg_pp0_iter47_retval_0_reg_328;
wire   [31:0] ap_phi_reg_pp0_iter0_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter1_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter2_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter3_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter4_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter5_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter6_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter7_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter8_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter9_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter10_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter11_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter12_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter13_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter14_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter15_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter16_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter17_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter18_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter19_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter20_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter21_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter22_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter23_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter24_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter25_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter26_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter27_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter28_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter29_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter30_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter31_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter32_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter33_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter34_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter35_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter36_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter37_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter38_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter39_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter40_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter41_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter42_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter43_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter44_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter45_retval_0_reg_328;
reg   [31:0] ap_phi_reg_pp0_iter46_retval_0_reg_328;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln182_fu_1372_p2;
wire   [0:0] xor_ln182_1_fu_1407_p2;
wire   [0:0] xor_ln182_2_fu_1450_p2;
wire   [0:0] xor_ln182_3_fu_1493_p2;
wire   [0:0] xor_ln182_4_fu_1536_p2;
wire   [0:0] xor_ln182_5_fu_1579_p2;
wire   [0:0] xor_ln182_6_fu_1622_p2;
wire   [0:0] xor_ln182_7_fu_1665_p2;
wire   [0:0] xor_ln182_8_fu_1708_p2;
wire   [0:0] xor_ln182_9_fu_1751_p2;
wire   [0:0] xor_ln182_10_fu_1794_p2;
wire   [0:0] xor_ln182_11_fu_1837_p2;
wire   [0:0] xor_ln182_12_fu_1880_p2;
wire   [0:0] xor_ln182_13_fu_1923_p2;
wire   [0:0] xor_ln182_14_fu_1966_p2;
wire   [0:0] xor_ln182_15_fu_2009_p2;
wire   [0:0] xor_ln182_16_fu_2052_p2;
wire   [0:0] xor_ln182_17_fu_2095_p2;
wire   [0:0] xor_ln182_18_fu_2138_p2;
wire   [0:0] xor_ln182_19_fu_2181_p2;
wire   [0:0] xor_ln182_20_fu_2224_p2;
wire   [0:0] xor_ln182_21_fu_2267_p2;
wire   [0:0] xor_ln182_22_fu_2310_p2;
wire   [0:0] xor_ln182_23_fu_2353_p2;
wire   [0:0] xor_ln182_24_fu_2396_p2;
wire   [0:0] xor_ln182_25_fu_2439_p2;
wire   [0:0] xor_ln182_26_fu_2482_p2;
wire   [0:0] xor_ln182_27_fu_2525_p2;
wire   [0:0] xor_ln182_28_fu_2568_p2;
wire   [0:0] xor_ln182_29_fu_2611_p2;
wire   [0:0] xor_ln182_30_fu_2654_p2;
wire   [0:0] xor_ln182_31_fu_2697_p2;
wire   [0:0] xor_ln182_32_fu_2740_p2;
wire   [0:0] xor_ln182_33_fu_2783_p2;
wire   [0:0] xor_ln182_34_fu_2826_p2;
wire   [0:0] xor_ln182_35_fu_2869_p2;
wire   [0:0] xor_ln182_36_fu_2912_p2;
wire   [0:0] xor_ln182_37_fu_2955_p2;
wire   [0:0] xor_ln182_38_fu_2998_p2;
wire   [31:0] data_V_fu_1241_p1;
wire   [7:0] tmp_167_fu_1245_p4;
wire   [8:0] zext_ln341_fu_1261_p1;
wire   [8:0] exp_fu_1265_p2;
wire   [7:0] sub_ln1311_fu_1283_p2;
wire  signed [8:0] sext_ln1311_fu_1289_p1;
wire  signed [31:0] sh_prom_i_i16_cast_cast_cast_fu_1310_p1;
wire   [39:0] X_V_fu_1301_p4;
wire   [39:0] sh_prom_i_i16_cast_cast_cast_cast_fu_1313_p1;
wire   [39:0] r_V_fu_1317_p2;
wire   [39:0] r_V_10_fu_1323_p2;
wire   [39:0] tmp_V_fu_3067_p2;
reg   [39:0] p_Result_s_fu_3079_p4;
wire   [63:0] p_Result_83_fu_3089_p3;
reg   [63:0] tmp_fu_3097_p3;
wire   [31:0] l_fu_3105_p1;
wire   [30:0] tmp_164_fu_3128_p4;
wire   [5:0] sub_ln901_fu_3144_p2;
wire   [39:0] zext_ln901_fu_3149_p1;
wire   [39:0] zext_ln903_fu_3159_p1;
wire   [39:0] lshr_ln901_fu_3153_p2;
wire   [39:0] shl_ln903_fu_3163_p2;
wire   [39:0] or_ln903_3_fu_3169_p2;
wire   [39:0] and_ln903_fu_3175_p2;
wire   [0:0] tmp_165_fu_3192_p3;
wire   [0:0] p_Result_84_fu_3205_p3;
wire   [0:0] xor_ln903_fu_3199_p2;
wire   [31:0] sub_ln909_fu_3217_p2;
wire   [39:0] zext_ln909_fu_3222_p1;
wire   [31:0] add_ln908_fu_3237_p2;
wire   [39:0] zext_ln908_fu_3242_p1;
wire   [0:0] select_ln900_fu_3231_p3;
wire   [0:0] and_ln903_4_fu_3211_p2;
wire   [39:0] lshr_ln908_fu_3246_p2;
wire   [39:0] shl_ln909_fu_3226_p2;
wire   [39:0] m_fu_3258_p3;
wire   [0:0] select_ln908_fu_3251_p3;
wire   [40:0] zext_ln905_fu_3265_p1;
wire   [40:0] zext_ln915_fu_3269_p1;
wire   [40:0] m_6_fu_3273_p2;
wire   [7:0] sub_ln918_fu_3307_p2;
wire   [7:0] select_ln897_fu_3300_p3;
wire   [7:0] add_ln918_fu_3312_p2;
wire   [63:0] zext_ln905_4_fu_3297_p1;
wire   [8:0] tmp_s_fu_3318_p3;
wire   [63:0] p_Result_85_fu_3325_p5;
wire   [31:0] LD_fu_3337_p1;
reg    ap_ce_reg;
reg   [31:0] t_in_int_reg;
reg   [31:0] ap_return_int_reg;

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341(
    .ap_ready(trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_ready),
    .a(42'd549755813888),
    .b(trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_b),
    .add(1'd1),
    .ap_return(trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350(
    .ap_ready(trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_ready),
    .a(trunc_ln_reg_3376),
    .b(trunc_ln6_reg_3392),
    .add(xor_ln182_fu_1372_p2),
    .ap_return(trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357(
    .ap_ready(trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_ready),
    .a(trunc_ln657_141_reg_3402),
    .b(trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_b),
    .add(xor_ln182_1_fu_1407_p2),
    .ap_return(trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364(
    .ap_ready(trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_ready),
    .a(trunc_ln657_144_reg_3433),
    .b(trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_b),
    .add(xor_ln182_2_fu_1450_p2),
    .ap_return(trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371(
    .ap_ready(trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_ready),
    .a(trunc_ln657_147_reg_3464),
    .b(trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_b),
    .add(xor_ln182_3_fu_1493_p2),
    .ap_return(trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378(
    .ap_ready(trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_ready),
    .a(trunc_ln657_150_reg_3495),
    .b(trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_b),
    .add(xor_ln182_4_fu_1536_p2),
    .ap_return(trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385(
    .ap_ready(trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_ready),
    .a(trunc_ln657_153_reg_3526),
    .b(trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_b),
    .add(xor_ln182_5_fu_1579_p2),
    .ap_return(trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392(
    .ap_ready(trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_ready),
    .a(trunc_ln657_156_reg_3557),
    .b(trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_b),
    .add(xor_ln182_6_fu_1622_p2),
    .ap_return(trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399(
    .ap_ready(trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_ready),
    .a(trunc_ln657_159_reg_3588),
    .b(trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_b),
    .add(xor_ln182_7_fu_1665_p2),
    .ap_return(trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406(
    .ap_ready(trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_ready),
    .a(trunc_ln657_162_reg_3619),
    .b(trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_b),
    .add(xor_ln182_8_fu_1708_p2),
    .ap_return(trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413(
    .ap_ready(trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_ready),
    .a(trunc_ln657_165_reg_3650),
    .b(trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_b),
    .add(xor_ln182_9_fu_1751_p2),
    .ap_return(trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420(
    .ap_ready(trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_ready),
    .a(trunc_ln657_168_reg_3681),
    .b(trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_b),
    .add(xor_ln182_10_fu_1794_p2),
    .ap_return(trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427(
    .ap_ready(trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_ready),
    .a(trunc_ln657_171_reg_3712),
    .b(trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_b),
    .add(xor_ln182_11_fu_1837_p2),
    .ap_return(trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434(
    .ap_ready(trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_ready),
    .a(trunc_ln657_174_reg_3743),
    .b(trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_b),
    .add(xor_ln182_12_fu_1880_p2),
    .ap_return(trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441(
    .ap_ready(trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_ready),
    .a(trunc_ln657_177_reg_3774),
    .b(trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_b),
    .add(xor_ln182_13_fu_1923_p2),
    .ap_return(trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448(
    .ap_ready(trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_ready),
    .a(trunc_ln657_180_reg_3805),
    .b(trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_b),
    .add(xor_ln182_14_fu_1966_p2),
    .ap_return(trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455(
    .ap_ready(trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_ready),
    .a(trunc_ln657_183_reg_3836),
    .b(trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_b),
    .add(xor_ln182_15_fu_2009_p2),
    .ap_return(trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462(
    .ap_ready(trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_ready),
    .a(trunc_ln657_186_reg_3867),
    .b(trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_b),
    .add(xor_ln182_16_fu_2052_p2),
    .ap_return(trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469(
    .ap_ready(trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_ready),
    .a(trunc_ln657_189_reg_3898),
    .b(trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_b),
    .add(xor_ln182_17_fu_2095_p2),
    .ap_return(trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476(
    .ap_ready(trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_ready),
    .a(trunc_ln657_192_reg_3929),
    .b(trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_b),
    .add(xor_ln182_18_fu_2138_p2),
    .ap_return(trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483(
    .ap_ready(trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_ready),
    .a(trunc_ln657_195_reg_3960),
    .b(trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_b),
    .add(xor_ln182_19_fu_2181_p2),
    .ap_return(trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490(
    .ap_ready(trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_ready),
    .a(trunc_ln657_198_reg_3991),
    .b(trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_b),
    .add(xor_ln182_20_fu_2224_p2),
    .ap_return(trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497(
    .ap_ready(trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_ready),
    .a(trunc_ln657_201_reg_4022),
    .b(trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_b),
    .add(xor_ln182_21_fu_2267_p2),
    .ap_return(trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504(
    .ap_ready(trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_ready),
    .a(trunc_ln657_204_reg_4053),
    .b(trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_b),
    .add(xor_ln182_22_fu_2310_p2),
    .ap_return(trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511(
    .ap_ready(trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_ready),
    .a(trunc_ln657_207_reg_4084),
    .b(trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_b),
    .add(xor_ln182_23_fu_2353_p2),
    .ap_return(trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518(
    .ap_ready(trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_ready),
    .a(trunc_ln657_210_reg_4115),
    .b(trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_b),
    .add(xor_ln182_24_fu_2396_p2),
    .ap_return(trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525(
    .ap_ready(trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_ready),
    .a(trunc_ln657_213_reg_4146),
    .b(trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_b),
    .add(xor_ln182_25_fu_2439_p2),
    .ap_return(trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532(
    .ap_ready(trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_ready),
    .a(trunc_ln657_216_reg_4177),
    .b(trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_b),
    .add(xor_ln182_26_fu_2482_p2),
    .ap_return(trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539(
    .ap_ready(trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_ready),
    .a(trunc_ln657_219_reg_4208),
    .b(trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_b),
    .add(xor_ln182_27_fu_2525_p2),
    .ap_return(trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546(
    .ap_ready(trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_ready),
    .a(trunc_ln657_222_reg_4239),
    .b(trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_b),
    .add(xor_ln182_28_fu_2568_p2),
    .ap_return(trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553(
    .ap_ready(trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_ready),
    .a(trunc_ln657_225_reg_4270),
    .b(trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_b),
    .add(xor_ln182_29_fu_2611_p2),
    .ap_return(trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560(
    .ap_ready(trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_ready),
    .a(trunc_ln657_228_reg_4301),
    .b(trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_b),
    .add(xor_ln182_30_fu_2654_p2),
    .ap_return(trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567(
    .ap_ready(trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_ready),
    .a(trunc_ln657_231_reg_4332),
    .b(trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_b),
    .add(xor_ln182_31_fu_2697_p2),
    .ap_return(trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574(
    .ap_ready(trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_ready),
    .a(trunc_ln657_234_reg_4363),
    .b(trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_b),
    .add(xor_ln182_32_fu_2740_p2),
    .ap_return(trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581(
    .ap_ready(trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_ready),
    .a(trunc_ln657_237_reg_4394),
    .b(trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_b),
    .add(xor_ln182_33_fu_2783_p2),
    .ap_return(trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588(
    .ap_ready(trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_ready),
    .a(trunc_ln657_240_reg_4425),
    .b(trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_b),
    .add(xor_ln182_34_fu_2826_p2),
    .ap_return(trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595(
    .ap_ready(trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_ready),
    .a(trunc_ln657_243_reg_4456),
    .b(trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_b),
    .add(xor_ln182_35_fu_2869_p2),
    .ap_return(trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602(
    .ap_ready(trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_ready),
    .a(trunc_ln657_246_reg_4487),
    .b(trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_b),
    .add(xor_ln182_36_fu_2912_p2),
    .ap_return(trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609(
    .ap_ready(trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_ready),
    .a(trunc_ln657_249_reg_4518),
    .b(trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_b),
    .add(xor_ln182_37_fu_2955_p2),
    .ap_return(trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616(
    .ap_ready(trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_ap_ready),
    .a(trunc_ln657_252_reg_4549),
    .b(trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_b),
    .add(xor_ln182_38_fu_2998_p2),
    .ap_return(trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623(
    .ap_ready(trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_ready),
    .a(trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_a),
    .b(41'd549755813888),
    .add(trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_add),
    .ap_return(trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632(
    .ap_ready(trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_ready),
    .a(trunc_ln657_s_reg_3381),
    .b(trunc_ln1287_s_reg_3397),
    .add(trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_add),
    .ap_return(trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639(
    .ap_ready(trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_ready),
    .a(trunc_ln657_142_reg_3407),
    .b(trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_b),
    .add(trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_add),
    .ap_return(trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646(
    .ap_ready(trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_ready),
    .a(trunc_ln657_145_reg_3438),
    .b(trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_b),
    .add(trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_add),
    .ap_return(trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653(
    .ap_ready(trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_ready),
    .a(trunc_ln657_148_reg_3469),
    .b(trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_b),
    .add(trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_add),
    .ap_return(trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660(
    .ap_ready(trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_ready),
    .a(trunc_ln657_151_reg_3500),
    .b(trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_b),
    .add(trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_add),
    .ap_return(trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667(
    .ap_ready(trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_ready),
    .a(trunc_ln657_154_reg_3531),
    .b(trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_b),
    .add(trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_add),
    .ap_return(trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674(
    .ap_ready(trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_ready),
    .a(trunc_ln657_157_reg_3562),
    .b(trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_b),
    .add(trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_add),
    .ap_return(trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681(
    .ap_ready(trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_ready),
    .a(trunc_ln657_160_reg_3593),
    .b(trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_b),
    .add(trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_add),
    .ap_return(trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688(
    .ap_ready(trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_ready),
    .a(trunc_ln657_163_reg_3624),
    .b(trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_b),
    .add(trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_add),
    .ap_return(trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695(
    .ap_ready(trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_ready),
    .a(trunc_ln657_166_reg_3655),
    .b(trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_b),
    .add(trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_add),
    .ap_return(trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702(
    .ap_ready(trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_ready),
    .a(trunc_ln657_169_reg_3686),
    .b(trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_b),
    .add(trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_add),
    .ap_return(trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709(
    .ap_ready(trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_ready),
    .a(trunc_ln657_172_reg_3717),
    .b(trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_b),
    .add(trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_add),
    .ap_return(trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716(
    .ap_ready(trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_ready),
    .a(trunc_ln657_175_reg_3748),
    .b(trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_b),
    .add(trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_add),
    .ap_return(trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723(
    .ap_ready(trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_ready),
    .a(trunc_ln657_178_reg_3779),
    .b(trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_b),
    .add(trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_add),
    .ap_return(trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730(
    .ap_ready(trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_ready),
    .a(trunc_ln657_181_reg_3810),
    .b(trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_b),
    .add(trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_add),
    .ap_return(trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737(
    .ap_ready(trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_ready),
    .a(trunc_ln657_184_reg_3841),
    .b(trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_b),
    .add(trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_add),
    .ap_return(trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744(
    .ap_ready(trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_ready),
    .a(trunc_ln657_187_reg_3872),
    .b(trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_b),
    .add(trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_add),
    .ap_return(trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751(
    .ap_ready(trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_ready),
    .a(trunc_ln657_190_reg_3903),
    .b(trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_b),
    .add(trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_add),
    .ap_return(trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758(
    .ap_ready(trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_ready),
    .a(trunc_ln657_193_reg_3934),
    .b(trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_b),
    .add(trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_add),
    .ap_return(trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765(
    .ap_ready(trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_ready),
    .a(trunc_ln657_196_reg_3965),
    .b(trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_b),
    .add(trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_add),
    .ap_return(trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772(
    .ap_ready(trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_ready),
    .a(trunc_ln657_199_reg_3996),
    .b(trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_b),
    .add(trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_add),
    .ap_return(trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779(
    .ap_ready(trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_ready),
    .a(trunc_ln657_202_reg_4027),
    .b(trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_b),
    .add(trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_add),
    .ap_return(trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786(
    .ap_ready(trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_ready),
    .a(trunc_ln657_205_reg_4058),
    .b(trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_b),
    .add(trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_add),
    .ap_return(trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793(
    .ap_ready(trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_ready),
    .a(trunc_ln657_208_reg_4089),
    .b(trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_b),
    .add(trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_add),
    .ap_return(trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800(
    .ap_ready(trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_ready),
    .a(trunc_ln657_211_reg_4120),
    .b(trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_b),
    .add(trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_add),
    .ap_return(trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807(
    .ap_ready(trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_ready),
    .a(trunc_ln657_214_reg_4151),
    .b(trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_b),
    .add(trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_add),
    .ap_return(trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814(
    .ap_ready(trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_ready),
    .a(trunc_ln657_217_reg_4182),
    .b(trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_b),
    .add(trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_add),
    .ap_return(trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821(
    .ap_ready(trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_ready),
    .a(trunc_ln657_220_reg_4213),
    .b(trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_b),
    .add(trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_add),
    .ap_return(trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828(
    .ap_ready(trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_ready),
    .a(trunc_ln657_223_reg_4244),
    .b(trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_b),
    .add(trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_add),
    .ap_return(trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835(
    .ap_ready(trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_ready),
    .a(trunc_ln657_226_reg_4275),
    .b(trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_b),
    .add(trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_add),
    .ap_return(trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842(
    .ap_ready(trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_ready),
    .a(trunc_ln657_229_reg_4306),
    .b(trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_b),
    .add(trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_add),
    .ap_return(trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849(
    .ap_ready(trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_ready),
    .a(trunc_ln657_232_reg_4337),
    .b(trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_b),
    .add(trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_add),
    .ap_return(trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856(
    .ap_ready(trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_ready),
    .a(trunc_ln657_235_reg_4368),
    .b(trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_b),
    .add(trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_add),
    .ap_return(trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863(
    .ap_ready(trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_ready),
    .a(trunc_ln657_238_reg_4399),
    .b(trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_b),
    .add(trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_add),
    .ap_return(trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870(
    .ap_ready(trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_ready),
    .a(trunc_ln657_241_reg_4430),
    .b(trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_b),
    .add(trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_add),
    .ap_return(trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877(
    .ap_ready(trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_ready),
    .a(trunc_ln657_244_reg_4461),
    .b(trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_b),
    .add(trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_add),
    .ap_return(trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884(
    .ap_ready(trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_ready),
    .a(trunc_ln657_247_reg_4492),
    .b(trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_b),
    .add(trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_add),
    .ap_return(trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891(
    .ap_ready(trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_ready),
    .a(trunc_ln657_250_reg_4523),
    .b(trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_b),
    .add(trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_add),
    .ap_return(trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898(
    .ap_ready(trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_ready),
    .a(trunc_ln657_253_reg_4554),
    .b(trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_b),
    .add(trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_add),
    .ap_return(trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905(
    .ap_ready(trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_ap_ready),
    .a(trunc_ln657_256_reg_4580),
    .b(trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_b),
    .add(trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_add),
    .ap_return(trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912(
    .ap_ready(trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912_ap_ready),
    .a(40'd431777206545),
    .b(38'd254892968643),
    .add(xor_ln182_fu_1372_p2),
    .ap_return(trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921(
    .ap_ready(trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921_ap_ready),
    .a(trunc_ln657_143_reg_3412),
    .b(38'd134678444333),
    .add(xor_ln182_1_fu_1407_p2),
    .ap_return(trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929(
    .ap_ready(trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929_ap_ready),
    .a(trunc_ln657_146_reg_3443),
    .b(38'd68364881238),
    .add(xor_ln182_2_fu_1450_p2),
    .ap_return(trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937(
    .ap_ready(trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937_ap_ready),
    .a(trunc_ln657_149_reg_3474),
    .b(38'd34315103691),
    .add(xor_ln182_3_fu_1493_p2),
    .ap_return(trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945(
    .ap_ready(trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945_ap_ready),
    .a(trunc_ln657_152_reg_3505),
    .b(38'd17174280053),
    .add(xor_ln182_4_fu_1536_p2),
    .ap_return(trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953(
    .ap_ready(trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready),
    .a(trunc_ln657_155_reg_3536),
    .b(38'd8589235644),
    .add(xor_ln182_5_fu_1579_p2),
    .ap_return(trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961(
    .ap_ready(trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready),
    .a(trunc_ln657_158_reg_3567),
    .b(38'd4294879918),
    .add(xor_ln182_6_fu_1622_p2),
    .ap_return(trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969(
    .ap_ready(trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969_ap_ready),
    .a(trunc_ln657_161_reg_3598),
    .b(38'd2147472725),
    .add(xor_ln182_7_fu_1665_p2),
    .ap_return(trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977(
    .ap_ready(trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977_ap_ready),
    .a(trunc_ln657_164_reg_3629),
    .b(38'd1073740459),
    .add(xor_ln182_8_fu_1708_p2),
    .ap_return(trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985(
    .ap_ready(trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985_ap_ready),
    .a(trunc_ln657_167_reg_3660),
    .b(38'd536870741),
    .add(xor_ln182_9_fu_1751_p2),
    .ap_return(trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993(
    .ap_ready(trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993_ap_ready),
    .a(trunc_ln657_170_reg_3691),
    .b(38'd268435435),
    .add(xor_ln182_10_fu_1794_p2),
    .ap_return(trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001(
    .ap_ready(trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_ready),
    .a(trunc_ln657_173_reg_3722),
    .b(38'd134217725),
    .add(xor_ln182_11_fu_1837_p2),
    .ap_return(trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009(
    .ap_ready(trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009_ap_ready),
    .a(trunc_ln657_176_reg_3753),
    .b(38'd67108864),
    .add(xor_ln182_12_fu_1880_p2),
    .ap_return(trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017(
    .ap_ready(trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017_ap_ready),
    .a(trunc_ln657_179_reg_3784),
    .b(38'd33554432),
    .add(xor_ln182_13_fu_1923_p2),
    .ap_return(trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025(
    .ap_ready(trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025_ap_ready),
    .a(trunc_ln657_182_reg_3815),
    .b(38'd16777216),
    .add(xor_ln182_14_fu_1966_p2),
    .ap_return(trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033(
    .ap_ready(trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033_ap_ready),
    .a(trunc_ln657_185_reg_3846),
    .b(38'd8388608),
    .add(xor_ln182_15_fu_2009_p2),
    .ap_return(trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041(
    .ap_ready(trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041_ap_ready),
    .a(trunc_ln657_188_reg_3877),
    .b(38'd4194304),
    .add(xor_ln182_16_fu_2052_p2),
    .ap_return(trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049(
    .ap_ready(trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_ready),
    .a(trunc_ln657_191_reg_3908),
    .b(38'd2097152),
    .add(xor_ln182_17_fu_2095_p2),
    .ap_return(trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057(
    .ap_ready(trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057_ap_ready),
    .a(trunc_ln657_194_reg_3939),
    .b(38'd1048576),
    .add(xor_ln182_18_fu_2138_p2),
    .ap_return(trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065(
    .ap_ready(trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065_ap_ready),
    .a(trunc_ln657_197_reg_3970),
    .b(38'd524288),
    .add(xor_ln182_19_fu_2181_p2),
    .ap_return(trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073(
    .ap_ready(trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073_ap_ready),
    .a(trunc_ln657_200_reg_4001),
    .b(38'd262144),
    .add(xor_ln182_20_fu_2224_p2),
    .ap_return(trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081(
    .ap_ready(trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081_ap_ready),
    .a(trunc_ln657_203_reg_4032),
    .b(38'd131072),
    .add(xor_ln182_21_fu_2267_p2),
    .ap_return(trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089(
    .ap_ready(trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready),
    .a(trunc_ln657_206_reg_4063),
    .b(38'd65536),
    .add(xor_ln182_22_fu_2310_p2),
    .ap_return(trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097(
    .ap_ready(trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready),
    .a(trunc_ln657_209_reg_4094),
    .b(38'd32768),
    .add(xor_ln182_23_fu_2353_p2),
    .ap_return(trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105(
    .ap_ready(trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105_ap_ready),
    .a(trunc_ln657_212_reg_4125),
    .b(38'd16384),
    .add(xor_ln182_24_fu_2396_p2),
    .ap_return(trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113(
    .ap_ready(trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113_ap_ready),
    .a(trunc_ln657_215_reg_4156),
    .b(38'd8192),
    .add(xor_ln182_25_fu_2439_p2),
    .ap_return(trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121(
    .ap_ready(trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121_ap_ready),
    .a(trunc_ln657_218_reg_4187),
    .b(38'd4096),
    .add(xor_ln182_26_fu_2482_p2),
    .ap_return(trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129(
    .ap_ready(trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_ready),
    .a(trunc_ln657_221_reg_4218),
    .b(38'd2048),
    .add(xor_ln182_27_fu_2525_p2),
    .ap_return(trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137(
    .ap_ready(trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137_ap_ready),
    .a(trunc_ln657_224_reg_4249),
    .b(38'd1024),
    .add(xor_ln182_28_fu_2568_p2),
    .ap_return(trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145(
    .ap_ready(trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145_ap_ready),
    .a(trunc_ln657_227_reg_4280),
    .b(38'd512),
    .add(xor_ln182_29_fu_2611_p2),
    .ap_return(trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153(
    .ap_ready(trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153_ap_ready),
    .a(trunc_ln657_230_reg_4311),
    .b(38'd256),
    .add(xor_ln182_30_fu_2654_p2),
    .ap_return(trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161(
    .ap_ready(trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161_ap_ready),
    .a(trunc_ln657_233_reg_4342),
    .b(38'd128),
    .add(xor_ln182_31_fu_2697_p2),
    .ap_return(trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169(
    .ap_ready(trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169_ap_ready),
    .a(trunc_ln657_236_reg_4373),
    .b(38'd64),
    .add(xor_ln182_32_fu_2740_p2),
    .ap_return(trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177(
    .ap_ready(trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_ready),
    .a(trunc_ln657_239_reg_4404),
    .b(38'd32),
    .add(xor_ln182_33_fu_2783_p2),
    .ap_return(trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185(
    .ap_ready(trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185_ap_ready),
    .a(trunc_ln657_242_reg_4435),
    .b(38'd16),
    .add(xor_ln182_34_fu_2826_p2),
    .ap_return(trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193(
    .ap_ready(trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193_ap_ready),
    .a(trunc_ln657_245_reg_4466),
    .b(38'd8),
    .add(xor_ln182_35_fu_2869_p2),
    .ap_return(trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201(
    .ap_ready(trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201_ap_ready),
    .a(trunc_ln657_248_reg_4497),
    .b(38'd4),
    .add(xor_ln182_36_fu_2912_p2),
    .ap_return(trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209(
    .ap_ready(trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209_ap_ready),
    .a(trunc_ln657_251_reg_4528),
    .b(38'd2),
    .add(xor_ln182_37_fu_2955_p2),
    .ap_return(trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217(
    .ap_ready(trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_ready),
    .a(trunc_ln657_254_reg_4559),
    .b(38'd1),
    .add(xor_ln182_38_fu_2998_p2),
    .ap_return(trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225(
    .ap_ready(trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready),
    .a(trunc_ln657_257_reg_4585),
    .b(38'd0),
    .add(trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_add),
    .ap_return(trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return)
);

ufunc_call_f4_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233(
    .ap_ready(trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready),
    .a(trunc_ln657_259_reg_4601),
    .b(38'd0),
    .add(trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_add),
    .ap_return(trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((icmp_ln840_fu_1255_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_328 <= t_in_int_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_328 <= ap_phi_reg_pp0_iter0_retval_0_reg_328;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if (((icmp_ln889_fu_3055_p2 == 1'd1) & (icmp_ln840_reg_3351_pp0_iter43_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter45_retval_0_reg_328 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter45_retval_0_reg_328 <= ap_phi_reg_pp0_iter44_retval_0_reg_328;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter10_retval_0_reg_328 <= ap_phi_reg_pp0_iter9_retval_0_reg_328;
        ap_phi_reg_pp0_iter11_retval_0_reg_328 <= ap_phi_reg_pp0_iter10_retval_0_reg_328;
        ap_phi_reg_pp0_iter12_retval_0_reg_328 <= ap_phi_reg_pp0_iter11_retval_0_reg_328;
        ap_phi_reg_pp0_iter13_retval_0_reg_328 <= ap_phi_reg_pp0_iter12_retval_0_reg_328;
        ap_phi_reg_pp0_iter14_retval_0_reg_328 <= ap_phi_reg_pp0_iter13_retval_0_reg_328;
        ap_phi_reg_pp0_iter15_retval_0_reg_328 <= ap_phi_reg_pp0_iter14_retval_0_reg_328;
        ap_phi_reg_pp0_iter16_retval_0_reg_328 <= ap_phi_reg_pp0_iter15_retval_0_reg_328;
        ap_phi_reg_pp0_iter17_retval_0_reg_328 <= ap_phi_reg_pp0_iter16_retval_0_reg_328;
        ap_phi_reg_pp0_iter18_retval_0_reg_328 <= ap_phi_reg_pp0_iter17_retval_0_reg_328;
        ap_phi_reg_pp0_iter19_retval_0_reg_328 <= ap_phi_reg_pp0_iter18_retval_0_reg_328;
        ap_phi_reg_pp0_iter20_retval_0_reg_328 <= ap_phi_reg_pp0_iter19_retval_0_reg_328;
        ap_phi_reg_pp0_iter21_retval_0_reg_328 <= ap_phi_reg_pp0_iter20_retval_0_reg_328;
        ap_phi_reg_pp0_iter22_retval_0_reg_328 <= ap_phi_reg_pp0_iter21_retval_0_reg_328;
        ap_phi_reg_pp0_iter23_retval_0_reg_328 <= ap_phi_reg_pp0_iter22_retval_0_reg_328;
        ap_phi_reg_pp0_iter24_retval_0_reg_328 <= ap_phi_reg_pp0_iter23_retval_0_reg_328;
        ap_phi_reg_pp0_iter25_retval_0_reg_328 <= ap_phi_reg_pp0_iter24_retval_0_reg_328;
        ap_phi_reg_pp0_iter26_retval_0_reg_328 <= ap_phi_reg_pp0_iter25_retval_0_reg_328;
        ap_phi_reg_pp0_iter27_retval_0_reg_328 <= ap_phi_reg_pp0_iter26_retval_0_reg_328;
        ap_phi_reg_pp0_iter28_retval_0_reg_328 <= ap_phi_reg_pp0_iter27_retval_0_reg_328;
        ap_phi_reg_pp0_iter29_retval_0_reg_328 <= ap_phi_reg_pp0_iter28_retval_0_reg_328;
        ap_phi_reg_pp0_iter2_retval_0_reg_328 <= ap_phi_reg_pp0_iter1_retval_0_reg_328;
        ap_phi_reg_pp0_iter30_retval_0_reg_328 <= ap_phi_reg_pp0_iter29_retval_0_reg_328;
        ap_phi_reg_pp0_iter31_retval_0_reg_328 <= ap_phi_reg_pp0_iter30_retval_0_reg_328;
        ap_phi_reg_pp0_iter32_retval_0_reg_328 <= ap_phi_reg_pp0_iter31_retval_0_reg_328;
        ap_phi_reg_pp0_iter33_retval_0_reg_328 <= ap_phi_reg_pp0_iter32_retval_0_reg_328;
        ap_phi_reg_pp0_iter34_retval_0_reg_328 <= ap_phi_reg_pp0_iter33_retval_0_reg_328;
        ap_phi_reg_pp0_iter35_retval_0_reg_328 <= ap_phi_reg_pp0_iter34_retval_0_reg_328;
        ap_phi_reg_pp0_iter36_retval_0_reg_328 <= ap_phi_reg_pp0_iter35_retval_0_reg_328;
        ap_phi_reg_pp0_iter37_retval_0_reg_328 <= ap_phi_reg_pp0_iter36_retval_0_reg_328;
        ap_phi_reg_pp0_iter38_retval_0_reg_328 <= ap_phi_reg_pp0_iter37_retval_0_reg_328;
        ap_phi_reg_pp0_iter39_retval_0_reg_328 <= ap_phi_reg_pp0_iter38_retval_0_reg_328;
        ap_phi_reg_pp0_iter3_retval_0_reg_328 <= ap_phi_reg_pp0_iter2_retval_0_reg_328;
        ap_phi_reg_pp0_iter40_retval_0_reg_328 <= ap_phi_reg_pp0_iter39_retval_0_reg_328;
        ap_phi_reg_pp0_iter41_retval_0_reg_328 <= ap_phi_reg_pp0_iter40_retval_0_reg_328;
        ap_phi_reg_pp0_iter42_retval_0_reg_328 <= ap_phi_reg_pp0_iter41_retval_0_reg_328;
        ap_phi_reg_pp0_iter43_retval_0_reg_328 <= ap_phi_reg_pp0_iter42_retval_0_reg_328;
        ap_phi_reg_pp0_iter44_retval_0_reg_328 <= ap_phi_reg_pp0_iter43_retval_0_reg_328;
        ap_phi_reg_pp0_iter46_retval_0_reg_328 <= ap_phi_reg_pp0_iter45_retval_0_reg_328;
        ap_phi_reg_pp0_iter47_retval_0_reg_328 <= ap_phi_reg_pp0_iter46_retval_0_reg_328;
        ap_phi_reg_pp0_iter4_retval_0_reg_328 <= ap_phi_reg_pp0_iter3_retval_0_reg_328;
        ap_phi_reg_pp0_iter5_retval_0_reg_328 <= ap_phi_reg_pp0_iter4_retval_0_reg_328;
        ap_phi_reg_pp0_iter6_retval_0_reg_328 <= ap_phi_reg_pp0_iter5_retval_0_reg_328;
        ap_phi_reg_pp0_iter7_retval_0_reg_328 <= ap_phi_reg_pp0_iter6_retval_0_reg_328;
        ap_phi_reg_pp0_iter8_retval_0_reg_328 <= ap_phi_reg_pp0_iter7_retval_0_reg_328;
        ap_phi_reg_pp0_iter9_retval_0_reg_328 <= ap_phi_reg_pp0_iter8_retval_0_reg_328;
        icmp_ln840_reg_3351 <= icmp_ln840_fu_1255_p2;
        icmp_ln840_reg_3351_pp0_iter10_reg <= icmp_ln840_reg_3351_pp0_iter9_reg;
        icmp_ln840_reg_3351_pp0_iter11_reg <= icmp_ln840_reg_3351_pp0_iter10_reg;
        icmp_ln840_reg_3351_pp0_iter12_reg <= icmp_ln840_reg_3351_pp0_iter11_reg;
        icmp_ln840_reg_3351_pp0_iter13_reg <= icmp_ln840_reg_3351_pp0_iter12_reg;
        icmp_ln840_reg_3351_pp0_iter14_reg <= icmp_ln840_reg_3351_pp0_iter13_reg;
        icmp_ln840_reg_3351_pp0_iter15_reg <= icmp_ln840_reg_3351_pp0_iter14_reg;
        icmp_ln840_reg_3351_pp0_iter16_reg <= icmp_ln840_reg_3351_pp0_iter15_reg;
        icmp_ln840_reg_3351_pp0_iter17_reg <= icmp_ln840_reg_3351_pp0_iter16_reg;
        icmp_ln840_reg_3351_pp0_iter18_reg <= icmp_ln840_reg_3351_pp0_iter17_reg;
        icmp_ln840_reg_3351_pp0_iter19_reg <= icmp_ln840_reg_3351_pp0_iter18_reg;
        icmp_ln840_reg_3351_pp0_iter1_reg <= icmp_ln840_reg_3351;
        icmp_ln840_reg_3351_pp0_iter20_reg <= icmp_ln840_reg_3351_pp0_iter19_reg;
        icmp_ln840_reg_3351_pp0_iter21_reg <= icmp_ln840_reg_3351_pp0_iter20_reg;
        icmp_ln840_reg_3351_pp0_iter22_reg <= icmp_ln840_reg_3351_pp0_iter21_reg;
        icmp_ln840_reg_3351_pp0_iter23_reg <= icmp_ln840_reg_3351_pp0_iter22_reg;
        icmp_ln840_reg_3351_pp0_iter24_reg <= icmp_ln840_reg_3351_pp0_iter23_reg;
        icmp_ln840_reg_3351_pp0_iter25_reg <= icmp_ln840_reg_3351_pp0_iter24_reg;
        icmp_ln840_reg_3351_pp0_iter26_reg <= icmp_ln840_reg_3351_pp0_iter25_reg;
        icmp_ln840_reg_3351_pp0_iter27_reg <= icmp_ln840_reg_3351_pp0_iter26_reg;
        icmp_ln840_reg_3351_pp0_iter28_reg <= icmp_ln840_reg_3351_pp0_iter27_reg;
        icmp_ln840_reg_3351_pp0_iter29_reg <= icmp_ln840_reg_3351_pp0_iter28_reg;
        icmp_ln840_reg_3351_pp0_iter2_reg <= icmp_ln840_reg_3351_pp0_iter1_reg;
        icmp_ln840_reg_3351_pp0_iter30_reg <= icmp_ln840_reg_3351_pp0_iter29_reg;
        icmp_ln840_reg_3351_pp0_iter31_reg <= icmp_ln840_reg_3351_pp0_iter30_reg;
        icmp_ln840_reg_3351_pp0_iter32_reg <= icmp_ln840_reg_3351_pp0_iter31_reg;
        icmp_ln840_reg_3351_pp0_iter33_reg <= icmp_ln840_reg_3351_pp0_iter32_reg;
        icmp_ln840_reg_3351_pp0_iter34_reg <= icmp_ln840_reg_3351_pp0_iter33_reg;
        icmp_ln840_reg_3351_pp0_iter35_reg <= icmp_ln840_reg_3351_pp0_iter34_reg;
        icmp_ln840_reg_3351_pp0_iter36_reg <= icmp_ln840_reg_3351_pp0_iter35_reg;
        icmp_ln840_reg_3351_pp0_iter37_reg <= icmp_ln840_reg_3351_pp0_iter36_reg;
        icmp_ln840_reg_3351_pp0_iter38_reg <= icmp_ln840_reg_3351_pp0_iter37_reg;
        icmp_ln840_reg_3351_pp0_iter39_reg <= icmp_ln840_reg_3351_pp0_iter38_reg;
        icmp_ln840_reg_3351_pp0_iter3_reg <= icmp_ln840_reg_3351_pp0_iter2_reg;
        icmp_ln840_reg_3351_pp0_iter40_reg <= icmp_ln840_reg_3351_pp0_iter39_reg;
        icmp_ln840_reg_3351_pp0_iter41_reg <= icmp_ln840_reg_3351_pp0_iter40_reg;
        icmp_ln840_reg_3351_pp0_iter42_reg <= icmp_ln840_reg_3351_pp0_iter41_reg;
        icmp_ln840_reg_3351_pp0_iter43_reg <= icmp_ln840_reg_3351_pp0_iter42_reg;
        icmp_ln840_reg_3351_pp0_iter44_reg <= icmp_ln840_reg_3351_pp0_iter43_reg;
        icmp_ln840_reg_3351_pp0_iter45_reg <= icmp_ln840_reg_3351_pp0_iter44_reg;
        icmp_ln840_reg_3351_pp0_iter46_reg <= icmp_ln840_reg_3351_pp0_iter45_reg;
        icmp_ln840_reg_3351_pp0_iter4_reg <= icmp_ln840_reg_3351_pp0_iter3_reg;
        icmp_ln840_reg_3351_pp0_iter5_reg <= icmp_ln840_reg_3351_pp0_iter4_reg;
        icmp_ln840_reg_3351_pp0_iter6_reg <= icmp_ln840_reg_3351_pp0_iter5_reg;
        icmp_ln840_reg_3351_pp0_iter7_reg <= icmp_ln840_reg_3351_pp0_iter6_reg;
        icmp_ln840_reg_3351_pp0_iter8_reg <= icmp_ln840_reg_3351_pp0_iter7_reg;
        icmp_ln840_reg_3351_pp0_iter9_reg <= icmp_ln840_reg_3351_pp0_iter8_reg;
        icmp_ln889_reg_4619_pp0_iter45_reg <= icmp_ln889_reg_4619;
        icmp_ln889_reg_4619_pp0_iter46_reg <= icmp_ln889_reg_4619_pp0_iter45_reg;
        p_Result_82_reg_4623_pp0_iter45_reg <= p_Result_82_reg_4623;
        p_Result_82_reg_4623_pp0_iter46_reg <= p_Result_82_reg_4623_pp0_iter45_reg;
        sub_ln898_reg_4636_pp0_iter45_reg <= sub_ln898_reg_4636;
        tmp_V_8_reg_4628_pp0_iter45_reg <= tmp_V_8_reg_4628;
        trunc_ln897_reg_4648_pp0_iter45_reg <= trunc_ln897_reg_4648;
        trunc_ln897_reg_4648_pp0_iter46_reg <= trunc_ln897_reg_4648_pp0_iter45_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= ap_phi_mux_retval_0_phi_fu_332_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter43_reg == 1'd0))) begin
        icmp_ln889_reg_4619 <= icmp_ln889_fu_3055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_reg_4619 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter44_reg == 1'd0))) begin
        icmp_ln900_reg_4659 <= icmp_ln900_fu_3138_p2;
        icmp_ln903_reg_4664 <= icmp_ln903_fu_3180_p2;
        icmp_ln908_reg_4669 <= icmp_ln908_fu_3186_p2;
        lsb_index_reg_4653 <= lsb_index_fu_3123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_fu_1255_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        isNeg_reg_3360 <= exp_fu_1265_p2[32'd8];
        p_Result_81_reg_3355 <= p_Result_81_fu_1271_p1;
        ush_reg_3365 <= ush_fu_1293_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_reg_4619_pp0_iter45_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter45_reg == 1'd0))) begin
        m_s_reg_4675 <= {{m_6_fu_3273_p2[40:1]}};
        p_Result_79_reg_4680 <= m_6_fu_3273_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln889_fu_3055_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter43_reg == 1'd0))) begin
        p_Result_82_reg_4623 <= trunc_ln657_260_reg_4611[32'd39];
        sub_ln898_reg_4636 <= sub_ln898_fu_3109_p2;
        tmp_V_8_reg_4628 <= tmp_V_8_fu_3072_p3;
        trunc_ln897_reg_4648 <= trunc_ln897_fu_3119_p1;
        trunc_ln901_reg_4643 <= trunc_ln901_fu_3115_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        r_V_12_reg_3370 <= r_V_12_fu_1329_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        t_in_int_reg <= t_in;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_122_reg_3386 <= trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_return[32'd41];
        trunc_ln1287_s_reg_3397 <= {{trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_return[41:1]}};
        trunc_ln657_s_reg_3381 <= trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_return;
        trunc_ln6_reg_3392 <= {{trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_ap_return[41:1]}};
        trunc_ln_reg_3376 <= trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_123_reg_3417 <= trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_return[32'd41];
        trunc_ln1287_92_reg_3423 <= {{trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_return[41:2]}};
        trunc_ln1287_93_reg_3428 <= {{trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_return[41:2]}};
        trunc_ln657_141_reg_3402 <= trunc_ln657_141_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_350_ap_return;
        trunc_ln657_142_reg_3407 <= trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_ap_return;
        trunc_ln657_143_reg_3412 <= trunc_ln657_143_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_912_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_124_reg_3448 <= trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_return[32'd41];
        trunc_ln1287_94_reg_3454 <= {{trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_return[41:3]}};
        trunc_ln1287_95_reg_3459 <= {{trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_return[41:3]}};
        trunc_ln657_144_reg_3433 <= trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_ap_return;
        trunc_ln657_145_reg_3438 <= trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_ap_return;
        trunc_ln657_146_reg_3443 <= trunc_ln657_146_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_921_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_125_reg_3479 <= trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_return[32'd41];
        trunc_ln1287_96_reg_3485 <= {{trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_return[41:4]}};
        trunc_ln1287_97_reg_3490 <= {{trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_return[41:4]}};
        trunc_ln657_147_reg_3464 <= trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_ap_return;
        trunc_ln657_148_reg_3469 <= trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_ap_return;
        trunc_ln657_149_reg_3474 <= trunc_ln657_149_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_929_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_126_reg_3510 <= trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_return[32'd41];
        trunc_ln1287_98_reg_3516 <= {{trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_return[41:5]}};
        trunc_ln1287_99_reg_3521 <= {{trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_return[41:5]}};
        trunc_ln657_150_reg_3495 <= trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_ap_return;
        trunc_ln657_151_reg_3500 <= trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_ap_return;
        trunc_ln657_152_reg_3505 <= trunc_ln657_152_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_937_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_127_reg_3541 <= trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_return[32'd41];
        trunc_ln1287_100_reg_3547 <= {{trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_return[41:6]}};
        trunc_ln1287_101_reg_3552 <= {{trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_return[41:6]}};
        trunc_ln657_153_reg_3526 <= trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_ap_return;
        trunc_ln657_154_reg_3531 <= trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_ap_return;
        trunc_ln657_155_reg_3536 <= trunc_ln657_155_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_945_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_128_reg_3572 <= trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_return[32'd41];
        trunc_ln1287_102_reg_3578 <= {{trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_return[41:7]}};
        trunc_ln1287_103_reg_3583 <= {{trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_return[41:7]}};
        trunc_ln657_156_reg_3557 <= trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_ap_return;
        trunc_ln657_157_reg_3562 <= trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_ap_return;
        trunc_ln657_158_reg_3567 <= trunc_ln657_158_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_129_reg_3603 <= trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_return[32'd41];
        trunc_ln1287_104_reg_3609 <= {{trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_return[41:8]}};
        trunc_ln1287_105_reg_3614 <= {{trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_return[41:8]}};
        trunc_ln657_159_reg_3588 <= trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_ap_return;
        trunc_ln657_160_reg_3593 <= trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_ap_return;
        trunc_ln657_161_reg_3598 <= trunc_ln657_161_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_130_reg_3634 <= trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_return[32'd41];
        trunc_ln1287_106_reg_3640 <= {{trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_return[41:9]}};
        trunc_ln1287_107_reg_3645 <= {{trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_return[41:9]}};
        trunc_ln657_162_reg_3619 <= trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_ap_return;
        trunc_ln657_163_reg_3624 <= trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_ap_return;
        trunc_ln657_164_reg_3629 <= trunc_ln657_164_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_969_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_131_reg_3665 <= trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_return[32'd41];
        trunc_ln1287_108_reg_3671 <= {{trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_return[41:10]}};
        trunc_ln1287_109_reg_3676 <= {{trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_return[41:10]}};
        trunc_ln657_165_reg_3650 <= trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_ap_return;
        trunc_ln657_166_reg_3655 <= trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_ap_return;
        trunc_ln657_167_reg_3660 <= trunc_ln657_167_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_977_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_132_reg_3696 <= trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_return[32'd41];
        trunc_ln1287_110_reg_3702 <= {{trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_return[41:11]}};
        trunc_ln1287_111_reg_3707 <= {{trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_return[41:11]}};
        trunc_ln657_168_reg_3681 <= trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_ap_return;
        trunc_ln657_169_reg_3686 <= trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_ap_return;
        trunc_ln657_170_reg_3691 <= trunc_ln657_170_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_985_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_133_reg_3727 <= trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_return[32'd41];
        trunc_ln1287_112_reg_3733 <= {{trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_return[41:12]}};
        trunc_ln1287_113_reg_3738 <= {{trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_return[41:12]}};
        trunc_ln657_171_reg_3712 <= trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_ap_return;
        trunc_ln657_172_reg_3717 <= trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_ap_return;
        trunc_ln657_173_reg_3722 <= trunc_ln657_173_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_993_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_134_reg_3758 <= trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_return[32'd41];
        trunc_ln1287_114_reg_3764 <= {{trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_return[41:13]}};
        trunc_ln1287_115_reg_3769 <= {{trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_return[41:13]}};
        trunc_ln657_174_reg_3743 <= trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_ap_return;
        trunc_ln657_175_reg_3748 <= trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_ap_return;
        trunc_ln657_176_reg_3753 <= trunc_ln657_176_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1001_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_135_reg_3789 <= trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_return[32'd41];
        trunc_ln1287_116_reg_3795 <= {{trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_return[41:14]}};
        trunc_ln1287_117_reg_3800 <= {{trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_return[41:14]}};
        trunc_ln657_177_reg_3774 <= trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_ap_return;
        trunc_ln657_178_reg_3779 <= trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_ap_return;
        trunc_ln657_179_reg_3784 <= trunc_ln657_179_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1009_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter15_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_136_reg_3820 <= trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_return[32'd41];
        trunc_ln1287_118_reg_3826 <= {{trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_return[41:15]}};
        trunc_ln1287_119_reg_3831 <= {{trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_return[41:15]}};
        trunc_ln657_180_reg_3805 <= trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_ap_return;
        trunc_ln657_181_reg_3810 <= trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_ap_return;
        trunc_ln657_182_reg_3815 <= trunc_ln657_182_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1017_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_137_reg_3851 <= trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_return[32'd41];
        trunc_ln1287_120_reg_3857 <= {{trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_return[41:16]}};
        trunc_ln1287_121_reg_3862 <= {{trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_return[41:16]}};
        trunc_ln657_183_reg_3836 <= trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_ap_return;
        trunc_ln657_184_reg_3841 <= trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_ap_return;
        trunc_ln657_185_reg_3846 <= trunc_ln657_185_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1025_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter17_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_138_reg_3882 <= trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_return[32'd41];
        trunc_ln1287_122_reg_3888 <= {{trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_return[41:17]}};
        trunc_ln1287_123_reg_3893 <= {{trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_return[41:17]}};
        trunc_ln657_186_reg_3867 <= trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_ap_return;
        trunc_ln657_187_reg_3872 <= trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_ap_return;
        trunc_ln657_188_reg_3877 <= trunc_ln657_188_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1033_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_139_reg_3913 <= trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_return[32'd41];
        trunc_ln1287_124_reg_3919 <= {{trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_return[41:18]}};
        trunc_ln1287_125_reg_3924 <= {{trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_return[41:18]}};
        trunc_ln657_189_reg_3898 <= trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_ap_return;
        trunc_ln657_190_reg_3903 <= trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_ap_return;
        trunc_ln657_191_reg_3908 <= trunc_ln657_191_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1041_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_140_reg_3944 <= trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_return[32'd41];
        trunc_ln1287_126_reg_3950 <= {{trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_return[41:19]}};
        trunc_ln1287_127_reg_3955 <= {{trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_return[41:19]}};
        trunc_ln657_192_reg_3929 <= trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_ap_return;
        trunc_ln657_193_reg_3934 <= trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_ap_return;
        trunc_ln657_194_reg_3939 <= trunc_ln657_194_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1049_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_141_reg_3975 <= trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_return[32'd41];
        trunc_ln1287_128_reg_3981 <= {{trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_return[41:20]}};
        trunc_ln1287_129_reg_3986 <= {{trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_return[41:20]}};
        trunc_ln657_195_reg_3960 <= trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_ap_return;
        trunc_ln657_196_reg_3965 <= trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_ap_return;
        trunc_ln657_197_reg_3970 <= trunc_ln657_197_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1057_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_142_reg_4006 <= trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_return[32'd41];
        trunc_ln1287_130_reg_4012 <= {{trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_return[41:21]}};
        trunc_ln1287_131_reg_4017 <= {{trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_return[41:21]}};
        trunc_ln657_198_reg_3991 <= trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_ap_return;
        trunc_ln657_199_reg_3996 <= trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_ap_return;
        trunc_ln657_200_reg_4001 <= trunc_ln657_200_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1065_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter22_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_143_reg_4037 <= trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_return[32'd41];
        trunc_ln1287_132_reg_4043 <= {{trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_return[41:22]}};
        trunc_ln1287_133_reg_4048 <= {{trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_return[41:22]}};
        trunc_ln657_201_reg_4022 <= trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_ap_return;
        trunc_ln657_202_reg_4027 <= trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_ap_return;
        trunc_ln657_203_reg_4032 <= trunc_ln657_203_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1073_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter23_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_144_reg_4068 <= trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_return[32'd41];
        trunc_ln1287_134_reg_4074 <= {{trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_return[41:23]}};
        trunc_ln1287_135_reg_4079 <= {{trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_return[41:23]}};
        trunc_ln657_204_reg_4053 <= trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_ap_return;
        trunc_ln657_205_reg_4058 <= trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_ap_return;
        trunc_ln657_206_reg_4063 <= trunc_ln657_206_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1081_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter24_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_145_reg_4099 <= trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_return[32'd41];
        trunc_ln1287_136_reg_4105 <= {{trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_return[41:24]}};
        trunc_ln1287_137_reg_4110 <= {{trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_return[41:24]}};
        trunc_ln657_207_reg_4084 <= trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_ap_return;
        trunc_ln657_208_reg_4089 <= trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_ap_return;
        trunc_ln657_209_reg_4094 <= trunc_ln657_209_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter25_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_146_reg_4130 <= trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_return[32'd41];
        trunc_ln1287_138_reg_4136 <= {{trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_return[41:25]}};
        trunc_ln1287_139_reg_4141 <= {{trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_return[41:25]}};
        trunc_ln657_210_reg_4115 <= trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_ap_return;
        trunc_ln657_211_reg_4120 <= trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_ap_return;
        trunc_ln657_212_reg_4125 <= trunc_ln657_212_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_reg_3351_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        tmp_147_reg_4161 <= trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_return[32'd41];
        trunc_ln1287_140_reg_4167 <= {{trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_return[41:26]}};
        trunc_ln1287_141_reg_4172 <= {{trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_return[41:26]}};
        trunc_ln657_213_reg_4146 <= trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_ap_return;
        trunc_ln657_214_reg_4151 <= trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_ap_return;
        trunc_ln657_215_reg_4156 <= trunc_ln657_215_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1105_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter27_reg == 1'd0))) begin
        tmp_148_reg_4192 <= trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_return[32'd41];
        trunc_ln1287_142_reg_4198 <= {{trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_return[41:27]}};
        trunc_ln1287_143_reg_4203 <= {{trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_return[41:27]}};
        trunc_ln657_216_reg_4177 <= trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_ap_return;
        trunc_ln657_217_reg_4182 <= trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_ap_return;
        trunc_ln657_218_reg_4187 <= trunc_ln657_218_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1113_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter28_reg == 1'd0))) begin
        tmp_149_reg_4223 <= trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_return[32'd41];
        trunc_ln1287_144_reg_4229 <= {{trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_return[41:28]}};
        trunc_ln1287_145_reg_4234 <= {{trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_return[41:28]}};
        trunc_ln657_219_reg_4208 <= trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_ap_return;
        trunc_ln657_220_reg_4213 <= trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_ap_return;
        trunc_ln657_221_reg_4218 <= trunc_ln657_221_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1121_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter29_reg == 1'd0))) begin
        tmp_150_reg_4254 <= trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_return[32'd41];
        trunc_ln1287_146_reg_4260 <= {{trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_return[41:29]}};
        trunc_ln1287_147_reg_4265 <= {{trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_return[41:29]}};
        trunc_ln657_222_reg_4239 <= trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_ap_return;
        trunc_ln657_223_reg_4244 <= trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_ap_return;
        trunc_ln657_224_reg_4249 <= trunc_ln657_224_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1129_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter30_reg == 1'd0))) begin
        tmp_151_reg_4285 <= trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_return[32'd41];
        trunc_ln1287_148_reg_4291 <= {{trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_return[41:30]}};
        trunc_ln1287_149_reg_4296 <= {{trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_return[41:30]}};
        trunc_ln657_225_reg_4270 <= trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_ap_return;
        trunc_ln657_226_reg_4275 <= trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_ap_return;
        trunc_ln657_227_reg_4280 <= trunc_ln657_227_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1137_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter31_reg == 1'd0))) begin
        tmp_152_reg_4316 <= trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_return[32'd41];
        trunc_ln1287_150_reg_4322 <= {{trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_return[41:31]}};
        trunc_ln1287_151_reg_4327 <= {{trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_return[41:31]}};
        trunc_ln657_228_reg_4301 <= trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_ap_return;
        trunc_ln657_229_reg_4306 <= trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_ap_return;
        trunc_ln657_230_reg_4311 <= trunc_ln657_230_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1145_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter32_reg == 1'd0))) begin
        tmp_153_reg_4347 <= trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_return[32'd41];
        trunc_ln1287_152_reg_4353 <= {{trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_return[41:32]}};
        trunc_ln1287_153_reg_4358 <= {{trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_return[41:32]}};
        trunc_ln657_231_reg_4332 <= trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_ap_return;
        trunc_ln657_232_reg_4337 <= trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_ap_return;
        trunc_ln657_233_reg_4342 <= trunc_ln657_233_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1153_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter33_reg == 1'd0))) begin
        tmp_154_reg_4378 <= trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_return[32'd41];
        trunc_ln1287_154_reg_4384 <= {{trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_return[41:33]}};
        trunc_ln1287_155_reg_4389 <= {{trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_return[41:33]}};
        trunc_ln657_234_reg_4363 <= trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_ap_return;
        trunc_ln657_235_reg_4368 <= trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_ap_return;
        trunc_ln657_236_reg_4373 <= trunc_ln657_236_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1161_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter34_reg == 1'd0))) begin
        tmp_155_reg_4409 <= trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_return[32'd41];
        trunc_ln1287_156_reg_4415 <= {{trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_return[41:34]}};
        trunc_ln1287_157_reg_4420 <= {{trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_return[41:34]}};
        trunc_ln657_237_reg_4394 <= trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_ap_return;
        trunc_ln657_238_reg_4399 <= trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_ap_return;
        trunc_ln657_239_reg_4404 <= trunc_ln657_239_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1169_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter35_reg == 1'd0))) begin
        tmp_156_reg_4440 <= trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_return[32'd41];
        trunc_ln1287_158_reg_4446 <= {{trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_return[41:35]}};
        trunc_ln1287_159_reg_4451 <= {{trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_return[41:35]}};
        trunc_ln657_240_reg_4425 <= trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_ap_return;
        trunc_ln657_241_reg_4430 <= trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_ap_return;
        trunc_ln657_242_reg_4435 <= trunc_ln657_242_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1177_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter36_reg == 1'd0))) begin
        tmp_157_reg_4471 <= trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_return[32'd41];
        trunc_ln1287_160_reg_4477 <= {{trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_return[41:36]}};
        trunc_ln1287_161_reg_4482 <= {{trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_return[41:36]}};
        trunc_ln657_243_reg_4456 <= trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_ap_return;
        trunc_ln657_244_reg_4461 <= trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_ap_return;
        trunc_ln657_245_reg_4466 <= trunc_ln657_245_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1185_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter37_reg == 1'd0))) begin
        tmp_158_reg_4502 <= trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_return[32'd41];
        trunc_ln1287_162_reg_4508 <= {{trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_return[41:37]}};
        trunc_ln1287_163_reg_4513 <= {{trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_return[41:37]}};
        trunc_ln657_246_reg_4487 <= trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_ap_return;
        trunc_ln657_247_reg_4492 <= trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_ap_return;
        trunc_ln657_248_reg_4497 <= trunc_ln657_248_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1193_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter38_reg == 1'd0))) begin
        tmp_159_reg_4533 <= trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_return[32'd41];
        trunc_ln1287_164_reg_4539 <= {{trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_return[41:38]}};
        trunc_ln1287_165_reg_4544 <= {{trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_return[41:38]}};
        trunc_ln657_249_reg_4518 <= trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_ap_return;
        trunc_ln657_250_reg_4523 <= trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_ap_return;
        trunc_ln657_251_reg_4528 <= trunc_ln657_251_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1201_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter39_reg == 1'd0))) begin
        tmp_160_reg_4564 <= trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_return[32'd41];
        trunc_ln1287_166_reg_4570 <= {{trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_return[41:39]}};
        trunc_ln1287_167_reg_4575 <= {{trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_return[41:39]}};
        trunc_ln657_252_reg_4549 <= trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_ap_return;
        trunc_ln657_253_reg_4554 <= trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_ap_return;
        trunc_ln657_254_reg_4559 <= trunc_ln657_254_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1209_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter40_reg == 1'd0))) begin
        tmp_161_reg_4590 <= trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_return[32'd41];
        trunc_ln1287_168_reg_4596 <= {{trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_ap_return[41:40]}};
        trunc_ln657_256_reg_4580 <= trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_ap_return;
        trunc_ln657_257_reg_4585 <= trunc_ln657_257_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1217_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter41_reg == 1'd0))) begin
        tmp_162_reg_4606 <= trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_ap_return[32'd41];
        trunc_ln657_259_reg_4601 <= trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln840_reg_3351_pp0_iter42_reg == 1'd0))) begin
        trunc_ln657_260_reg_4611 <= trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return;
    end
end

always @ (*) begin
    if (((icmp_ln889_reg_4619_pp0_iter46_reg == 1'd0) & (icmp_ln840_reg_3351_pp0_iter46_reg == 1'd0))) begin
        ap_phi_mux_retval_0_phi_fu_332_p6 = bitcast_ln698_fu_3341_p1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_332_p6 = ap_phi_reg_pp0_iter47_retval_0_reg_328;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = ap_phi_mux_retval_0_phi_fu_332_p6;
    end
end

assign LD_fu_3337_p1 = p_Result_85_fu_3325_p5[31:0];

assign X_V_fu_1301_p4 = {{{{1'd1}, {p_Result_81_reg_3355}}}, {16'd0}};

assign add_ln908_fu_3237_p2 = ($signed(sub_ln898_reg_4636_pp0_iter45_reg) + $signed(32'd4294967271));

assign add_ln918_fu_3312_p2 = (sub_ln918_fu_3307_p2 + select_ln897_fu_3300_p3);

assign and_ln903_4_fu_3211_p2 = (xor_ln903_fu_3199_p2 & p_Result_84_fu_3205_p3);

assign and_ln903_fu_3175_p2 = (tmp_V_8_reg_4628 & or_ln903_3_fu_3169_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter39 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter40 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter41 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter42 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter43 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter44 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter45 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter46 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_phi_reg_pp0_iter0_retval_0_reg_328 = 'bx;

assign bitcast_ln698_fu_3341_p1 = LD_fu_3337_p1;

assign data_V_fu_1241_p1 = t_in_int_reg;

assign exp_fu_1265_p2 = ($signed(zext_ln341_fu_1261_p1) + $signed(9'd385));

assign icmp_ln840_fu_1255_p2 = ((tmp_167_fu_1245_p4 < 8'd116) ? 1'b1 : 1'b0);

assign icmp_ln889_fu_3055_p2 = ((trunc_ln657_260_reg_4611 == 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln900_fu_3138_p2 = (($signed(tmp_164_fu_3128_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln903_fu_3180_p2 = ((and_ln903_fu_3175_p2 != 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln908_fu_3186_p2 = (($signed(lsb_index_fu_3123_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_1275_p3 = exp_fu_1265_p2[32'd8];

assign l_fu_3105_p1 = tmp_fu_3097_p3[31:0];

assign lsb_index_fu_3123_p2 = ($signed(sub_ln898_reg_4636) + $signed(32'd4294967272));

assign lshr_ln901_fu_3153_p2 = 40'd1099511627775 >> zext_ln901_fu_3149_p1;

assign lshr_ln908_fu_3246_p2 = tmp_V_8_reg_4628_pp0_iter45_reg >> zext_ln908_fu_3242_p1;

assign m_6_fu_3273_p2 = (zext_ln905_fu_3265_p1 + zext_ln915_fu_3269_p1);

assign m_fu_3258_p3 = ((icmp_ln908_reg_4669[0:0] == 1'b1) ? lshr_ln908_fu_3246_p2 : shl_ln909_fu_3226_p2);

assign or_ln903_3_fu_3169_p2 = (shl_ln903_fu_3163_p2 | lshr_ln901_fu_3153_p2);

assign p_Result_81_fu_1271_p1 = data_V_fu_1241_p1[22:0];

assign p_Result_82_fu_3060_p3 = trunc_ln657_260_reg_4611[32'd39];

assign p_Result_83_fu_3089_p3 = {{24'd16777215}, {p_Result_s_fu_3079_p4}};

assign p_Result_84_fu_3205_p3 = tmp_V_8_reg_4628_pp0_iter45_reg[lsb_index_reg_4653];

assign p_Result_85_fu_3325_p5 = {{zext_ln905_4_fu_3297_p1[63:32]}, {tmp_s_fu_3318_p3}, {zext_ln905_4_fu_3297_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_8_fu_3072_p3) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            p_Result_s_fu_3079_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_3079_p4[ap_tvar_int_0] = tmp_V_8_fu_3072_p3[39 - ap_tvar_int_0];
        end
    end
end

assign r_V_10_fu_1323_p2 = X_V_fu_1301_p4 << sh_prom_i_i16_cast_cast_cast_cast_fu_1313_p1;

assign r_V_12_fu_1329_p3 = ((isNeg_reg_3360[0:0] == 1'b1) ? r_V_fu_1317_p2 : r_V_10_fu_1323_p2);

assign r_V_fu_1317_p2 = X_V_fu_1301_p4 >> sh_prom_i_i16_cast_cast_cast_cast_fu_1313_p1;

assign select_ln897_fu_3300_p3 = ((p_Result_79_reg_4680[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln900_fu_3231_p3 = ((icmp_ln900_reg_4659[0:0] == 1'b1) ? icmp_ln903_reg_4664 : p_Result_84_fu_3205_p3);

assign select_ln908_fu_3251_p3 = ((icmp_ln908_reg_4669[0:0] == 1'b1) ? select_ln900_fu_3231_p3 : and_ln903_4_fu_3211_p2);

assign sext_ln1311_fu_1289_p1 = $signed(sub_ln1311_fu_1283_p2);

assign sh_prom_i_i16_cast_cast_cast_cast_fu_1313_p1 = $unsigned(sh_prom_i_i16_cast_cast_cast_fu_1310_p1);

assign sh_prom_i_i16_cast_cast_cast_fu_1310_p1 = $signed(ush_reg_3365);

assign shl_ln903_fu_3163_p2 = 40'd1 << zext_ln903_fu_3159_p1;

assign shl_ln909_fu_3226_p2 = tmp_V_8_reg_4628_pp0_iter45_reg << zext_ln909_fu_3222_p1;

assign sub_ln1311_fu_1283_p2 = (8'd127 - tmp_167_fu_1245_p4);

assign sub_ln898_fu_3109_p2 = (32'd40 - l_fu_3105_p1);

assign sub_ln901_fu_3144_p2 = (6'd1 - trunc_ln901_reg_4643);

assign sub_ln909_fu_3217_p2 = (32'd25 - sub_ln898_reg_4636_pp0_iter45_reg);

assign sub_ln918_fu_3307_p2 = (8'd1 - trunc_ln897_reg_4648_pp0_iter46_reg);

assign tmp_164_fu_3128_p4 = {{lsb_index_fu_3123_p2[31:1]}};

assign tmp_165_fu_3192_p3 = lsb_index_reg_4653[32'd31];

assign tmp_167_fu_1245_p4 = {{data_V_fu_1241_p1[30:23]}};

assign tmp_V_8_fu_3072_p3 = ((p_Result_82_fu_3060_p3[0:0] == 1'b1) ? tmp_V_fu_3067_p2 : trunc_ln657_260_reg_4611);

assign tmp_V_fu_3067_p2 = (40'd0 - trunc_ln657_260_reg_4611);


always @ (p_Result_83_fu_3089_p3) begin
    if (p_Result_83_fu_3089_p3[0] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd0;
    end else if (p_Result_83_fu_3089_p3[1] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd1;
    end else if (p_Result_83_fu_3089_p3[2] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd2;
    end else if (p_Result_83_fu_3089_p3[3] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd3;
    end else if (p_Result_83_fu_3089_p3[4] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd4;
    end else if (p_Result_83_fu_3089_p3[5] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd5;
    end else if (p_Result_83_fu_3089_p3[6] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd6;
    end else if (p_Result_83_fu_3089_p3[7] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd7;
    end else if (p_Result_83_fu_3089_p3[8] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd8;
    end else if (p_Result_83_fu_3089_p3[9] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd9;
    end else if (p_Result_83_fu_3089_p3[10] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd10;
    end else if (p_Result_83_fu_3089_p3[11] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd11;
    end else if (p_Result_83_fu_3089_p3[12] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd12;
    end else if (p_Result_83_fu_3089_p3[13] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd13;
    end else if (p_Result_83_fu_3089_p3[14] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd14;
    end else if (p_Result_83_fu_3089_p3[15] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd15;
    end else if (p_Result_83_fu_3089_p3[16] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd16;
    end else if (p_Result_83_fu_3089_p3[17] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd17;
    end else if (p_Result_83_fu_3089_p3[18] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd18;
    end else if (p_Result_83_fu_3089_p3[19] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd19;
    end else if (p_Result_83_fu_3089_p3[20] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd20;
    end else if (p_Result_83_fu_3089_p3[21] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd21;
    end else if (p_Result_83_fu_3089_p3[22] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd22;
    end else if (p_Result_83_fu_3089_p3[23] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd23;
    end else if (p_Result_83_fu_3089_p3[24] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd24;
    end else if (p_Result_83_fu_3089_p3[25] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd25;
    end else if (p_Result_83_fu_3089_p3[26] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd26;
    end else if (p_Result_83_fu_3089_p3[27] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd27;
    end else if (p_Result_83_fu_3089_p3[28] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd28;
    end else if (p_Result_83_fu_3089_p3[29] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd29;
    end else if (p_Result_83_fu_3089_p3[30] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd30;
    end else if (p_Result_83_fu_3089_p3[31] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd31;
    end else if (p_Result_83_fu_3089_p3[32] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd32;
    end else if (p_Result_83_fu_3089_p3[33] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd33;
    end else if (p_Result_83_fu_3089_p3[34] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd34;
    end else if (p_Result_83_fu_3089_p3[35] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd35;
    end else if (p_Result_83_fu_3089_p3[36] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd36;
    end else if (p_Result_83_fu_3089_p3[37] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd37;
    end else if (p_Result_83_fu_3089_p3[38] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd38;
    end else if (p_Result_83_fu_3089_p3[39] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd39;
    end else if (p_Result_83_fu_3089_p3[40] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd40;
    end else if (p_Result_83_fu_3089_p3[41] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd41;
    end else if (p_Result_83_fu_3089_p3[42] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd42;
    end else if (p_Result_83_fu_3089_p3[43] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd43;
    end else if (p_Result_83_fu_3089_p3[44] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd44;
    end else if (p_Result_83_fu_3089_p3[45] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd45;
    end else if (p_Result_83_fu_3089_p3[46] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd46;
    end else if (p_Result_83_fu_3089_p3[47] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd47;
    end else if (p_Result_83_fu_3089_p3[48] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd48;
    end else if (p_Result_83_fu_3089_p3[49] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd49;
    end else if (p_Result_83_fu_3089_p3[50] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd50;
    end else if (p_Result_83_fu_3089_p3[51] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd51;
    end else if (p_Result_83_fu_3089_p3[52] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd52;
    end else if (p_Result_83_fu_3089_p3[53] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd53;
    end else if (p_Result_83_fu_3089_p3[54] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd54;
    end else if (p_Result_83_fu_3089_p3[55] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd55;
    end else if (p_Result_83_fu_3089_p3[56] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd56;
    end else if (p_Result_83_fu_3089_p3[57] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd57;
    end else if (p_Result_83_fu_3089_p3[58] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd58;
    end else if (p_Result_83_fu_3089_p3[59] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd59;
    end else if (p_Result_83_fu_3089_p3[60] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd60;
    end else if (p_Result_83_fu_3089_p3[61] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd61;
    end else if (p_Result_83_fu_3089_p3[62] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd62;
    end else if (p_Result_83_fu_3089_p3[63] == 1'b1) begin
        tmp_fu_3097_p3 = 64'd63;
    end else begin
        tmp_fu_3097_p3 = 64'd64;
    end
end

assign tmp_s_fu_3318_p3 = {{p_Result_82_reg_4623_pp0_iter46_reg}, {add_ln918_fu_3312_p2}};

assign trunc_ln657_142_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_632_add = tmp_122_reg_3386;

assign trunc_ln657_144_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_357_b = $signed(trunc_ln1287_92_reg_3423);

assign trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_add = tmp_123_reg_3417;

assign trunc_ln657_145_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_639_b = $signed(trunc_ln1287_93_reg_3428);

assign trunc_ln657_147_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_364_b = $signed(trunc_ln1287_94_reg_3454);

assign trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_add = tmp_124_reg_3448;

assign trunc_ln657_148_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_646_b = $signed(trunc_ln1287_95_reg_3459);

assign trunc_ln657_150_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_371_b = $signed(trunc_ln1287_96_reg_3485);

assign trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_add = tmp_125_reg_3479;

assign trunc_ln657_151_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_653_b = $signed(trunc_ln1287_97_reg_3490);

assign trunc_ln657_153_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_378_b = $signed(trunc_ln1287_98_reg_3516);

assign trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_add = tmp_126_reg_3510;

assign trunc_ln657_154_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_660_b = $signed(trunc_ln1287_99_reg_3521);

assign trunc_ln657_156_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_385_b = $signed(trunc_ln1287_100_reg_3547);

assign trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_add = tmp_127_reg_3541;

assign trunc_ln657_157_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_667_b = $signed(trunc_ln1287_101_reg_3552);

assign trunc_ln657_159_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_392_b = $signed(trunc_ln1287_102_reg_3578);

assign trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_add = tmp_128_reg_3572;

assign trunc_ln657_160_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_674_b = $signed(trunc_ln1287_103_reg_3583);

assign trunc_ln657_162_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_399_b = $signed(trunc_ln1287_104_reg_3609);

assign trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_add = tmp_129_reg_3603;

assign trunc_ln657_163_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_681_b = $signed(trunc_ln1287_105_reg_3614);

assign trunc_ln657_165_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_406_b = $signed(trunc_ln1287_106_reg_3640);

assign trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_add = tmp_130_reg_3634;

assign trunc_ln657_166_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_688_b = $signed(trunc_ln1287_107_reg_3645);

assign trunc_ln657_168_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_413_b = $signed(trunc_ln1287_108_reg_3671);

assign trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_add = tmp_131_reg_3665;

assign trunc_ln657_169_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_695_b = $signed(trunc_ln1287_109_reg_3676);

assign trunc_ln657_171_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_420_b = $signed(trunc_ln1287_110_reg_3702);

assign trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_add = tmp_132_reg_3696;

assign trunc_ln657_172_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_702_b = $signed(trunc_ln1287_111_reg_3707);

assign trunc_ln657_174_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_427_b = $signed(trunc_ln1287_112_reg_3733);

assign trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_add = tmp_133_reg_3727;

assign trunc_ln657_175_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_709_b = $signed(trunc_ln1287_113_reg_3738);

assign trunc_ln657_177_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_434_b = $signed(trunc_ln1287_114_reg_3764);

assign trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_add = tmp_134_reg_3758;

assign trunc_ln657_178_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_716_b = $signed(trunc_ln1287_115_reg_3769);

assign trunc_ln657_180_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_441_b = $signed(trunc_ln1287_116_reg_3795);

assign trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_add = tmp_135_reg_3789;

assign trunc_ln657_181_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_723_b = $signed(trunc_ln1287_117_reg_3800);

assign trunc_ln657_183_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_448_b = $signed(trunc_ln1287_118_reg_3826);

assign trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_add = tmp_136_reg_3820;

assign trunc_ln657_184_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_730_b = $signed(trunc_ln1287_119_reg_3831);

assign trunc_ln657_186_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_455_b = $signed(trunc_ln1287_120_reg_3857);

assign trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_add = tmp_137_reg_3851;

assign trunc_ln657_187_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_737_b = $signed(trunc_ln1287_121_reg_3862);

assign trunc_ln657_189_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_462_b = $signed(trunc_ln1287_122_reg_3888);

assign trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_add = tmp_138_reg_3882;

assign trunc_ln657_190_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_744_b = $signed(trunc_ln1287_123_reg_3893);

assign trunc_ln657_192_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_469_b = $signed(trunc_ln1287_124_reg_3919);

assign trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_add = tmp_139_reg_3913;

assign trunc_ln657_193_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_751_b = $signed(trunc_ln1287_125_reg_3924);

assign trunc_ln657_195_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_476_b = $signed(trunc_ln1287_126_reg_3950);

assign trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_add = tmp_140_reg_3944;

assign trunc_ln657_196_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_758_b = $signed(trunc_ln1287_127_reg_3955);

assign trunc_ln657_198_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_483_b = $signed(trunc_ln1287_128_reg_3981);

assign trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_add = tmp_141_reg_3975;

assign trunc_ln657_199_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_765_b = $signed(trunc_ln1287_129_reg_3986);

assign trunc_ln657_201_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_490_b = $signed(trunc_ln1287_130_reg_4012);

assign trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_add = tmp_142_reg_4006;

assign trunc_ln657_202_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_772_b = $signed(trunc_ln1287_131_reg_4017);

assign trunc_ln657_204_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_497_b = $signed(trunc_ln1287_132_reg_4043);

assign trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_add = tmp_143_reg_4037;

assign trunc_ln657_205_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_779_b = $signed(trunc_ln1287_133_reg_4048);

assign trunc_ln657_207_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_504_b = $signed(trunc_ln1287_134_reg_4074);

assign trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_add = tmp_144_reg_4068;

assign trunc_ln657_208_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_786_b = $signed(trunc_ln1287_135_reg_4079);

assign trunc_ln657_210_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_511_b = $signed(trunc_ln1287_136_reg_4105);

assign trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_add = tmp_145_reg_4099;

assign trunc_ln657_211_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_793_b = $signed(trunc_ln1287_137_reg_4110);

assign trunc_ln657_213_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_518_b = $signed(trunc_ln1287_138_reg_4136);

assign trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_add = tmp_146_reg_4130;

assign trunc_ln657_214_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_800_b = $signed(trunc_ln1287_139_reg_4141);

assign trunc_ln657_216_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_525_b = $signed(trunc_ln1287_140_reg_4167);

assign trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_add = tmp_147_reg_4161;

assign trunc_ln657_217_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_807_b = $signed(trunc_ln1287_141_reg_4172);

assign trunc_ln657_219_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_532_b = $signed(trunc_ln1287_142_reg_4198);

assign trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_add = tmp_148_reg_4192;

assign trunc_ln657_220_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_814_b = $signed(trunc_ln1287_143_reg_4203);

assign trunc_ln657_222_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_539_b = $signed(trunc_ln1287_144_reg_4229);

assign trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_add = tmp_149_reg_4223;

assign trunc_ln657_223_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_821_b = $signed(trunc_ln1287_145_reg_4234);

assign trunc_ln657_225_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_546_b = $signed(trunc_ln1287_146_reg_4260);

assign trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_add = tmp_150_reg_4254;

assign trunc_ln657_226_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_828_b = $signed(trunc_ln1287_147_reg_4265);

assign trunc_ln657_228_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_553_b = $signed(trunc_ln1287_148_reg_4291);

assign trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_add = tmp_151_reg_4285;

assign trunc_ln657_229_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_835_b = $signed(trunc_ln1287_149_reg_4296);

assign trunc_ln657_231_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_560_b = $signed(trunc_ln1287_150_reg_4322);

assign trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_add = tmp_152_reg_4316;

assign trunc_ln657_232_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_842_b = $signed(trunc_ln1287_151_reg_4327);

assign trunc_ln657_234_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_567_b = $signed(trunc_ln1287_152_reg_4353);

assign trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_add = tmp_153_reg_4347;

assign trunc_ln657_235_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_849_b = $signed(trunc_ln1287_153_reg_4358);

assign trunc_ln657_237_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_574_b = $signed(trunc_ln1287_154_reg_4384);

assign trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_add = tmp_154_reg_4378;

assign trunc_ln657_238_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_856_b = $signed(trunc_ln1287_155_reg_4389);

assign trunc_ln657_240_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_581_b = $signed(trunc_ln1287_156_reg_4415);

assign trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_add = tmp_155_reg_4409;

assign trunc_ln657_241_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_863_b = $signed(trunc_ln1287_157_reg_4420);

assign trunc_ln657_243_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_588_b = $signed(trunc_ln1287_158_reg_4446);

assign trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_add = tmp_156_reg_4440;

assign trunc_ln657_244_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_870_b = $signed(trunc_ln1287_159_reg_4451);

assign trunc_ln657_246_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_595_b = $signed(trunc_ln1287_160_reg_4477);

assign trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_add = tmp_157_reg_4471;

assign trunc_ln657_247_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_877_b = $signed(trunc_ln1287_161_reg_4482);

assign trunc_ln657_249_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_602_b = $signed(trunc_ln1287_162_reg_4508);

assign trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_add = tmp_158_reg_4502;

assign trunc_ln657_250_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_884_b = $signed(trunc_ln1287_163_reg_4513);

assign trunc_ln657_252_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_609_b = $signed(trunc_ln1287_164_reg_4539);

assign trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_add = tmp_159_reg_4533;

assign trunc_ln657_253_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_891_b = $signed(trunc_ln1287_165_reg_4544);

assign trunc_ln657_255_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_616_b = $signed(trunc_ln1287_166_reg_4570);

assign trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_add = tmp_160_reg_4564;

assign trunc_ln657_256_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_898_b = $signed(trunc_ln1287_167_reg_4575);

assign trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_add = tmp_161_reg_4590;

assign trunc_ln657_258_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_905_b = $signed(trunc_ln1287_168_reg_4596);

assign trunc_ln657_259_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_add = (tmp_161_reg_4590 ^ 1'd1);

assign trunc_ln657_260_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_add = (tmp_162_reg_4606 ^ 1'd1);

assign trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_a = r_V_12_reg_3370;

assign trunc_ln657_s_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_bool_s_fu_623_add = 1'd0;

assign trunc_ln897_fu_3119_p1 = tmp_fu_3097_p3[7:0];

assign trunc_ln901_fu_3115_p1 = sub_ln898_fu_3109_p2[5:0];

assign trunc_ln_addsub_0_0_ap_fixed_42_3_5_3_0_ap_fixed_42_3_5_3_0_ap_uint_1_s_fu_341_b = r_V_12_reg_3370;

assign ush_fu_1293_p3 = ((isNeg_fu_1275_p3[0:0] == 1'b1) ? sext_ln1311_fu_1289_p1 : exp_fu_1265_p2);

assign xor_ln182_10_fu_1794_p2 = (tmp_132_reg_3696 ^ 1'd1);

assign xor_ln182_11_fu_1837_p2 = (tmp_133_reg_3727 ^ 1'd1);

assign xor_ln182_12_fu_1880_p2 = (tmp_134_reg_3758 ^ 1'd1);

assign xor_ln182_13_fu_1923_p2 = (tmp_135_reg_3789 ^ 1'd1);

assign xor_ln182_14_fu_1966_p2 = (tmp_136_reg_3820 ^ 1'd1);

assign xor_ln182_15_fu_2009_p2 = (tmp_137_reg_3851 ^ 1'd1);

assign xor_ln182_16_fu_2052_p2 = (tmp_138_reg_3882 ^ 1'd1);

assign xor_ln182_17_fu_2095_p2 = (tmp_139_reg_3913 ^ 1'd1);

assign xor_ln182_18_fu_2138_p2 = (tmp_140_reg_3944 ^ 1'd1);

assign xor_ln182_19_fu_2181_p2 = (tmp_141_reg_3975 ^ 1'd1);

assign xor_ln182_1_fu_1407_p2 = (tmp_123_reg_3417 ^ 1'd1);

assign xor_ln182_20_fu_2224_p2 = (tmp_142_reg_4006 ^ 1'd1);

assign xor_ln182_21_fu_2267_p2 = (tmp_143_reg_4037 ^ 1'd1);

assign xor_ln182_22_fu_2310_p2 = (tmp_144_reg_4068 ^ 1'd1);

assign xor_ln182_23_fu_2353_p2 = (tmp_145_reg_4099 ^ 1'd1);

assign xor_ln182_24_fu_2396_p2 = (tmp_146_reg_4130 ^ 1'd1);

assign xor_ln182_25_fu_2439_p2 = (tmp_147_reg_4161 ^ 1'd1);

assign xor_ln182_26_fu_2482_p2 = (tmp_148_reg_4192 ^ 1'd1);

assign xor_ln182_27_fu_2525_p2 = (tmp_149_reg_4223 ^ 1'd1);

assign xor_ln182_28_fu_2568_p2 = (tmp_150_reg_4254 ^ 1'd1);

assign xor_ln182_29_fu_2611_p2 = (tmp_151_reg_4285 ^ 1'd1);

assign xor_ln182_2_fu_1450_p2 = (tmp_124_reg_3448 ^ 1'd1);

assign xor_ln182_30_fu_2654_p2 = (tmp_152_reg_4316 ^ 1'd1);

assign xor_ln182_31_fu_2697_p2 = (tmp_153_reg_4347 ^ 1'd1);

assign xor_ln182_32_fu_2740_p2 = (tmp_154_reg_4378 ^ 1'd1);

assign xor_ln182_33_fu_2783_p2 = (tmp_155_reg_4409 ^ 1'd1);

assign xor_ln182_34_fu_2826_p2 = (tmp_156_reg_4440 ^ 1'd1);

assign xor_ln182_35_fu_2869_p2 = (tmp_157_reg_4471 ^ 1'd1);

assign xor_ln182_36_fu_2912_p2 = (tmp_158_reg_4502 ^ 1'd1);

assign xor_ln182_37_fu_2955_p2 = (tmp_159_reg_4533 ^ 1'd1);

assign xor_ln182_38_fu_2998_p2 = (tmp_160_reg_4564 ^ 1'd1);

assign xor_ln182_3_fu_1493_p2 = (tmp_125_reg_3479 ^ 1'd1);

assign xor_ln182_4_fu_1536_p2 = (tmp_126_reg_3510 ^ 1'd1);

assign xor_ln182_5_fu_1579_p2 = (tmp_127_reg_3541 ^ 1'd1);

assign xor_ln182_6_fu_1622_p2 = (tmp_128_reg_3572 ^ 1'd1);

assign xor_ln182_7_fu_1665_p2 = (tmp_129_reg_3603 ^ 1'd1);

assign xor_ln182_8_fu_1708_p2 = (tmp_130_reg_3634 ^ 1'd1);

assign xor_ln182_9_fu_1751_p2 = (tmp_131_reg_3665 ^ 1'd1);

assign xor_ln182_fu_1372_p2 = (tmp_122_reg_3386 ^ 1'd1);

assign xor_ln903_fu_3199_p2 = (tmp_165_fu_3192_p3 ^ 1'd1);

assign zext_ln341_fu_1261_p1 = tmp_167_fu_1245_p4;

assign zext_ln901_fu_3149_p1 = sub_ln901_fu_3144_p2;

assign zext_ln903_fu_3159_p1 = lsb_index_fu_3123_p2;

assign zext_ln905_4_fu_3297_p1 = m_s_reg_4675;

assign zext_ln905_fu_3265_p1 = m_fu_3258_p3;

assign zext_ln908_fu_3242_p1 = add_ln908_fu_3237_p2;

assign zext_ln909_fu_3222_p1 = sub_ln909_fu_3217_p2;

assign zext_ln915_fu_3269_p1 = select_ln908_fu_3251_p3;

endmodule //ufunc_call_f4_atan_generic_float_s
