EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +1V8
#
DEF +1V8 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+1V8" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +1V8 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# +5V
#
DEF +5V #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+5V" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +5V 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# AT24CS64-SSHM
#
DEF AT24CS64-SSHM IC 0 40 Y Y 1 F N
F0 "IC" -200 250 50 H V C CNN
F1 "AT24CS64-SSHM" 300 -300 50 H V C CNN
F2 "SO8" 0 0 50 H V C CIN
F3 "" 0 0 50 H V C CNN
$FPLIST
 SO8*
$ENDFPLIST
DRAW
S -250 200 250 -250 0 1 10 f
X A0 1 -400 150 150 R 40 40 1 1 I
X A1 2 -400 50 150 R 40 40 1 1 I
X A2 3 -400 -50 150 R 40 40 1 1 I
X GND 4 0 -400 150 U 40 40 1 1 W
X SDA 5 400 100 150 L 40 40 1 1 B
X SCL 6 400 -50 150 L 40 40 1 1 I
X WP 7 -400 -200 150 R 40 40 1 1 I
X VCC 8 0 350 150 D 40 40 1 1 W
ENDDRAW
ENDDEF
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X01
#
DEF CONN_01X01 P 0 40 Y N 1 F N
F0 "P" 0 100 50 H V C CNN
F1 "CONN_01X01" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X01
 Pin_Header_Angled_1X01
 Socket_Strip_Straight_1X01
 Socket_Strip_Angled_1X01
$ENDFPLIST
DRAW
S -50 5 10 -5 0 1 0 N
S -50 50 50 -50 0 1 0 N
X P1 1 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X02
#
DEF CONN_01X02 P 0 40 Y N 1 F N
F0 "P" 0 150 50 H V C CNN
F1 "CONN_01X02" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X02
 Pin_Header_Angled_1X02
 Socket_Strip_Straight_1X02
 Socket_Strip_Angled_1X02
$ENDFPLIST
DRAW
S -50 -45 10 -55 0 1 0 N
S -50 55 10 45 0 1 0 N
S -50 100 50 -100 0 1 0 N
X P1 1 -200 50 150 R 50 50 1 1 P
X P2 2 -200 -50 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X03
#
DEF CONN_01X03 P 0 40 Y N 1 F N
F0 "P" 0 200 50 H V C CNN
F1 "CONN_01X03" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X03
 Pin_Header_Angled_1X03
 Socket_Strip_Straight_1X03
 Socket_Strip_Angled_1X03
$ENDFPLIST
DRAW
S -50 -95 10 -105 0 1 0 N
S -50 5 10 -5 0 1 0 N
S -50 105 10 95 0 1 0 N
S -50 150 50 -150 0 1 0 N
X P1 1 -200 100 150 R 50 50 1 1 P
X P2 2 -200 0 150 R 50 50 1 1 P
X P3 3 -200 -100 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X09
#
DEF CONN_01X09 P 0 40 Y N 1 F N
F0 "P" 0 500 50 H V C CNN
F1 "CONN_01X09" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X09
 Pin_Header_Angled_1X09
 Socket_Strip_Straight_1X09
 Socket_Strip_Angled_1X09
$ENDFPLIST
DRAW
S -50 -395 10 -405 0 1 0 N
S -50 -295 10 -305 0 1 0 N
S -50 -195 10 -205 0 1 0 N
S -50 -95 10 -105 0 1 0 N
S -50 5 10 -5 0 1 0 N
S -50 105 10 95 0 1 0 N
S -50 205 10 195 0 1 0 N
S -50 305 10 295 0 1 0 N
S -50 405 10 395 0 1 0 N
S -50 450 50 -450 0 1 0 N
X P1 1 -200 400 150 R 50 50 1 1 P
X P2 2 -200 300 150 R 50 50 1 1 P
X P3 3 -200 200 150 R 50 50 1 1 P
X P4 4 -200 100 150 R 50 50 1 1 P
X P5 5 -200 0 150 R 50 50 1 1 P
X P6 6 -200 -100 150 R 50 50 1 1 P
X P7 7 -200 -200 150 R 50 50 1 1 P
X P8 8 -200 -300 150 R 50 50 1 1 P
X P9 9 -200 -400 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# C_Small
#
DEF C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13  -60 -20  60 -20 N
P 2 0 1 12  -60 20  60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# Crystal
#
DEF Crystal Y 0 40 N N 1 F N
F0 "Y" 0 150 50 H V C CNN
F1 "Crystal" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Crystal_*
$ENDFPLIST
DRAW
S -50 100 50 -100 0 1 12 N
P 2 0 1 12  -100 -50  -100 50 N
P 2 0 1 12  100 -50  100 50 N
X 1 1 -150 0 50 R 40 40 1 1 P
X 2 2 150 0 50 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# PT1502
#
DEF PT1502 U 0 40 Y Y 1 F N
F0 "U" -1000 -50 60 H V C CNN
F1 "PT1502" -350 -50 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -1100 -100 -150 -1650 0 1 0 N
X LDO2_SET0 1 50 -1500 200 L 50 50 1 1 I
X LDO2_SET1 2 50 -1600 200 L 50 50 1 1 I
X AGND 3 -650 -1850 200 U 50 50 1 1 I
X PLAY_ON 4 -1300 -950 200 R 50 50 1 1 I
X PWR_HOLD 5 -1300 -1150 200 R 50 50 1 1 I
X BUCK_FB 6 50 -800 200 L 50 50 1 1 I
X BAT_LOW 7 50 -1200 200 L 50 50 1 1 I
X uP_RESET 8 -1300 -1050 200 R 50 50 1 1 I
X PVDD 9 -1300 -750 200 R 50 50 1 1 I
X LX 10 50 -500 200 L 50 50 1 1 I
X LDOOUT2 20 50 -1400 200 L 50 50 1 1 I
X PGND 11 50 -1100 200 L 50 50 1 1 I
X USB_IN 12 -1300 -200 200 R 50 50 1 1 I
X AC_IN 13 -1300 -450 200 R 50 50 1 1 I
X CHGIN 14 -1300 -300 200 R 50 50 1 1 I
X CHG_STAT 15 50 -350 200 L 50 50 1 1 I
X BAT 16 50 -200 200 L 50 50 1 1 I
X LDOOUT1 17 50 -1300 200 L 50 50 1 1 I
X CH_PROG 18 -1300 -600 200 R 50 50 1 1 I
X AVDD 19 -1300 -1500 200 R 50 50 1 1 I
ENDDRAW
ENDDEF
#
# R
#
DEF R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "R" 0 0 50 V V C CNN
F2 "" -70 0 50 V V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 R_*
 Resistor_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# SD_Card
#
DEF SD_Card CON 0 40 Y Y 1 F N
F0 "CON" -650 550 50 H V C CNN
F1 "SD_Card" 600 -550 50 H V C CNN
F2 "10067847-001" 200 350 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 SD_Card_Receptacle
$ENDFPLIST
DRAW
S -350 -375 -250 -425 0 1 0 F
S -350 -275 -250 -325 0 1 0 F
S -350 -175 -250 -225 0 1 0 F
S -350 -75 -250 -125 0 1 0 F
S -350 25 -250 -25 0 1 0 F
S -350 125 -250 75 0 1 0 F
S -350 225 -250 175 0 1 0 F
S -350 325 -250 275 0 1 0 F
S -300 425 -200 375 0 1 0 F
P 6 0 1 0  -400 350  -300 450  800 450  800 -450  -400 -450  -400 350 f
P 6 0 1 0  650 450  650 500  -800 500  -800 -500  650 -500  650 -450 N
X CD/DAT3 1 -900 300 100 R 50 50 1 1 I
X CMD 2 -900 200 100 R 50 50 1 1 I
X VSS 3 -900 100 100 R 50 50 1 1 I
X VDD 4 -900 0 100 R 50 50 1 1 I
X CLK 5 -900 -100 100 R 50 50 1 1 I
X VSS 6 -900 -200 100 R 50 50 1 1 I
X DAT0 7 -900 -300 100 R 50 50 1 1 I
X DAT1 8 -900 -400 100 R 50 50 1 1 I
X DAT2 9 -900 400 100 R 50 50 1 1 I
X CARD_DETECT 10 900 200 100 L 50 50 1 1 I
X WRITE_PROTECT 11 900 100 100 L 50 50 1 1 I
X SHELL1 12 900 -100 100 L 50 50 1 1 I
X SHELL2 13 900 -200 100 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# STM32F103RCTx
#
DEF STM32F103RCTx U 0 40 Y Y 1 L N
F0 "U" -2700 1925 50 H V L BNN
F1 "STM32F103RCTx" 2700 1925 50 H V R BNN
F2 "LQFP64" 2700 1875 50 H V R TNN
F3 "" 0 0 50 H V C CNN
ALIAS STM32F103RDTx STM32F103RETx
DRAW
S -2700 -1900 2700 1900 0 1 10 f
X VBAT 1 -2800 1200 100 R 50 50 1 1 W
X PC13/RTC_OUT/RTC_TAMPER 2 -2800 -1400 100 R 50 50 1 1 B
X PC14/RCC_OSC32_IN 3 -2800 -1500 100 R 50 50 1 1 B
X PC15/ADC1_EXTI15/ADC2_EXTI15/RCC_OSC32_OUT 4 -2800 -1600 100 R 50 50 1 1 B
X PD0/RCC_OSC_IN 5 -2800 300 100 R 50 50 1 1 I
X PD1/RCC_OSC_OUT 6 -2800 200 100 R 50 50 1 1 I
X NRST 7 -2800 1600 100 R 50 50 1 1 I
X PC0/ADC1_IN10/ADC2_IN10/ADC3_IN10 8 -2800 -100 100 R 50 50 1 1 B
X PC1/ADC1_IN11/ADC2_IN11/ADC3_IN11 9 -2800 -200 100 R 50 50 1 1 B
X PC2/ADC1_IN12/ADC2_IN12/ADC3_IN12 10 -2800 -300 100 R 50 50 1 1 B
X ADC1_IN4/ADC2_IN4/DAC_OUT1/SPI1_NSS/USART2_CK/PA4 20 2800 1200 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX/PB11 30 2800 -1200 100 L 50 50 1 1 B
X PC9/DAC_EXTI9/SDIO_D1/TIM3_CH4/TIM8_CH4 40 -2800 -1000 100 R 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR/PA15 50 2800 100 100 L 50 50 1 1 B
X BOOT0 60 -2800 1400 100 R 50 50 1 1 I
X PC3/ADC1_IN13/ADC2_IN13/ADC3_IN13 11 -2800 -400 100 R 50 50 1 1 B
X ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/PA5 21 2800 1100 100 L 50 50 1 1 B
X VSS 31 -100 -2000 100 U 50 50 1 1 W
X RCC_MCO/TIM1_CH1/USART1_CK/PA8 41 2800 800 100 L 50 50 1 1 B
X PC10/SDIO_D2/UART4_TX/USART3_TX 51 -2800 -1100 100 R 50 50 1 1 B
X CAN_RX/I2C1_SCL/SDIO_D4/TIM4_CH3/PB8 61 2800 -900 100 L 50 50 1 1 B
X VSSA 12 200 -2000 100 U 50 50 1 1 W
X ADC1_IN6/ADC2_IN6/SPI1_MISO/TIM1_BKIN/TIM3_CH1/TIM8_BKIN/PA6 22 2800 1000 100 L 50 50 1 1 B
X VDD 32 -100 2000 100 D 50 50 1 1 W
X DAC_EXTI9/TIM1_CH2/USART1_TX/PA9 42 2800 700 100 L 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/SDIO_D3/UART4_RX/USART3_RX 52 -2800 -1200 100 R 50 50 1 1 B
X CAN_TX/DAC_EXTI9/I2C1_SDA/SDIO_D5/TIM4_CH4/PB9 62 2800 -1000 100 L 50 50 1 1 B
X VDDA 13 200 2000 100 D 50 50 1 1 W
X ADC1_IN7/ADC2_IN7/SPI1_MOSI/TIM1_CH1N/TIM3_CH2/TIM8_CH1N/PA7 23 2800 900 100 L 50 50 1 1 B
X I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/PB12 33 2800 -1300 100 L 50 50 1 1 B
X TIM1_CH3/USART1_RX/PA10 43 2800 600 100 L 50 50 1 1 B
X PC12/SDIO_CK/UART5_TX/USART3_CK 53 -2800 -1300 100 R 50 50 1 1 B
X VSS 63 100 -2000 100 U 50 50 1 1 W
X ADC1_IN0/ADC2_IN0/ADC3_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/USART2_CTS/PA0 14 2800 1600 100 L 50 50 1 1 B
X PC4/ADC1_IN14/ADC2_IN14 24 -2800 -500 100 R 50 50 1 1 B
X I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/PB13 34 2800 -1400 100 L 50 50 1 1 B
X ADC1_EXTI11/ADC2_EXTI11/CAN_RX/TIM1_CH4/USART1_CTS/USB_DM/PA11 44 2800 500 100 L 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR/UART5_RX 54 -2800 100 100 R 50 50 1 1 B
X VDD 64 100 2000 100 D 50 50 1 1 W
X ADC1_IN1/ADC2_IN1/ADC3_IN1/TIM2_CH2/TIM5_CH2/USART2_RTS/PA1 15 2800 1500 100 L 50 50 1 1 B
X PC5/ADC1_IN15/ADC2_IN15 25 -2800 -600 100 R 50 50 1 1 B
X SPI2_MISO/TIM1_CH2N/USART3_RTS/PB14 35 2800 -1500 100 L 50 50 1 1 B
X CAN_TX/TIM1_ETR/USART1_RTS/USB_DP/PA12 45 2800 400 100 L 50 50 1 1 B
X I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-TRACESWO/TIM2_CH2/PB3 55 2800 -400 100 L 50 50 1 1 B
X ADC1_IN2/ADC2_IN2/ADC3_IN2/TIM2_CH3/TIM5_CH3/USART2_TX/PA2 16 2800 1400 100 L 50 50 1 1 B
X ADC1_IN8/ADC2_IN8/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/PB0 26 2800 -100 100 L 50 50 1 1 B
X ADC1_EXTI15/ADC2_EXTI15/I2S2_SD/SPI2_MOSI/TIM1_CH3N/PB15 36 2800 -1600 100 L 50 50 1 1 B
X SYS_JTMS-SWDIO/PA13 46 2800 300 100 L 50 50 1 1 B
X SPI1_MISO/SPI3_MISO/SYS_NJTRST/TIM3_CH1/PB4 56 2800 -500 100 L 50 50 1 1 B
X ADC1_IN3/ADC2_IN3/ADC3_IN3/TIM2_CH4/TIM5_CH4/USART2_RX/PA3 17 2800 1300 100 L 50 50 1 1 B
X ADC1_IN9/ADC2_IN9/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/PB1 27 2800 -200 100 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1 37 -2800 -700 100 R 50 50 1 1 B
X VSS 47 0 -2000 100 U 50 50 1 1 W
X I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/PB5 57 2800 -600 100 L 50 50 1 1 B
X VSS 18 -200 -2000 100 U 50 50 1 1 W
X BOOT1/PB2 28 2800 -300 100 L 50 50 1 1 B
X PC7/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2 38 -2800 -800 100 R 50 50 1 1 B
X VDD 48 0 2000 100 D 50 50 1 1 W
X I2C1_SCL/TIM4_CH1/USART1_TX/PB6 58 2800 -700 100 L 50 50 1 1 B
X VDD 19 -200 2000 100 D 50 50 1 1 W
X I2C2_SCL/TIM2_CH3/USART3_TX/PB10 29 2800 -1100 100 L 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/TIM8_CH3 39 -2800 -900 100 R 50 50 1 1 B
X SYS_JTCK-SWCLK/PA14 49 2800 200 100 L 50 50 1 1 B
X I2C1_SDA/TIM4_CH2/USART1_RX/PB7 59 2800 -800 100 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# SW_PUSH
#
DEF SW_PUSH SW 0 40 N N 1 F N
F0 "SW" 150 110 50 H V C CNN
F1 "SW_PUSH" 0 -80 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
S -170 50 170 60 0 1 0 N
P 4 0 1 0  -40 60  -30 90  30 90  40 60 N
X 1 1 -300 0 200 R 50 50 0 1 P I
X 2 2 300 0 200 L 50 50 0 1 P I
ENDDRAW
ENDDEF
#
# TP4056
#
DEF TP4056 U 0 40 Y Y 1 F N
F0 "U" 0 -300 60 H V C CNN
F1 "TP4056" 0 300 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -500 250 550 -250 0 1 0 N
X TEMP 1 -550 150 300 R 50 50 1 1 I
X PROG 2 -550 50 300 R 50 50 1 1 I
X GND 3 -550 -50 300 R 50 50 1 1 I
X Vcc 4 -550 -150 300 R 50 50 1 1 I
X BAT 5 600 -150 300 L 50 50 1 1 I
X ~STDBY 6 600 -50 300 L 50 50 1 1 I
X ~CHRG 7 600 50 300 L 50 50 1 1 I
X CE 8 600 150 300 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
# USB_OTG
#
DEF USB_OTG P 0 40 Y Y 1 F N
F0 "P" 325 -125 50 H V C CNN
F1 "USB_OTG" 0 200 50 H V C CNN
F2 "" -50 -100 50 V V C CNN
F3 "" -50 -100 50 V V C CNN
$FPLIST
 USB*
$ENDFPLIST
DRAW
S -250 -150 250 150 0 1 0 N
S -205 -150 -195 -120 0 1 0 N
S -105 -150 -95 -120 0 1 0 N
S -5 -150 5 -120 0 1 0 N
S 95 -150 105 -120 0 1 0 N
S 195 -150 205 -120 0 1 0 N
X VCC 1 -200 -300 150 U 50 50 1 1 w
X D- 2 -100 -300 150 U 50 50 1 1 P
X D+ 3 0 -300 150 U 50 50 1 1 P
X ID 4 100 -300 150 U 50 50 1 1 W
X GND 5 200 -300 150 U 50 50 1 1 W
X shield 6 400 100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# VS1053
#
DEF VS1053 U 0 40 Y Y 1 F N
F0 "U" -450 1950 60 H V C CNN
F1 "VS1053" 450 -2000 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -650 0 650 -1900 0 1 0 N
P 3 0 1 0  550 0  550 100  550 100 N
P 8 0 1 0  550 100  650 100  650 1850  -650 1850  -650 100  -550 100  -550 0  -550 0 N
X MICP/LINE1 1 950 -900 300 L 50 50 1 1 I
X MICN 2 950 -1000 300 L 50 50 1 1 I
X xRESET 3 -950 700 300 R 50 50 1 1 I I
X DGND 4 950 650 300 L 50 50 1 1 w
X CVDD 5 950 1350 300 L 50 50 1 1 W
X IOVDD 6 950 1700 300 L 50 50 1 1 W
X CVDD 7 950 1250 300 L 50 50 1 1 W
X DREQ 8 -950 850 300 R 50 50 1 1 O
X GPIO2/DCLK 9 -950 -1150 300 R 50 50 1 1 B
X GPIO3/SDATA 10 -950 -1250 300 R 50 50 1 1 B
X DGND 20 950 450 300 L 50 50 1 1 w
X SO 30 -950 1600 300 R 50 50 1 1 O
X AGND 40 950 -1600 300 L 50 50 1 1 w
X GPIO6/I2S_SCLK 11 -950 -1550 300 R 50 50 1 1 B
X DGND 21 950 350 300 L 50 50 1 1 w
X CVDD 31 950 1050 300 L 50 50 1 1 W
X AGND 41 950 -1700 300 L 50 50 1 1 w
X GPIO7/I2S_SDATA 12 -950 -1650 300 R 50 50 1 1 B
X DGND 22 950 250 300 L 50 50 1 1 w
X TEST 32 -950 550 300 R 50 50 1 1 I
X GBUF 42 950 -700 300 L 50 50 1 1 O
X xDCS/BSYNC 13 -950 1000 300 R 50 50 1 1 I I
X xCS 23 -950 1150 300 R 50 50 1 1 I I
X GPIO0 33 -950 -950 300 R 50 50 1 1 B
X AVDD 43 950 -200 300 L 50 50 1 1 W
X IOVDD 14 950 1600 300 L 50 50 1 1 W
X CVDD 24 950 1150 300 L 50 50 1 1 W
X GPIO1 34 -950 -1050 300 R 50 50 1 1 B
X RCAP 44 950 -1300 300 L 50 50 1 1 B
X VCO 15 -950 -600 300 R 50 50 1 1 O
X GPIO5/I2S_MCLK 25 -950 -1450 300 R 50 50 1 1 B
X DGND 35 950 150 300 L 50 50 1 1 w
X AVDD 45 950 -300 300 L 50 50 1 1 W
X DGND 16 950 550 300 L 50 50 1 1 w
X RX 26 950 900 300 L 50 50 1 1 I
X GPIO4/I2S_LROUT 36 -950 -1350 300 R 50 50 1 1 B
X LEFT 46 950 -500 300 L 50 50 1 1 O
X XTO 17 -950 -250 300 R 50 50 1 1 O
X TX 27 950 800 300 L 50 50 1 1 O
X AGND 37 950 -1500 300 L 50 50 1 1 w
X AGND 47 950 -1800 300 L 50 50 1 1 w
X XT1/MCLK 18 -950 -150 300 R 50 50 1 1 I
X SCLK 28 -950 1300 300 R 50 50 1 1 I
X AVDD 38 950 -100 300 L 50 50 1 1 W
X LINEIN 48 950 -1100 300 L 50 50 1 1 I
X IOVDD 19 950 1500 300 L 50 50 1 1 W
X SI 29 -950 1450 300 R 50 50 1 1 I
X RIGHT 39 950 -600 300 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
#End Library
