{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 19:30:10 2017 " "Info: Processing started: Fri May 05 19:30:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register unidadeControle:unidadeControle\|state.LW_step2 register Registrador:pcReg\|Saida\[22\] 45.38 MHz 22.038 ns Internal " "Info: Clock \"clock\" has Internal fmax of 45.38 MHz between source register \"unidadeControle:unidadeControle\|state.LW_step2\" and destination register \"Registrador:pcReg\|Saida\[22\]\" (period= 22.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.832 ns + Longest register register " "Info: + Longest register to register delay is 21.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.LW_step2 1 REG LCFF_X44_Y37_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle\|state.LW_step2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.438 ns) 0.774 ns unidadeControle:unidadeControle\|WideOr38~2 2 COMB LCCOMB_X44_Y37_N16 1 " "Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X44_Y37_N16; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr38~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 1.484 ns unidadeControle:unidadeControle\|WideOr38~3 3 COMB LCCOMB_X44_Y37_N28 40 " "Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.484 ns; Loc. = LCCOMB_X44_Y37_N28; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle\|WideOr38~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.150 ns) 2.417 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X43_Y38_N28 3 " "Info: 4: + IC(0.783 ns) + CELL(0.150 ns) = 2.417 ns; Loc. = LCCOMB_X43_Y38_N28; Fanout = 3; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.829 ns Ula32:Ula\|carry_temp\[0\]~36 5 COMB LCCOMB_X43_Y38_N14 2 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.829 ns; Loc. = LCCOMB_X43_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 3.510 ns Ula32:Ula\|carry_temp\[1\]~7 6 COMB LCCOMB_X43_Y38_N22 3 " "Info: 6: + IC(0.261 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X43_Y38_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.924 ns Ula32:Ula\|carry_temp\[3\]~8 7 COMB LCCOMB_X43_Y38_N10 1 " "Info: 7: + IC(0.264 ns) + CELL(0.150 ns) = 3.924 ns; Loc. = LCCOMB_X43_Y38_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.317 ns Ula32:Ula\|carry_temp\[3\]~9 8 COMB LCCOMB_X43_Y38_N12 3 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 4.317 ns; Loc. = LCCOMB_X43_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 5.222 ns Ula32:Ula\|carry_temp\[5\]~10 9 COMB LCCOMB_X42_Y36_N16 1 " "Info: 9: + IC(0.755 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X42_Y36_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 5.747 ns Ula32:Ula\|carry_temp\[5\]~11 10 COMB LCCOMB_X42_Y36_N10 3 " "Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 5.747 ns; Loc. = LCCOMB_X42_Y36_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.159 ns Ula32:Ula\|carry_temp\[7\]~12 11 COMB LCCOMB_X42_Y36_N30 1 " "Info: 11: + IC(0.262 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X42_Y36_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.556 ns Ula32:Ula\|carry_temp\[7\]~13 12 COMB LCCOMB_X42_Y36_N8 3 " "Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 6.556 ns; Loc. = LCCOMB_X42_Y36_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 7.081 ns Ula32:Ula\|carry_temp\[9\]~14 13 COMB LCCOMB_X42_Y36_N2 1 " "Info: 13: + IC(0.254 ns) + CELL(0.271 ns) = 7.081 ns; Loc. = LCCOMB_X42_Y36_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 7.476 ns Ula32:Ula\|carry_temp\[9\]~15 14 COMB LCCOMB_X42_Y36_N28 3 " "Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.889 ns Ula32:Ula\|carry_temp\[11\]~16 15 COMB LCCOMB_X42_Y36_N6 1 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X42_Y36_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.289 ns Ula32:Ula\|carry_temp\[11\]~17 16 COMB LCCOMB_X42_Y36_N0 3 " "Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X42_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 8.718 ns Ula32:Ula\|carry_temp\[13\]~18 17 COMB LCCOMB_X42_Y36_N26 1 " "Info: 17: + IC(0.279 ns) + CELL(0.150 ns) = 8.718 ns; Loc. = LCCOMB_X42_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 9.114 ns Ula32:Ula\|carry_temp\[13\]~37 18 COMB LCCOMB_X42_Y36_N22 3 " "Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 9.114 ns; Loc. = LCCOMB_X42_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.516 ns Ula32:Ula\|carry_temp\[15\]~19 19 COMB LCCOMB_X42_Y36_N4 1 " "Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 9.516 ns; Loc. = LCCOMB_X42_Y36_N4; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.150 ns) 10.422 ns Ula32:Ula\|carry_temp\[15\]~38 20 COMB LCCOMB_X41_Y40_N14 3 " "Info: 20: + IC(0.756 ns) + CELL(0.150 ns) = 10.422 ns; Loc. = LCCOMB_X41_Y40_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 10.960 ns Ula32:Ula\|carry_temp\[17\]~20 21 COMB LCCOMB_X41_Y40_N0 1 " "Info: 21: + IC(0.263 ns) + CELL(0.275 ns) = 10.960 ns; Loc. = LCCOMB_X41_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.353 ns Ula32:Ula\|carry_temp\[17\]~21 22 COMB LCCOMB_X41_Y40_N2 3 " "Info: 22: + IC(0.243 ns) + CELL(0.150 ns) = 11.353 ns; Loc. = LCCOMB_X41_Y40_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 11.763 ns Ula32:Ula\|carry_temp\[19\]~22 23 COMB LCCOMB_X41_Y40_N28 1 " "Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X41_Y40_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 12.163 ns Ula32:Ula\|carry_temp\[19\]~23 24 COMB LCCOMB_X41_Y40_N22 3 " "Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.163 ns; Loc. = LCCOMB_X41_Y40_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 12.570 ns Ula32:Ula\|carry_temp\[21\]~24 25 COMB LCCOMB_X41_Y40_N16 1 " "Info: 25: + IC(0.257 ns) + CELL(0.150 ns) = 12.570 ns; Loc. = LCCOMB_X41_Y40_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 13.097 ns Ula32:Ula\|carry_temp\[21\]~25 26 COMB LCCOMB_X41_Y40_N26 3 " "Info: 26: + IC(0.252 ns) + CELL(0.275 ns) = 13.097 ns; Loc. = LCCOMB_X41_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 13.505 ns Ula32:Ula\|carry_temp\[23\]~26 27 COMB LCCOMB_X41_Y40_N12 1 " "Info: 27: + IC(0.258 ns) + CELL(0.150 ns) = 13.505 ns; Loc. = LCCOMB_X41_Y40_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 13.901 ns Ula32:Ula\|carry_temp\[23\]~27 28 COMB LCCOMB_X41_Y40_N6 3 " "Info: 28: + IC(0.246 ns) + CELL(0.150 ns) = 13.901 ns; Loc. = LCCOMB_X41_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 14.315 ns Ula32:Ula\|carry_temp\[25\]~28 29 COMB LCCOMB_X41_Y40_N24 1 " "Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 14.315 ns; Loc. = LCCOMB_X41_Y40_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 14.837 ns Ula32:Ula\|carry_temp\[25\]~29 30 COMB LCCOMB_X41_Y40_N18 3 " "Info: 30: + IC(0.251 ns) + CELL(0.271 ns) = 14.837 ns; Loc. = LCCOMB_X41_Y40_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 15.251 ns Ula32:Ula\|carry_temp\[26\]~30 31 COMB LCCOMB_X41_Y40_N4 2 " "Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 15.251 ns; Loc. = LCCOMB_X41_Y40_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 15.784 ns Ula32:Ula\|carry_temp\[27\]~32 32 COMB LCCOMB_X41_Y40_N10 3 " "Info: 32: + IC(0.258 ns) + CELL(0.275 ns) = 15.784 ns; Loc. = LCCOMB_X41_Y40_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 16.669 ns Ula32:Ula\|carry_temp\[28\]~33 33 COMB LCCOMB_X41_Y39_N8 2 " "Info: 33: + IC(0.735 ns) + CELL(0.150 ns) = 16.669 ns; Loc. = LCCOMB_X41_Y39_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 17.203 ns Ula32:Ula\|soma_temp\[29\] 34 COMB LCCOMB_X41_Y39_N28 1 " "Info: 34: + IC(0.259 ns) + CELL(0.275 ns) = 17.203 ns; Loc. = LCCOMB_X41_Y39_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|soma_temp\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 18.072 ns Ula32:Ula\|Mux2~0 35 COMB LCCOMB_X42_Y40_N22 1 " "Info: 35: + IC(0.719 ns) + CELL(0.150 ns) = 18.072 ns; Loc. = LCCOMB_X42_Y40_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 18.963 ns Ula32:Ula\|Mux2 36 COMB LCCOMB_X41_Y39_N10 4 " "Info: 36: + IC(0.741 ns) + CELL(0.150 ns) = 18.963 ns; Loc. = LCCOMB_X41_Y39_N10; Fanout = 4; COMB Node = 'Ula32:Ula\|Mux2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 19.372 ns Ula32:Ula\|Equal0~9 37 COMB LCCOMB_X41_Y39_N22 1 " "Info: 37: + IC(0.259 ns) + CELL(0.150 ns) = 19.372 ns; Loc. = LCCOMB_X41_Y39_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { Ula32:Ula|Mux2 Ula32:Ula|Equal0~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 19.775 ns MuxBranch:MuxBranch\|Result~0 38 COMB LCCOMB_X41_Y39_N2 2 " "Info: 38: + IC(0.253 ns) + CELL(0.150 ns) = 19.775 ns; Loc. = LCCOMB_X41_Y39_N2; Fanout = 2; COMB Node = 'MuxBranch:MuxBranch\|Result~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Ula32:Ula|Equal0~9 MuxBranch:MuxBranch|Result~0 } "NODE_NAME" } } { "Nossos Componentes/MuxBranch.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxBranch.sv" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 20.182 ns wOrPCControl~0 39 COMB LCCOMB_X41_Y39_N20 28 " "Info: 39: + IC(0.257 ns) + CELL(0.150 ns) = 20.182 ns; Loc. = LCCOMB_X41_Y39_N20; Fanout = 28; COMB Node = 'wOrPCControl~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { MuxBranch:MuxBranch|Result~0 wOrPCControl~0 } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.660 ns) 21.832 ns Registrador:pcReg\|Saida\[22\] 40 REG LCFF_X40_Y40_N19 3 " "Info: 40: + IC(0.990 ns) + CELL(0.660 ns) = 21.832 ns; Loc. = LCFF_X40_Y40_N19; Fanout = 3; REG Node = 'Registrador:pcReg\|Saida\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { wOrPCControl~0 Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.069 ns ( 36.96 % ) " "Info: Total cell delay = 8.069 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.763 ns ( 63.04 % ) " "Info: Total interconnect delay = 13.763 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.832 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 Ula32:Ula|Equal0~9 MuxBranch:MuxBranch|Result~0 wOrPCControl~0 Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.832 ns" { unidadeControle:unidadeControle|state.LW_step2 {} unidadeControle:unidadeControle|WideOr38~2 {} unidadeControle:unidadeControle|WideOr38~3 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~36 {} Ula32:Ula|carry_temp[1]~7 {} Ula32:Ula|carry_temp[3]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[5]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~13 {} Ula32:Ula|carry_temp[9]~14 {} Ula32:Ula|carry_temp[9]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[11]~17 {} Ula32:Ula|carry_temp[13]~18 {} Ula32:Ula|carry_temp[13]~37 {} Ula32:Ula|carry_temp[15]~19 {} Ula32:Ula|carry_temp[15]~38 {} Ula32:Ula|carry_temp[17]~20 {} Ula32:Ula|carry_temp[17]~21 {} Ula32:Ula|carry_temp[19]~22 {} Ula32:Ula|carry_temp[19]~23 {} Ula32:Ula|carry_temp[21]~24 {} Ula32:Ula|carry_temp[21]~25 {} Ula32:Ula|carry_temp[23]~26 {} Ula32:Ula|carry_temp[23]~27 {} Ula32:Ula|carry_temp[25]~28 {} Ula32:Ula|carry_temp[25]~29 {} Ula32:Ula|carry_temp[26]~30 {} Ula32:Ula|carry_temp[27]~32 {} Ula32:Ula|carry_temp[28]~33 {} Ula32:Ula|soma_temp[29] {} Ula32:Ula|Mux2~0 {} Ula32:Ula|Mux2 {} Ula32:Ula|Equal0~9 {} MuxBranch:MuxBranch|Result~0 {} wOrPCControl~0 {} Registrador:pcReg|Saida[22] {} } { 0.000ns 0.336ns 0.272ns 0.783ns 0.262ns 0.261ns 0.264ns 0.243ns 0.755ns 0.254ns 0.262ns 0.247ns 0.254ns 0.245ns 0.263ns 0.250ns 0.279ns 0.246ns 0.252ns 0.756ns 0.263ns 0.243ns 0.260ns 0.250ns 0.257ns 0.252ns 0.258ns 0.246ns 0.264ns 0.251ns 0.264ns 0.258ns 0.735ns 0.259ns 0.719ns 0.741ns 0.259ns 0.253ns 0.257ns 0.990ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.840 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1375 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.537 ns) 2.840 ns Registrador:pcReg\|Saida\[22\] 3 REG LCFF_X40_Y40_N19 3 " "Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X40_Y40_N19; Fanout = 3; REG Node = 'Registrador:pcReg\|Saida\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock~clkctrl Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.73 % ) " "Info: Total cell delay = 1.526 ns ( 53.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.314 ns ( 46.27 % ) " "Info: Total interconnect delay = 1.314 ns ( 46.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[22] {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.832 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1375 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 2.832 ns unidadeControle:unidadeControle\|state.LW_step2 3 REG LCFF_X44_Y37_N11 5 " "Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle\|state.LW_step2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.88 % ) " "Info: Total cell delay = 1.526 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.12 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step2 {} } { 0.000ns 0.000ns 0.114ns 1.192ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[22] {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step2 {} } { 0.000ns 0.000ns 0.114ns 1.192ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.832 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 Ula32:Ula|Equal0~9 MuxBranch:MuxBranch|Result~0 wOrPCControl~0 Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.832 ns" { unidadeControle:unidadeControle|state.LW_step2 {} unidadeControle:unidadeControle|WideOr38~2 {} unidadeControle:unidadeControle|WideOr38~3 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~36 {} Ula32:Ula|carry_temp[1]~7 {} Ula32:Ula|carry_temp[3]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[5]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~13 {} Ula32:Ula|carry_temp[9]~14 {} Ula32:Ula|carry_temp[9]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[11]~17 {} Ula32:Ula|carry_temp[13]~18 {} Ula32:Ula|carry_temp[13]~37 {} Ula32:Ula|carry_temp[15]~19 {} Ula32:Ula|carry_temp[15]~38 {} Ula32:Ula|carry_temp[17]~20 {} Ula32:Ula|carry_temp[17]~21 {} Ula32:Ula|carry_temp[19]~22 {} Ula32:Ula|carry_temp[19]~23 {} Ula32:Ula|carry_temp[21]~24 {} Ula32:Ula|carry_temp[21]~25 {} Ula32:Ula|carry_temp[23]~26 {} Ula32:Ula|carry_temp[23]~27 {} Ula32:Ula|carry_temp[25]~28 {} Ula32:Ula|carry_temp[25]~29 {} Ula32:Ula|carry_temp[26]~30 {} Ula32:Ula|carry_temp[27]~32 {} Ula32:Ula|carry_temp[28]~33 {} Ula32:Ula|soma_temp[29] {} Ula32:Ula|Mux2~0 {} Ula32:Ula|Mux2 {} Ula32:Ula|Equal0~9 {} MuxBranch:MuxBranch|Result~0 {} wOrPCControl~0 {} Registrador:pcReg|Saida[22] {} } { 0.000ns 0.336ns 0.272ns 0.783ns 0.262ns 0.261ns 0.264ns 0.243ns 0.755ns 0.254ns 0.262ns 0.247ns 0.254ns 0.245ns 0.263ns 0.250ns 0.279ns 0.246ns 0.252ns 0.756ns 0.263ns 0.243ns 0.260ns 0.250ns 0.257ns 0.252ns 0.258ns 0.246ns 0.264ns 0.251ns 0.264ns 0.258ns 0.735ns 0.259ns 0.719ns 0.741ns 0.259ns 0.253ns 0.257ns 0.990ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { clock clock~clkctrl Registrador:pcReg|Saida[22] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:pcReg|Saida[22] {} } { 0.000ns 0.000ns 0.114ns 1.200ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step2 {} } { 0.000ns 0.000ns 0.114ns 1.192ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[29\] unidadeControle:unidadeControle\|state.LW_step2 29.011 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[29\]\" through register \"unidadeControle:unidadeControle\|state.LW_step2\" is 29.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.832 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1375 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.537 ns) 2.832 ns unidadeControle:unidadeControle\|state.LW_step2 3 REG LCFF_X44_Y37_N11 5 " "Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle\|state.LW_step2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 53.88 % ) " "Info: Total cell delay = 1.526 ns ( 53.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.12 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step2 {} } { 0.000ns 0.000ns 0.114ns 1.192ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.929 ns + Longest register pin " "Info: + Longest register to pin delay is 25.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns unidadeControle:unidadeControle\|state.LW_step2 1 REG LCFF_X44_Y37_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle\|state.LW_step2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.438 ns) 0.774 ns unidadeControle:unidadeControle\|WideOr38~2 2 COMB LCCOMB_X44_Y37_N16 1 " "Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X44_Y37_N16; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle\|WideOr38~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.438 ns) 1.484 ns unidadeControle:unidadeControle\|WideOr38~3 3 COMB LCCOMB_X44_Y37_N28 40 " "Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.484 ns; Loc. = LCCOMB_X44_Y37_N28; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle\|WideOr38~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 } "NODE_NAME" } } { "Nossos Componentes/unidadeControle.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/unidadeControle.sv" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.783 ns) + CELL(0.150 ns) 2.417 ns MuxB:MuxB\|Mux31~0 4 COMB LCCOMB_X43_Y38_N28 3 " "Info: 4: + IC(0.783 ns) + CELL(0.150 ns) = 2.417 ns; Loc. = LCCOMB_X43_Y38_N28; Fanout = 3; COMB Node = 'MuxB:MuxB\|Mux31~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 } "NODE_NAME" } } { "Nossos Componentes/MuxB.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/MuxB.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 2.829 ns Ula32:Ula\|carry_temp\[0\]~36 5 COMB LCCOMB_X43_Y38_N14 2 " "Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.829 ns; Loc. = LCCOMB_X43_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[0\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.420 ns) 3.510 ns Ula32:Ula\|carry_temp\[1\]~7 6 COMB LCCOMB_X43_Y38_N22 3 " "Info: 6: + IC(0.261 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X43_Y38_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 3.924 ns Ula32:Ula\|carry_temp\[3\]~8 7 COMB LCCOMB_X43_Y38_N10 1 " "Info: 7: + IC(0.264 ns) + CELL(0.150 ns) = 3.924 ns; Loc. = LCCOMB_X43_Y38_N10; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 4.317 ns Ula32:Ula\|carry_temp\[3\]~9 8 COMB LCCOMB_X43_Y38_N12 3 " "Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 4.317 ns; Loc. = LCCOMB_X43_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.150 ns) 5.222 ns Ula32:Ula\|carry_temp\[5\]~10 9 COMB LCCOMB_X42_Y36_N16 1 " "Info: 9: + IC(0.755 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X42_Y36_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 5.747 ns Ula32:Ula\|carry_temp\[5\]~11 10 COMB LCCOMB_X42_Y36_N10 3 " "Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 5.747 ns; Loc. = LCCOMB_X42_Y36_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 6.159 ns Ula32:Ula\|carry_temp\[7\]~12 11 COMB LCCOMB_X42_Y36_N30 1 " "Info: 11: + IC(0.262 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X42_Y36_N30; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.556 ns Ula32:Ula\|carry_temp\[7\]~13 12 COMB LCCOMB_X42_Y36_N8 3 " "Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 6.556 ns; Loc. = LCCOMB_X42_Y36_N8; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[7\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 7.081 ns Ula32:Ula\|carry_temp\[9\]~14 13 COMB LCCOMB_X42_Y36_N2 1 " "Info: 13: + IC(0.254 ns) + CELL(0.271 ns) = 7.081 ns; Loc. = LCCOMB_X42_Y36_N2; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 7.476 ns Ula32:Ula\|carry_temp\[9\]~15 14 COMB LCCOMB_X42_Y36_N28 3 " "Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 7.889 ns Ula32:Ula\|carry_temp\[11\]~16 15 COMB LCCOMB_X42_Y36_N6 1 " "Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X42_Y36_N6; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 8.289 ns Ula32:Ula\|carry_temp\[11\]~17 16 COMB LCCOMB_X42_Y36_N0 3 " "Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X42_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[11\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.150 ns) 8.718 ns Ula32:Ula\|carry_temp\[13\]~18 17 COMB LCCOMB_X42_Y36_N26 1 " "Info: 17: + IC(0.279 ns) + CELL(0.150 ns) = 8.718 ns; Loc. = LCCOMB_X42_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.429 ns" { Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 9.114 ns Ula32:Ula\|carry_temp\[13\]~37 18 COMB LCCOMB_X42_Y36_N22 3 " "Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 9.114 ns; Loc. = LCCOMB_X42_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[13\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 9.516 ns Ula32:Ula\|carry_temp\[15\]~19 19 COMB LCCOMB_X42_Y36_N4 1 " "Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 9.516 ns; Loc. = LCCOMB_X42_Y36_N4; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.150 ns) 10.422 ns Ula32:Ula\|carry_temp\[15\]~38 20 COMB LCCOMB_X41_Y40_N14 3 " "Info: 20: + IC(0.756 ns) + CELL(0.150 ns) = 10.422 ns; Loc. = LCCOMB_X41_Y40_N14; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[15\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 10.960 ns Ula32:Ula\|carry_temp\[17\]~20 21 COMB LCCOMB_X41_Y40_N0 1 " "Info: 21: + IC(0.263 ns) + CELL(0.275 ns) = 10.960 ns; Loc. = LCCOMB_X41_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 11.353 ns Ula32:Ula\|carry_temp\[17\]~21 22 COMB LCCOMB_X41_Y40_N2 3 " "Info: 22: + IC(0.243 ns) + CELL(0.150 ns) = 11.353 ns; Loc. = LCCOMB_X41_Y40_N2; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[17\]~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 11.763 ns Ula32:Ula\|carry_temp\[19\]~22 23 COMB LCCOMB_X41_Y40_N28 1 " "Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X41_Y40_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 12.163 ns Ula32:Ula\|carry_temp\[19\]~23 24 COMB LCCOMB_X41_Y40_N22 3 " "Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.163 ns; Loc. = LCCOMB_X41_Y40_N22; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[19\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 12.570 ns Ula32:Ula\|carry_temp\[21\]~24 25 COMB LCCOMB_X41_Y40_N16 1 " "Info: 25: + IC(0.257 ns) + CELL(0.150 ns) = 12.570 ns; Loc. = LCCOMB_X41_Y40_N16; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 13.097 ns Ula32:Ula\|carry_temp\[21\]~25 26 COMB LCCOMB_X41_Y40_N26 3 " "Info: 26: + IC(0.252 ns) + CELL(0.275 ns) = 13.097 ns; Loc. = LCCOMB_X41_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[21\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 13.505 ns Ula32:Ula\|carry_temp\[23\]~26 27 COMB LCCOMB_X41_Y40_N12 1 " "Info: 27: + IC(0.258 ns) + CELL(0.150 ns) = 13.505 ns; Loc. = LCCOMB_X41_Y40_N12; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 13.901 ns Ula32:Ula\|carry_temp\[23\]~27 28 COMB LCCOMB_X41_Y40_N6 3 " "Info: 28: + IC(0.246 ns) + CELL(0.150 ns) = 13.901 ns; Loc. = LCCOMB_X41_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[23\]~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 14.315 ns Ula32:Ula\|carry_temp\[25\]~28 29 COMB LCCOMB_X41_Y40_N24 1 " "Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 14.315 ns; Loc. = LCCOMB_X41_Y40_N24; Fanout = 1; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 14.837 ns Ula32:Ula\|carry_temp\[25\]~29 30 COMB LCCOMB_X41_Y40_N18 3 " "Info: 30: + IC(0.251 ns) + CELL(0.271 ns) = 14.837 ns; Loc. = LCCOMB_X41_Y40_N18; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[25\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.150 ns) 15.251 ns Ula32:Ula\|carry_temp\[26\]~30 31 COMB LCCOMB_X41_Y40_N4 2 " "Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 15.251 ns; Loc. = LCCOMB_X41_Y40_N4; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[26\]~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 15.784 ns Ula32:Ula\|carry_temp\[27\]~32 32 COMB LCCOMB_X41_Y40_N10 3 " "Info: 32: + IC(0.258 ns) + CELL(0.275 ns) = 15.784 ns; Loc. = LCCOMB_X41_Y40_N10; Fanout = 3; COMB Node = 'Ula32:Ula\|carry_temp\[27\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.150 ns) 16.669 ns Ula32:Ula\|carry_temp\[28\]~33 33 COMB LCCOMB_X41_Y39_N8 2 " "Info: 33: + IC(0.735 ns) + CELL(0.150 ns) = 16.669 ns; Loc. = LCCOMB_X41_Y39_N8; Fanout = 2; COMB Node = 'Ula32:Ula\|carry_temp\[28\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 17.203 ns Ula32:Ula\|soma_temp\[29\] 34 COMB LCCOMB_X41_Y39_N28 1 " "Info: 34: + IC(0.259 ns) + CELL(0.275 ns) = 17.203 ns; Loc. = LCCOMB_X41_Y39_N28; Fanout = 1; COMB Node = 'Ula32:Ula\|soma_temp\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.150 ns) 18.072 ns Ula32:Ula\|Mux2~0 35 COMB LCCOMB_X42_Y40_N22 1 " "Info: 35: + IC(0.719 ns) + CELL(0.150 ns) = 18.072 ns; Loc. = LCCOMB_X42_Y40_N22; Fanout = 1; COMB Node = 'Ula32:Ula\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 18.963 ns Ula32:Ula\|Mux2 36 COMB LCCOMB_X41_Y39_N10 4 " "Info: 36: + IC(0.741 ns) + CELL(0.150 ns) = 18.963 ns; Loc. = LCCOMB_X41_Y39_N10; Fanout = 4; COMB Node = 'Ula32:Ula\|Mux2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 } "NODE_NAME" } } { "Componentes do Projeto/ula32.vhd" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Componentes do Projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.198 ns) + CELL(2.768 ns) 25.929 ns Alu\[29\] 37 PIN PIN_AB12 0 " "Info: 37: + IC(4.198 ns) + CELL(2.768 ns) = 25.929 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'Alu\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.966 ns" { Ula32:Ula|Mux2 Alu[29] } "NODE_NAME" } } { "Nossos Componentes/dataPath.sv" "" { Text "C:/Users/alessandrapereira/Documents/GitHub/SegundaEtapaHW/Nossos Componentes/dataPath.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.727 ns ( 37.51 % ) " "Info: Total cell delay = 9.727 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.202 ns ( 62.49 % ) " "Info: Total interconnect delay = 16.202 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.929 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 Alu[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "25.929 ns" { unidadeControle:unidadeControle|state.LW_step2 {} unidadeControle:unidadeControle|WideOr38~2 {} unidadeControle:unidadeControle|WideOr38~3 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~36 {} Ula32:Ula|carry_temp[1]~7 {} Ula32:Ula|carry_temp[3]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[5]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~13 {} Ula32:Ula|carry_temp[9]~14 {} Ula32:Ula|carry_temp[9]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[11]~17 {} Ula32:Ula|carry_temp[13]~18 {} Ula32:Ula|carry_temp[13]~37 {} Ula32:Ula|carry_temp[15]~19 {} Ula32:Ula|carry_temp[15]~38 {} Ula32:Ula|carry_temp[17]~20 {} Ula32:Ula|carry_temp[17]~21 {} Ula32:Ula|carry_temp[19]~22 {} Ula32:Ula|carry_temp[19]~23 {} Ula32:Ula|carry_temp[21]~24 {} Ula32:Ula|carry_temp[21]~25 {} Ula32:Ula|carry_temp[23]~26 {} Ula32:Ula|carry_temp[23]~27 {} Ula32:Ula|carry_temp[25]~28 {} Ula32:Ula|carry_temp[25]~29 {} Ula32:Ula|carry_temp[26]~30 {} Ula32:Ula|carry_temp[27]~32 {} Ula32:Ula|carry_temp[28]~33 {} Ula32:Ula|soma_temp[29] {} Ula32:Ula|Mux2~0 {} Ula32:Ula|Mux2 {} Alu[29] {} } { 0.000ns 0.336ns 0.272ns 0.783ns 0.262ns 0.261ns 0.264ns 0.243ns 0.755ns 0.254ns 0.262ns 0.247ns 0.254ns 0.245ns 0.263ns 0.250ns 0.279ns 0.246ns 0.252ns 0.756ns 0.263ns 0.243ns 0.260ns 0.250ns 0.257ns 0.252ns 0.258ns 0.246ns 0.264ns 0.251ns 0.264ns 0.258ns 0.735ns 0.259ns 0.719ns 0.741ns 4.198ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { clock clock~clkctrl unidadeControle:unidadeControle|state.LW_step2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { clock {} clock~combout {} clock~clkctrl {} unidadeControle:unidadeControle|state.LW_step2 {} } { 0.000ns 0.000ns 0.114ns 1.192ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.929 ns" { unidadeControle:unidadeControle|state.LW_step2 unidadeControle:unidadeControle|WideOr38~2 unidadeControle:unidadeControle|WideOr38~3 MuxB:MuxB|Mux31~0 Ula32:Ula|carry_temp[0]~36 Ula32:Ula|carry_temp[1]~7 Ula32:Ula|carry_temp[3]~8 Ula32:Ula|carry_temp[3]~9 Ula32:Ula|carry_temp[5]~10 Ula32:Ula|carry_temp[5]~11 Ula32:Ula|carry_temp[7]~12 Ula32:Ula|carry_temp[7]~13 Ula32:Ula|carry_temp[9]~14 Ula32:Ula|carry_temp[9]~15 Ula32:Ula|carry_temp[11]~16 Ula32:Ula|carry_temp[11]~17 Ula32:Ula|carry_temp[13]~18 Ula32:Ula|carry_temp[13]~37 Ula32:Ula|carry_temp[15]~19 Ula32:Ula|carry_temp[15]~38 Ula32:Ula|carry_temp[17]~20 Ula32:Ula|carry_temp[17]~21 Ula32:Ula|carry_temp[19]~22 Ula32:Ula|carry_temp[19]~23 Ula32:Ula|carry_temp[21]~24 Ula32:Ula|carry_temp[21]~25 Ula32:Ula|carry_temp[23]~26 Ula32:Ula|carry_temp[23]~27 Ula32:Ula|carry_temp[25]~28 Ula32:Ula|carry_temp[25]~29 Ula32:Ula|carry_temp[26]~30 Ula32:Ula|carry_temp[27]~32 Ula32:Ula|carry_temp[28]~33 Ula32:Ula|soma_temp[29] Ula32:Ula|Mux2~0 Ula32:Ula|Mux2 Alu[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "25.929 ns" { unidadeControle:unidadeControle|state.LW_step2 {} unidadeControle:unidadeControle|WideOr38~2 {} unidadeControle:unidadeControle|WideOr38~3 {} MuxB:MuxB|Mux31~0 {} Ula32:Ula|carry_temp[0]~36 {} Ula32:Ula|carry_temp[1]~7 {} Ula32:Ula|carry_temp[3]~8 {} Ula32:Ula|carry_temp[3]~9 {} Ula32:Ula|carry_temp[5]~10 {} Ula32:Ula|carry_temp[5]~11 {} Ula32:Ula|carry_temp[7]~12 {} Ula32:Ula|carry_temp[7]~13 {} Ula32:Ula|carry_temp[9]~14 {} Ula32:Ula|carry_temp[9]~15 {} Ula32:Ula|carry_temp[11]~16 {} Ula32:Ula|carry_temp[11]~17 {} Ula32:Ula|carry_temp[13]~18 {} Ula32:Ula|carry_temp[13]~37 {} Ula32:Ula|carry_temp[15]~19 {} Ula32:Ula|carry_temp[15]~38 {} Ula32:Ula|carry_temp[17]~20 {} Ula32:Ula|carry_temp[17]~21 {} Ula32:Ula|carry_temp[19]~22 {} Ula32:Ula|carry_temp[19]~23 {} Ula32:Ula|carry_temp[21]~24 {} Ula32:Ula|carry_temp[21]~25 {} Ula32:Ula|carry_temp[23]~26 {} Ula32:Ula|carry_temp[23]~27 {} Ula32:Ula|carry_temp[25]~28 {} Ula32:Ula|carry_temp[25]~29 {} Ula32:Ula|carry_temp[26]~30 {} Ula32:Ula|carry_temp[27]~32 {} Ula32:Ula|carry_temp[28]~33 {} Ula32:Ula|soma_temp[29] {} Ula32:Ula|Mux2~0 {} Ula32:Ula|Mux2 {} Alu[29] {} } { 0.000ns 0.336ns 0.272ns 0.783ns 0.262ns 0.261ns 0.264ns 0.243ns 0.755ns 0.254ns 0.262ns 0.247ns 0.254ns 0.245ns 0.263ns 0.250ns 0.279ns 0.246ns 0.252ns 0.756ns 0.263ns 0.243ns 0.260ns 0.250ns 0.257ns 0.252ns 0.258ns 0.246ns 0.264ns 0.251ns 0.264ns 0.258ns 0.735ns 0.259ns 0.719ns 0.741ns 4.198ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.150ns 0.420ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.271ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 19:30:11 2017 " "Info: Processing ended: Fri May 05 19:30:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
