git clone --depth 1 --no-tags https://github.com/yathAg/Physical_Verification_SKY130A.git f:/verilog_sva_gh_scraper/data/full_repos/549739957
git clone --depth 1 --no-tags https://github.com/va7deo/alpha68k.git f:/verilog_sva_gh_scraper/data/full_repos/550487050
git clone --depth 1 --no-tags https://github.com/Roodaki/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/554878396
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/Design-of-Area-Effcient-Low-Latency-5G-Compliant-LDPC-Decoder-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/554419260
git clone --depth 1 --no-tags https://github.com/rvem/itmo-comp-arch-2022.git f:/verilog_sva_gh_scraper/data/full_repos/550901589
git clone --depth 1 --no-tags https://github.com/fluctlight001/Nova164_RV_I.git f:/verilog_sva_gh_scraper/data/full_repos/554309546
git clone --depth 1 --no-tags https://github.com/xiachunqiudong/my86_pipe.git f:/verilog_sva_gh_scraper/data/full_repos/554260152
git clone --depth 1 --no-tags https://github.com/wld2000/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/553940592
git clone --depth 1 --no-tags https://github.com/hnyls2002/Gnosis.git f:/verilog_sva_gh_scraper/data/full_repos/555667759
git clone --depth 1 --no-tags https://github.com/wanderingnail/APB_ASYNCHRONOUS_BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/548150448
git clone --depth 1 --no-tags https://github.com/Jayanth-sharma/Mixed-signal-Two-Step-Flash-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/547332072
git clone --depth 1 --no-tags https://github.com/xeonds/xeonds.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/549697979
git clone --depth 1 --no-tags https://github.com/yfjobs97/MSDAP.git f:/verilog_sva_gh_scraper/data/full_repos/546490572
git clone --depth 1 --no-tags https://github.com/qweryy0566/Toy-CPU-2022.git f:/verilog_sva_gh_scraper/data/full_repos/553315493
git clone --depth 1 --no-tags https://github.com/HurleyResearch/nRFICE.git f:/verilog_sva_gh_scraper/data/full_repos/547573215
git clone --depth 1 --no-tags https://github.com/SJTU-ECTL/HEDALS.git f:/verilog_sva_gh_scraper/data/full_repos/547940076
git clone --depth 1 --no-tags https://github.com/dkgrizzly/nespc.git f:/verilog_sva_gh_scraper/data/full_repos/551319280
git clone --depth 1 --no-tags https://github.com/santoslucas/Processador-RAM-ROM.git f:/verilog_sva_gh_scraper/data/full_repos/547486487
git clone --depth 1 --no-tags https://github.com/vini-2205/Hierarquia-de-Memoria-Inclusiva.git f:/verilog_sva_gh_scraper/data/full_repos/551792584
git clone --depth 1 --no-tags https://github.com/MadhuriKadam9/Phase-Locked-Loop-Design-in-Sky130nm.git f:/verilog_sva_gh_scraper/data/full_repos/547360057
git clone --depth 1 --no-tags https://github.com/vini-2205/Processador-Uniciclo.git f:/verilog_sva_gh_scraper/data/full_repos/551799874
git clone --depth 1 --no-tags https://github.com/yfjobs97/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/546515216
git clone --depth 1 --no-tags https://github.com/inderjit303/32-bit-SRAM-.git f:/verilog_sva_gh_scraper/data/full_repos/547404488
git clone --depth 1 --no-tags https://github.com/1024th/RV32I-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552372462
git clone --depth 1 --no-tags https://github.com/vini-2205/Processador-Verilog-RAM-ROM.git f:/verilog_sva_gh_scraper/data/full_repos/550660810
git clone --depth 1 --no-tags https://github.com/Abd1997-Dev/32_bit_MIPS_Single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/555776335
git clone --depth 1 --no-tags https://github.com/QinfendeDD/verilog-master.git f:/verilog_sva_gh_scraper/data/full_repos/555745631
git clone --depth 1 --no-tags https://github.com/panxxhub/verilator-unisims.git f:/verilog_sva_gh_scraper/data/full_repos/549937913
git clone --depth 1 --no-tags https://github.com/Yaoshangshang96/FPGA-based_approx_mult.git f:/verilog_sva_gh_scraper/data/full_repos/552931475
git clone --depth 1 --no-tags https://github.com/eduglez03/Estructura_de_Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/546706748
git clone --depth 1 --no-tags https://github.com/jc-bao/comm_sys_hw.git f:/verilog_sva_gh_scraper/data/full_repos/555253673
git clone --depth 1 --no-tags https://github.com/V-Emanuel/MIPS.Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/552125986
git clone --depth 1 --no-tags https://github.com/microdynamics-cpu/tree-core-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/551858198
git clone --depth 1 --no-tags https://github.com/Seyviour/fpga_spectrometer.git f:/verilog_sva_gh_scraper/data/full_repos/551555917
git clone --depth 1 --no-tags https://github.com/Theparia/Multi-Layer-Perceptron-Neural-Network-Hardware-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/549465571
git clone --depth 1 --no-tags https://github.com/MahmoudRedaSayed/SPI_Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/552731738
git clone --depth 1 --no-tags https://github.com/Zathura1sanky/8X8-SRAM-Mixed-Signal-Design.git f:/verilog_sva_gh_scraper/data/full_repos/547781412
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/Password-Cracker-On-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/545930605
git clone --depth 1 --no-tags https://github.com/lvzhengde/uart.git f:/verilog_sva_gh_scraper/data/full_repos/554657153
git clone --depth 1 --no-tags https://github.com/kei-seu/I2C.git f:/verilog_sva_gh_scraper/data/full_repos/547647500
git clone --depth 1 --no-tags https://github.com/asdplk0410/b-icc-2019.git f:/verilog_sva_gh_scraper/data/full_repos/550722829
git clone --depth 1 --no-tags https://github.com/gjghlinix/dds.git f:/verilog_sva_gh_scraper/data/full_repos/553605757
git clone --depth 1 --no-tags https://github.com/huertma/NanoCMOS.git f:/verilog_sva_gh_scraper/data/full_repos/546953983
git clone --depth 1 --no-tags https://github.com/ishanagg2001/Hardware-modelling.git f:/verilog_sva_gh_scraper/data/full_repos/549696397
git clone --depth 1 --no-tags https://github.com/KOTOKORURU/ETC2_Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/550744481
git clone --depth 1 --no-tags https://github.com/LauYeeYu/RV32I-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/552663873
git clone --depth 1 --no-tags https://github.com/kimna16/CSE3016.git f:/verilog_sva_gh_scraper/data/full_repos/546497610
git clone --depth 1 --no-tags https://github.com/NYU-MLDA/ALMOST.git f:/verilog_sva_gh_scraper/data/full_repos/554436040
git clone --depth 1 --no-tags https://github.com/siddharth062022/Power-Efficient-Approximate-4-2-Compressors-for-Imprecise-8-BIT-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/555700934
git clone --depth 1 --no-tags https://github.com/antoniovillena/2nduserio.git f:/verilog_sva_gh_scraper/data/full_repos/549044273
git clone --depth 1 --no-tags https://github.com/AdrySales/CalculadoraMaquinaDeEstadosVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/552413295
git clone --depth 1 --no-tags https://github.com/omsheladia/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/551909452
git clone --depth 1 --no-tags https://github.com/alirezajaberirad/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/550472301
git clone --depth 1 --no-tags https://github.com/ddwkim10/RFID-Reader-IP-Core-with-ID-filtering-function-.git f:/verilog_sva_gh_scraper/data/full_repos/545794016
git clone --depth 1 --no-tags https://github.com/Dany2002-hub/Image_Processing_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/553163293
git clone --depth 1 --no-tags https://github.com/satvikgoel950/8BitSAR_SatvikGoel_eSim.git f:/verilog_sva_gh_scraper/data/full_repos/547163855
git clone --depth 1 --no-tags https://github.com/Darshil-2002/256-to-1-4-bit-multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/551184337
git clone --depth 1 --no-tags https://github.com/gagana-05/APB_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/554642728
git clone --depth 1 --no-tags https://github.com/PluseLin/Dynamic-Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/547025107
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Up-Down_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/546627352
git clone --depth 1 --no-tags https://github.com/NikolaosGian/VLSI-ASIC-IC.git f:/verilog_sva_gh_scraper/data/full_repos/550167056
git clone --depth 1 --no-tags https://github.com/tommathew01/Verilog_S4_KTU.git f:/verilog_sva_gh_scraper/data/full_repos/552255645
git clone --depth 1 --no-tags https://github.com/Chigook/IP_AXI4Template.git f:/verilog_sva_gh_scraper/data/full_repos/554140534
git clone --depth 1 --no-tags https://github.com/replica455/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/546844548
git clone --depth 1 --no-tags https://github.com/RainDayDream/hust-jizu.git f:/verilog_sva_gh_scraper/data/full_repos/547283129
git clone --depth 1 --no-tags https://github.com/cucapra/filament-evaluation.git f:/verilog_sva_gh_scraper/data/full_repos/546164264
git clone --depth 1 --no-tags https://github.com/Tariya321/EE-practice.git f:/verilog_sva_gh_scraper/data/full_repos/546650364
git clone --depth 1 --no-tags https://github.com/SIAEm41/LeNet-5_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/547678445
git clone --depth 1 --no-tags https://github.com/abhinav067/Serializer-Design-With-MUX-4-1-And-LVDS-Driver.git f:/verilog_sva_gh_scraper/data/full_repos/547533793
git clone --depth 1 --no-tags https://github.com/hsiangchengfun/2022_Fall_Microprocessor_Systems_Principles_and_Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/551214125
git clone --depth 1 --no-tags https://github.com/malivinayak/Self-Correcting-Message-System-using-Hamming-Code.git f:/verilog_sva_gh_scraper/data/full_repos/547996009
git clone --depth 1 --no-tags https://github.com/rcande65/ECE564.git f:/verilog_sva_gh_scraper/data/full_repos/551758594
git clone --depth 1 --no-tags https://github.com/BhagyasriAnnapurna/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/546090524
git clone --depth 1 --no-tags https://github.com/feniatriestocode/coa-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/549126576
git clone --depth 1 --no-tags https://github.com/delta-1234/cscore.git f:/verilog_sva_gh_scraper/data/full_repos/546615775
git clone --depth 1 --no-tags https://github.com/Zhenghong-C-LM/i2c_module_desgin.git f:/verilog_sva_gh_scraper/data/full_repos/549846798
git clone --depth 1 --no-tags https://github.com/tanay-das/Audio_Amplifier_using_eSim.git f:/verilog_sva_gh_scraper/data/full_repos/547904109
git clone --depth 1 --no-tags https://github.com/Sagarbc05/Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/548803621
git clone --depth 1 --no-tags https://github.com/ShahriarKhanLimon/BRACU_CSE460.git f:/verilog_sva_gh_scraper/data/full_repos/552309260
git clone --depth 1 --no-tags https://github.com/AndreasBakke/DigitalElectronics.git f:/verilog_sva_gh_scraper/data/full_repos/554744967
git clone --depth 1 --no-tags https://github.com/mad03day/hard_accelerators.git f:/verilog_sva_gh_scraper/data/full_repos/553479356
git clone --depth 1 --no-tags https://github.com/rooinasuit/pong_nano9k.git f:/verilog_sva_gh_scraper/data/full_repos/551331739
git clone --depth 1 --no-tags https://github.com/Hemanth432/Mixed-Signal-SoC-design-Marathon-using-eSim-SKY130.git f:/verilog_sva_gh_scraper/data/full_repos/547709960
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Up-Down_Binary_Counter_with_Dynamic_Count_to_Flag.git f:/verilog_sva_gh_scraper/data/full_repos/546637817
git clone --depth 1 --no-tags https://github.com/derek8955/CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/555183133
git clone --depth 1 --no-tags https://github.com/rahulearn2019/Mixed-Signal-Circuit-Design-and-SImulation-Marathon.git f:/verilog_sva_gh_scraper/data/full_repos/547486433
git clone --depth 1 --no-tags https://github.com/obscuredcode/mc6845-emulation.git f:/verilog_sva_gh_scraper/data/full_repos/551679018
git clone --depth 1 --no-tags https://github.com/gagana-05/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/548288257
git clone --depth 1 --no-tags https://github.com/mp619/ELEC70048_HWSW_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/554905241
git clone --depth 1 --no-tags https://github.com/ElTheScreeps/Algorithm_for_division_without_restoration_positive_numbers.git f:/verilog_sva_gh_scraper/data/full_repos/546628975
git clone --depth 1 --no-tags https://github.com/KanishR1/MOD_10_Sync_Counter_Mixed_sig_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/546123399
git clone --depth 1 --no-tags https://github.com/mixiang2/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/547306642
git clone --depth 1 --no-tags https://github.com/Md-Sanaul-Haque-Shanto/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/547075601
git clone --depth 1 --no-tags https://github.com/RajeevMarada/Elevator-Lift_Contoller_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/553733231
git clone --depth 1 --no-tags https://github.com/seed42x/LEC-NJU_DC-calculate-system.git f:/verilog_sva_gh_scraper/data/full_repos/548359985
git clone --depth 1 --no-tags https://github.com/MahmoudRedaSayed/ARC-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/551514039
git clone --depth 1 --no-tags https://github.com/tuyethoa1011/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/555840281
git clone --depth 1 --no-tags https://github.com/phapdn/NTT-CKKS.git f:/verilog_sva_gh_scraper/data/full_repos/553302501
git clone --depth 1 --no-tags https://github.com/dehekkendekrekker/74xx-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/554480112
git clone --depth 1 --no-tags https://github.com/asdplk0410/16-bit-risc-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/550731560
