# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV-Y.srcs/sources_1/new/ALU.v" \
"../../../../RV-Y.srcs/sources_1/new/BranchUnit.v" \
"../../../../RV-Y.srcs/sources_1/new/Control.v" \
"../../../../RV-Y.srcs/sources_1/new/IMem.v" \
"../../../../RV-Y.srcs/sources_1/new/ImmConstr.v" \
"../../../../RV-Y.srcs/sources_1/new/InstrFetchUnit.v" \
"../../../../RV-Y.srcs/sources_1/new/Mem.v" \
"../../../../RV-Y.srcs/sources_1/new/MemAccessUnit.v" \
"../../../../RV-Y.srcs/sources_1/new/RegFile.v" \
"../../../../RV-Y.srcs/sources_1/new/Top.v" \
"../../../../RV-Y.srcs/sim_1/new/Test1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
