Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\nios_wallet.qsys --block-symbol-file --output-directory=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\nios_wallet --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading qsys/nios_wallet.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding po_led [altera_avalon_pio 18.1]
Progress: Parameterizing module po_led
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_wallet.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_wallet.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_wallet.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_wallet.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\nios_wallet.qsys --synthesis=VERILOG --output-directory=C:\Users\Class2018\Documents\Projects\Crypto_wallet\impl\qsys\nios_wallet\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading qsys/nios_wallet.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding po_led [altera_avalon_pio 18.1]
Progress: Parameterizing module po_led
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_wallet.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_wallet.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_wallet.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_wallet.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_wallet: Generating nios_wallet "nios_wallet" for QUARTUS_SYNTH
Info: cpu: "nios_wallet" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios_wallet_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_wallet_jtag_uart --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0002_jtag_uart_gen//nios_wallet_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_wallet_jtag_uart'
Info: jtag_uart: "nios_wallet" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory2: Starting RTL generation for module 'nios_wallet_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_wallet_onchip_memory2 --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0003_onchip_memory2_gen//nios_wallet_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'nios_wallet_onchip_memory2'
Info: onchip_memory2: "nios_wallet" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: po_led: Starting RTL generation for module 'nios_wallet_po_led'
Info: po_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_wallet_po_led --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0004_po_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0004_po_led_gen//nios_wallet_po_led_component_configuration.pl  --do_build_sim=0  ]
Info: po_led: Done RTL generation for module 'nios_wallet_po_led'
Info: po_led: "nios_wallet" instantiated altera_avalon_pio "po_led"
Info: sdram: Starting RTL generation for module 'nios_wallet_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_wallet_sdram --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0005_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0005_sdram_gen//nios_wallet_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'nios_wallet_sdram'
Info: sdram: "nios_wallet" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid: "nios_wallet" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_wallet" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_wallet" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_wallet" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_wallet_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_wallet_cpu_cpu --dir=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/CLASS2~1/AppData/Local/Temp/alt7871_1681935578252648554.dir/0009_cpu_gen//nios_wallet_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.12.05 19:36:24 (*) Starting Nios II generation
Info: cpu: # 2018.12.05 19:36:24 (*)   Checking for plaintext license.
Info: cpu: # 2018.12.05 19:36:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2018.12.05 19:36:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.12.05 19:36:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.12.05 19:36:27 (*)   Plaintext license not found.
Info: cpu: # 2018.12.05 19:36:27 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2018.12.05 19:36:27 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2018.12.05 19:36:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.12.05 19:36:27 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.12.05 19:36:27 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2018.12.05 19:36:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.12.05 19:36:27 (*)   Creating all objects for CPU
Info: cpu: # 2018.12.05 19:36:27 (*)     Testbench
Info: cpu: # 2018.12.05 19:36:28 (*)     Instruction decoding
Info: cpu: # 2018.12.05 19:36:28 (*)       Instruction fields
Info: cpu: # 2018.12.05 19:36:28 (*)       Instruction decodes
Info: cpu: # 2018.12.05 19:36:28 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2018.12.05 19:36:28 (*)       Instruction controls
Info: cpu: # 2018.12.05 19:36:28 (*)     Pipeline frontend
Info: cpu: # 2018.12.05 19:36:29 (*)     Pipeline backend
Info: cpu: # 2018.12.05 19:36:31 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.12.05 19:36:33 (*)   Creating encrypted RTL
Info: cpu: # 2018.12.05 19:36:34 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_wallet_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Class2018/Documents/Projects/Crypto_wallet/impl/qsys/nios_wallet/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: nios_wallet: Done "nios_wallet" with 36 modules, 64 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
