#include "kernels/qwen_norm.hpp"

#include <stdexcept>

#include "common/cuda_check.hpp"
#include "common/dtypes.hpp"
#include "kernels/qwen_norm.cuh"

namespace dgpp {
namespace {

// One block per row; the (1 + w) norm with a single rounding.
__global__ void rmsnorm_kernel(const uint16_t* __restrict__ x,
                               const uint16_t* __restrict__ weight,
                               uint16_t* __restrict__ y, int dim, float eps) {
  extern __shared__ float staged[];
  __shared__ float warp_sums[32];
  const int64_t row = blockIdx.x;
  const uint16_t* xr = x + row * dim;
  uint16_t* yr = y + row * dim;
  const float total = qwen_norm::block_sum_squares(xr, dim, staged, warp_sums);
  const float rstd = rsqrtf(total / static_cast<float>(dim) + eps);
  for (int i = threadIdx.x; i < dim; i += blockDim.x) {
    const float w1 = 1.0f + bf16_bits_to_float(weight[i]);
    yr[i] = float_to_bf16_bits(staged[i] * rstd * w1);
  }
}

// One block per row: resid[] = bf16(resid[] + add[]) (add_inplace order),
// then block_sum_squares over the updated row and the single-rounding
// (1+w) epilogue — bitwise the add_inplace + qwen_rmsnorm pair, one launch.
__global__ void add_rmsnorm_kernel(uint16_t* __restrict__ resid,
                                   const uint16_t* __restrict__ add,
                                   const uint16_t* __restrict__ weight,
                                   uint16_t* __restrict__ y, int dim, float eps) {
  extern __shared__ float staged[];
  __shared__ float warp_sums[32];
  const int64_t row = blockIdx.x;
  uint16_t* xr = resid + row * dim;
  const uint16_t* ar = add + row * dim;
  uint16_t* yr = y + row * dim;
  const int tid = threadIdx.x;
  const int nthreads = blockDim.x;
  float partial = 0.0f;
  int i = tid;
  for (; i + 3 * nthreads < dim; i += 4 * nthreads) {
    const uint16_t x0 = xr[i], x1 = xr[i + nthreads], x2 = xr[i + 2 * nthreads],
                   x3 = xr[i + 3 * nthreads];
    const uint16_t a0 = ar[i], a1 = ar[i + nthreads], a2 = ar[i + 2 * nthreads],
                   a3 = ar[i + 3 * nthreads];
    const uint16_t s0 = float_to_bf16_bits(bf16_bits_to_float(x0) + bf16_bits_to_float(a0));
    const uint16_t s1 = float_to_bf16_bits(bf16_bits_to_float(x1) + bf16_bits_to_float(a1));
    const uint16_t s2 = float_to_bf16_bits(bf16_bits_to_float(x2) + bf16_bits_to_float(a2));
    const uint16_t s3 = float_to_bf16_bits(bf16_bits_to_float(x3) + bf16_bits_to_float(a3));
    xr[i] = s0;
    xr[i + nthreads] = s1;
    xr[i + 2 * nthreads] = s2;
    xr[i + 3 * nthreads] = s3;
    const float v0 = bf16_bits_to_float(s0), v1 = bf16_bits_to_float(s1),
                v2 = bf16_bits_to_float(s2), v3 = bf16_bits_to_float(s3);
    staged[i] = v0;
    staged[i + nthreads] = v1;
    staged[i + 2 * nthreads] = v2;
    staged[i + 3 * nthreads] = v3;
    partial = fmaf(v0, v0, partial);
    partial = fmaf(v1, v1, partial);
    partial = fmaf(v2, v2, partial);
    partial = fmaf(v3, v3, partial);
  }
  for (; i < dim; i += nthreads) {
    const uint16_t s = float_to_bf16_bits(bf16_bits_to_float(xr[i]) + bf16_bits_to_float(ar[i]));
    xr[i] = s;
    const float v = bf16_bits_to_float(s);
    staged[i] = v;
    partial = fmaf(v, v, partial);
  }
#pragma unroll
  for (int off = 16; off > 0; off >>= 1)
    partial += __shfl_xor_sync(0xffffffff, partial, off);
  if ((tid & 31) == 0) warp_sums[tid >> 5] = partial;
  __syncthreads();
  float total = 0.0f;
  const int nwarps = (nthreads + 31) / 32;
  for (int w = 0; w < nwarps; ++w) total += warp_sums[w];
  const float rstd = rsqrtf(total / static_cast<float>(dim) + eps);
  for (int j = tid; j < dim; j += nthreads) {
    const float w1 = 1.0f + bf16_bits_to_float(weight[j]);
    yr[j] = float_to_bf16_bits(staged[j] * rstd * w1);
  }
}

// One block per (row, group): the group's own statistics, the weight
// indexed by the flat position in the row.
__global__ void group_rmsnorm_kernel(const uint16_t* __restrict__ x,
                                     const uint16_t* __restrict__ weight,
                                     uint16_t* __restrict__ y, int groups,
                                     int group_dim, float eps) {
  extern __shared__ float staged[];
  __shared__ float warp_sums[32];
  const int64_t row = blockIdx.x;
  const int g = blockIdx.y;
  const int64_t base = row * static_cast<int64_t>(groups) * group_dim +
                       static_cast<int64_t>(g) * group_dim;
  const uint16_t* xr = x + base;
  uint16_t* yr = y + base;
  const uint16_t* wr = weight + static_cast<int64_t>(g) * group_dim;
  const float total = qwen_norm::block_sum_squares(xr, group_dim, staged, warp_sums);
  const float rstd = rsqrtf(total / static_cast<float>(group_dim) + eps);
  for (int i = threadIdx.x; i < group_dim; i += blockDim.x) {
    const float w1 = 1.0f + bf16_bits_to_float(wr[i]);
    yr[i] = float_to_bf16_bits(staged[i] * rstd * w1);
  }
}

__global__ void gated_rmsnorm_kernel(const uint16_t* __restrict__ x,
                                     const uint16_t* __restrict__ gate,
                                     const uint16_t* __restrict__ weight,
                                     uint16_t* __restrict__ y, int dim, float eps) {
  extern __shared__ float staged[];
  __shared__ float warp_sums[32];
  const int64_t row = blockIdx.x;
  const uint16_t* xr = x + row * dim;
  const uint16_t* gr = gate + row * dim;
  uint16_t* yr = y + row * dim;
  const float total = qwen_norm::block_sum_squares(xr, dim, staged, warp_sums);
  // The reference: 1 / sqrt(mean + eps) — rsqrt's rounding differs from
  // 1/sqrtf by an ulp on some inputs; keep the division form.
  const float rstd = 1.0f / sqrtf(total / static_cast<float>(dim) + eps);
  for (int i = threadIdx.x; i < dim; i += blockDim.x) {
    const float u = bf16_bits_to_float(float_to_bf16_bits(staged[i] * rstd));
    const float p = bf16_bits_to_float(float_to_bf16_bits(u * bf16_bits_to_float(weight[i])));
    const float g = bf16_bits_to_float(gr[i]);
    const float sig = 1.0f / (1.0f + expf(-g));
    yr[i] = float_to_bf16_bits(p * sig);
  }
}

void check(int64_t rows, int dim, const char* who) {
  if (rows <= 0 || dim <= 0) throw std::invalid_argument(std::string(who) + ": empty problem");
  if (dim > 12288) throw std::invalid_argument(std::string(who) + ": dim exceeds the smem stage");
}

}  // namespace

void qwen_rmsnorm_bf16(const void* x, const void* weight, void* y, int64_t rows,
                       int dim, float eps, cudaStream_t stream) {
  check(rows, dim, "qwen rmsnorm");
  constexpr int kBlock = 256;
  const size_t shmem = sizeof(float) * static_cast<size_t>(dim);
  cudaGetLastError();
  rmsnorm_kernel<<<static_cast<unsigned>(rows), kBlock, shmem, stream>>>(
      static_cast<const uint16_t*>(x), static_cast<const uint16_t*>(weight),
      static_cast<uint16_t*>(y), dim, eps);
  DGPP_CUDA_OK(cudaGetLastError());
}

void qwen_add_rmsnorm_bf16(void* resid, const void* add, const void* weight, void* y,
                           int64_t rows, int dim, float eps, cudaStream_t stream) {
  check(rows, dim, "qwen add rmsnorm");
  constexpr int kBlock = 256;
  const size_t shmem = sizeof(float) * static_cast<size_t>(dim);
  cudaGetLastError();
  add_rmsnorm_kernel<<<static_cast<unsigned>(rows), kBlock, shmem, stream>>>(
      static_cast<uint16_t*>(resid), static_cast<const uint16_t*>(add),
      static_cast<const uint16_t*>(weight), static_cast<uint16_t*>(y), dim, eps);
  DGPP_CUDA_OK(cudaGetLastError());
}

void qwen_group_rmsnorm_bf16(const void* x, const void* weight, void* y,
                             int64_t rows, int groups, int group_dim, float eps,
                             cudaStream_t stream) {
  check(rows, group_dim, "qwen group rmsnorm");
  if (groups <= 0) throw std::invalid_argument("qwen group rmsnorm: no groups");
  constexpr int kBlock = 256;
  const size_t shmem = sizeof(float) * static_cast<size_t>(group_dim);
  const dim3 grid(static_cast<unsigned>(rows), static_cast<unsigned>(groups), 1);
  cudaGetLastError();
  group_rmsnorm_kernel<<<grid, kBlock, shmem, stream>>>(
      static_cast<const uint16_t*>(x), static_cast<const uint16_t*>(weight),
      static_cast<uint16_t*>(y), groups, group_dim, eps);
  DGPP_CUDA_OK(cudaGetLastError());
}

void gdn_gated_rmsnorm_bf16(const void* x, const void* gate, const void* weight,
                            void* y, int64_t rows, int dim, float eps,
                            cudaStream_t stream) {
  check(rows, dim, "gdn gated rmsnorm");
  constexpr int kBlock = 128;
  const size_t shmem = sizeof(float) * static_cast<size_t>(dim);
  cudaGetLastError();
  gated_rmsnorm_kernel<<<static_cast<unsigned>(rows), kBlock, shmem, stream>>>(
      static_cast<const uint16_t*>(x), static_cast<const uint16_t*>(gate),
      static_cast<const uint16_t*>(weight), static_cast<uint16_t*>(y), dim, eps);
  DGPP_CUDA_OK(cudaGetLastError());
}

__global__ void gated_rmsnorm_swish_kernel(const uint16_t* __restrict__ x,
                                           const uint16_t* __restrict__ gate,
                                           const uint16_t* __restrict__ weight,
                                           uint16_t* __restrict__ y, int dim, float eps) {
  extern __shared__ float staged[];
  __shared__ float warp_sums[32];
  const int64_t row = blockIdx.x;
  const uint16_t* xr = x + row * dim;
  const uint16_t* gr = gate + row * dim;
  uint16_t* yr = y + row * dim;
  const float total = qwen_norm::block_sum_squares(xr, dim, staged, warp_sums);
  // Same division form as the sigmoid kernel (1/sqrtf, not rsqrtf).
  const float rstd = 1.0f / sqrtf(total / static_cast<float>(dim) + eps);
  for (int i = threadIdx.x; i < dim; i += blockDim.x) {
    const float u = bf16_bits_to_float(float_to_bf16_bits(staged[i] * rstd));
    const float p = bf16_bits_to_float(float_to_bf16_bits(u * bf16_bits_to_float(weight[i])));
    const float g = bf16_bits_to_float(gr[i]);
    const float sig = 1.0f / (1.0f + expf(-g));
    yr[i] = float_to_bf16_bits(p * (g * sig));
  }
}

void gdn_gated_rmsnorm_swish_bf16(const void* x, const void* gate, const void* weight,
                                  void* y, int64_t rows, int dim, float eps,
                                  cudaStream_t stream) {
  check(rows, dim, "gdn gated rmsnorm swish");
  constexpr int kBlock = 128;
  const size_t shmem = sizeof(float) * static_cast<size_t>(dim);
  cudaGetLastError();
  gated_rmsnorm_swish_kernel<<<static_cast<unsigned>(rows), kBlock, shmem, stream>>>(
      static_cast<const uint16_t*>(x), static_cast<const uint16_t*>(gate),
      static_cast<const uint16_t*>(weight), static_cast<uint16_t*>(y), dim, eps);
  DGPP_CUDA_OK(cudaGetLastError());
}

}  // namespace dgpp
