// Seed: 748060336
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_6 = -1;
  logic id_7;
  always @(-1) begin : LABEL_0
    $clog2(60);
    ;
  end
  initial
  fork : SymbolIdentifier
  join_none
endmodule
module module_1 #(
    parameter id_0 = 32'd21
) (
    input wor _id_0,
    input tri id_1,
    output uwire id_2,
    input supply0 id_3,
    output wire id_4
);
  logic [-1 : id_0  +  id_0] id_6 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
