set INCL_KERNEL_SYSTEM 1
set USE_SNOOP 1
set HOST_TO_DEV_READ_WIDTH 0
set DEV_TO_HOST_WRITE_WIDTH 0
source "/home/joerock/intelFPGA_pro/21.1/hld/share/lib/tcl/aoc_sim_generate_qsys.tcl"
