# half-adder-EDA
A Verilog-based design and simulation of a Half Adder with complete RTL code, testbench, and simulation waveform. This project demonstrates fundamental combinational logic design and verification using industry-standard EDA tools.
