# Arithmetic-Logic-Unit
VHDL implementations of combinational logic circuits, including a simple ALU, multiplexer, and seven-segment decoder. Uses structural and dataflow coding styles with Quartus Prime and ModelSim-Altera for simulation.
