# Tiny Tapeout project information
project:
  title:        "PLC-PRG"                   # Project title
  author:       "Shruthi Rekhana"           # Your name
  discord:      ""                          # Your discord username (optional)
  description:  "Implements a simple PLC-style programmable logic controller in Verilog."  # One line description of what your project does
  language:     "Verilog"                   # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1000000                     # Example: 1 MHz PLC clock (set 0 if you donâ€™t use a clock)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"                              # Adjust if your design is bigger/smaller

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_plc_prg"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "IN0"
  ui[1]: "IN1"
  ui[2]: "IN2"
  ui[3]: "IN3"
  ui[4]: "IN4"
  ui[5]: "IN5"
  ui[6]: "IN6"
  ui[7]: "IN7"
  
  # Outputs
  uo[0]: "OUT0"
  uo[1]: "OUT1"
  uo[2]: "OUT2"
  uo[3]: "OUT3"
  uo[4]: "OUT4"
  uo[5]: "OUT5"
  uo[6]: "OUT6"
  uo[7]: "OUT7"

  # Bidirectional pins (if not used, leave blank)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
