# FPGA_AES128
AES128 with verilog/FPGA

## 참고 링크
[암호화 블로그 정리](https://blog.naver.com/abdds1166/223306126239)

[복호화 블로그 정리](https://blog.naver.com/abdds1166/223307812573)



## 구조
### TOP 모듈
[AES_Top.v](https://github.com/yuyu0830/FPGA_AES128/blob/main/AES_TOP.v)

### 통신
[UART 모듈(작성중)](https://github.com/yuyu0830/FPGA_AES128/blob/main/UART_Top.v)

### 암/복호화
[Crypto.v](https://github.com/yuyu0830/FPGA_AES128/blob/main/Crypto/Crypto.v)

### 키확장
[KeyExpansion.v](https://github.com/yuyu0830/FPGA_AES128/blob/main/KeyExpansion/KeyExpansion.v)
