<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Edidi Sai Anant | Digital Engineering Portfolio</title>
    <meta name="description" content="The interactive portfolio of Edidi Sai Anant, showcasing projects and experience in semiconductor processes, IC design, and embedded systems.">
    
    <link rel="preconnect" href="https://fonts.googleapis.com">
    <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;600;700&family=Source+Code+Pro:wght@400;600&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">

    <link rel="stylesheet" href="style.css">
</head>
<body>

    <div class="cursor"></div>

    <main class="container">

        <section class="hero">
            <div class="hero__content">
                <h1 class="hero__title">Edidi Sai Anant</h1>
                <p class="hero__subtitle">
                    Master's Candidate <span class="highlight">&</span> Specialist in VLSI & Embedded Systems
                </p>
                <p class="hero__description">
                    Building the foundational hardware of tomorrow, from memory technologies to neural network accelerators.
                </p>
                <div class="hero__socials">
                    <a href="mailto:esanant@u.nus.edu" class="hero__link" aria-label="Email"><i class="fas fa-envelope"></i></a>
                    <a href="https://linkedin.com/in/sai-anant" target="_blank" rel="noopener noreferrer" class="hero__link" aria-label="LinkedIn"><i class="fab fa-linkedin"></i></a>
                    <a href="#" target="_blank" rel="noopener noreferrer" class="hero__link" aria-label="GitHub"><i class="fab fa-github"></i></a>
                </div>
            </div>
        </section>

        <section class="content-section" id="experience">
            <h2 class="section-title">Professional Experience</h2>
            <div class="experience-grid">
                
                <div class="experience-card">
                    <div class="card-header">
                        <span class="card-date">Aug 2024 - Present</span>
                        <h3 class="card-title">Graduate Assistant</h3>
                        <h4 class="card-subtitle">National University of Singapore</h4>
                    </div>
                    <p class="card-description">Overseeing lab sessions and providing guidance for Microcontroller Programming and Computer Architecture courses, while collaborating with faculty to enhance lab materials.</p>
                </div>

                <div class="experience-card">
                    <div class="card-header">
                        <span class="card-date">Dec 2022 - Jan 2023</span>
                        <h3 class="card-title">Project Intern</h3>
                        <h4 class="card-subtitle">Maven Silicon</h4>
                    </div>
                    <p class="card-description">Designed and implemented an AHB to APB bridge, advancing proficiency in RTL coding with Verilog HDL and refining gate-level schematics for optimal reliability.</p>
                </div>

                <div class="experience-card">
                    <div class="card-header">
                        <span class="card-date">Jun 2022 - Jul 2022</span>
                        <h3 class="card-title">Intern</h3>
                        <h4 class="card-subtitle">Sandeepani School of Embedded System Design</h4>
                    </div>
                    <p class="card-description">Performed in-depth functional verification and coverage analysis for UART and Half Adder modules using SystemVerilog and industry-standard tools like Questa Sim.</p>
                </div>
            </div>
        </section>

        <section class="content-section" id="projects">
            <h2 class="section-title">Key Projects</h2>
            <div class="project-grid">
                <div class="project-card">
                    <div class="project-card__content">
                        <h3 class="project-card__title">FPGA Hardware Accelerator</h3>
                        <p class="project-card__description">Developed an accelerator on a Xilinx Zynq-7000 FPGA to boost MLP neural network inference, achieving significant speed gains through pipelining and array partitioning.</p>
                        <div class="project-card__tags">
                            <span>Verilog</span><span>HLS</span><span>Xilinx Vivado</span>
                        </div>
                    </div>
                </div>
                <div class="project-card">
                    <div class="project-card__content">
                        <h3 class="project-card__title">In-Memory Compute Circuit</h3>
                        <p class="project-card__description">Designed and simulated a specialized circuit for neural network acceleration using NeuroSim & MuMax3, focusing on quantization techniques to improve computational speed.</p>
                        <div class="project-card__tags">
                            <span>PyTorch</span><span>NeuroSim</span><span>Quantization</span>
                        </div>
                    </div>
                </div>
                 <div class="project-card">
                    <div class="project-card__content">
                        <h3 class="project-card__title">VLSI Interconnect Modelling</h3>
                        <p class="project-card__description">Optimized processor interconnects for a 45nm dual-core processor in Cadence Virtuoso, analyzing energy-delay tradeoffs to enhance signal integrity and system performance.</p>
                        <div class="project-card__tags">
                            <span>Cadence Virtuoso</span><span>RC Models</span><span>45nm</span>
                        </div>
                    </div>
                </div>
                 <div class="project-card">
                    <div class="project-card__content">
                        <h3 class="project-card__title">Standard Cell IP Development</h3>
                        <p class="project-card__description">Created a ring oscillator Standard Cell IP in 40nm technology, using a hierarchical design in Cadence Virtuoso to minimize area while optimizing for energy and performance.</p>
                        <div class="project-card__tags">
                            <span>Digital IC Design</span><span>DRC/LVS</span><span>40nm</span>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section class="content-section" id="skills">
             <h2 class="section-title">Core Competencies</h2>
             <div class="dual-grid">
                 <div class="skills-container">
                    <div class="skill-category">
                        <h4>EDA Tools & HDLs</h4>
                        <p>Cadence Virtuoso, Xilinx Vivado, Questa Sim, Verilog, SystemVerilog, HLS</p>
                    </div>
                    <div class="skill-category">
                        <h4>Programming & Systems</h4>
                        <p>Python, C++, Embedded Systems (ARM, RISC-V), PCB Design, Linux</p>
                    </div>
                 </div>
                 <div class="publications-container">
                    <div class="publication-item">
                        <a href="#" class="publication-link">Improving Data Integrity with Reversible Logic</a>
                        <span class="publication-source">IEEE, 2023</span>
                    </div>
                     <div class="publication-item">
                        <a href="#" class="publication-link">A Survey on Affordable IoT Enabled Healthcare Systems</a>
                        <span class="publication-source">Grenze Scientific Society, 2022</span>
                    </div>
                     <div class="publication-item">
                        <a href="#" class="publication-link">Patent: System for Controlling an Autonomous Vehicle</a>
                        <span class="publication-source">Issued 2025</span>
                    </div>
                 </div>
             </div>
        </section>

    </main>

    <script src="https://cdnjs.cloudflare.com/ajax/libs/gsap/3.12.5/gsap.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/gsap/3.12.5/ScrollTrigger.min.js"></script>
    
    <script src="script.js"></script>
</body>
</html>
