Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec 30 08:59:34 2022
| Host         : DESKTOP-42NSTD8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file final_timing_summary_routed.rpt -pb final_timing_summary_routed.pb -rpx final_timing_summary_routed.rpx -warn_on_violation
| Design       : final
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
TIMING-16  Warning           Large setup violation          11          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (203)
5. checking no_input_delay (9)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (203)
--------------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.554      -21.976                     52                  876        0.021        0.000                      0                  876        4.500        0.000                       0                   482  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.554      -21.976                     52                  876        0.021        0.000                      0                  876        4.500        0.000                       0                   482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           52  Failing Endpoints,  Worst Slack       -1.554ns,  Total Violation      -21.976ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.554ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.561ns  (logic 4.873ns (42.152%)  route 6.688ns (57.848%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        2.217    11.553    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X58Y18         MUXF7 (Prop_muxf7_S_O)       0.458    12.011 r  vs0/data_o_reg[5]_i_579/O
                         net (fo=1, routed)           0.000    12.011    vs0/data_o_reg[5]_i_579_n_0
    SLICE_X58Y18         MUXF8 (Prop_muxf8_I1_O)      0.094    12.105 r  vs0/data_o_reg[5]_i_427/O
                         net (fo=1, routed)           1.058    13.163    vs0/data_o_reg[5]_i_427_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I1_O)        0.316    13.479 r  vs0/data_o[5]_i_218/O
                         net (fo=1, routed)           0.000    13.479    vs0/data_o[5]_i_218_n_0
    SLICE_X56Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    13.720 r  vs0/data_o_reg[5]_i_97/O
                         net (fo=1, routed)           0.665    14.385    vs0/data_o_reg[5]_i_97_n_0
    SLICE_X55Y24         LUT6 (Prop_lut6_I4_O)        0.298    14.683 r  vs0/data_o[5]_i_47/O
                         net (fo=1, routed)           0.000    14.683    vs0/data_o[5]_i_47_n_0
    SLICE_X55Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    14.895 r  vs0/data_o_reg[5]_i_20/O
                         net (fo=1, routed)           0.725    15.620    vs0/data_o_reg[5]_i_20_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.299    15.919 r  vs0/data_o[5]_i_7/O
                         net (fo=1, routed)           0.149    16.068    vs0/data_o[5]_i_7_n_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I4_O)        0.124    16.192 r  vs0/data_o[5]_i_2/O
                         net (fo=1, routed)           0.351    16.542    ram0/data_o_reg[5]_0
    SLICE_X52Y24         LUT6 (Prop_lut6_I0_O)        0.124    16.666 r  ram0/data_o[5]_i_1/O
                         net (fo=1, routed)           0.000    16.666    ram0/data_o[5]_i_1_n_0
    SLICE_X52Y24         FDRE                                         r  ram0/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.438    14.810    ram0/clk_IBUF_BUFG
    SLICE_X52Y24         FDRE                                         r  ram0/data_o_reg[5]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X52Y24         FDRE (Setup_fdre_C_D)        0.079    15.112    ram0/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -16.666    
  -------------------------------------------------------------------
                         slack                                 -1.554    

Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 4.471ns (39.026%)  route 6.985ns (60.974%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.864    11.200    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X46Y8          MUXF7 (Prop_muxf7_S_O)       0.474    11.674 r  vs0/data_o_reg[4]_i_344/O
                         net (fo=1, routed)           0.000    11.674    vs0/data_o_reg[4]_i_344_n_0
    SLICE_X46Y8          MUXF8 (Prop_muxf8_I1_O)      0.088    11.762 r  vs0/data_o_reg[4]_i_167/O
                         net (fo=1, routed)           0.718    12.480    vs0/data_o_reg[4]_i_167_n_0
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.319    12.799 r  vs0/data_o[4]_i_80/O
                         net (fo=1, routed)           0.000    12.799    vs0/data_o[4]_i_80_n_0
    SLICE_X47Y7          MUXF7 (Prop_muxf7_I0_O)      0.212    13.011 r  vs0/data_o_reg[4]_i_39/O
                         net (fo=1, routed)           0.916    13.927    vs0/data_o_reg[4]_i_39_n_0
    SLICE_X45Y10         LUT6 (Prop_lut6_I5_O)        0.299    14.226 r  vs0/data_o[4]_i_16/O
                         net (fo=1, routed)           1.249    15.475    vs0/data_o[4]_i_16_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.599 r  vs0/data_o[4]_i_6/O
                         net (fo=1, routed)           0.451    16.050    vs0/data_o[4]_i_6_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I2_O)        0.124    16.174 r  vs0/data_o[4]_i_2/O
                         net (fo=1, routed)           0.264    16.438    ram0/data_o_reg[4]_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.562 r  ram0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    16.562    ram0/data_o[4]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  ram0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.440    14.812    ram0/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  ram0/data_o_reg[4]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X47Y30         FDRE (Setup_fdre_C_D)        0.031    15.066    ram0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.490ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.445ns  (logic 4.950ns (43.251%)  route 6.495ns (56.749%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.950    11.287    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X10Y25         MUXF7 (Prop_muxf7_S_O)       0.496    11.783 r  vs0/data_o_reg[9]_i_613/O
                         net (fo=1, routed)           0.000    11.783    vs0/data_o_reg[9]_i_613_n_0
    SLICE_X10Y25         MUXF8 (Prop_muxf8_I0_O)      0.098    11.881 r  vs0/data_o_reg[9]_i_457/O
                         net (fo=1, routed)           0.922    12.803    vs0/data_o_reg[9]_i_457_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.319    13.122 r  vs0/data_o[9]_i_243/O
                         net (fo=1, routed)           0.000    13.122    vs0/data_o[9]_i_243_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I0_O)      0.241    13.363 r  vs0/data_o_reg[9]_i_120/O
                         net (fo=1, routed)           0.780    14.143    vs0/data_o_reg[9]_i_120_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I0_O)        0.298    14.441 r  vs0/data_o[9]_i_61/O
                         net (fo=1, routed)           0.000    14.441    vs0/data_o[9]_i_61_n_0
    SLICE_X7Y22          MUXF7 (Prop_muxf7_I1_O)      0.245    14.686 r  vs0/data_o_reg[9]_i_23/O
                         net (fo=1, routed)           0.733    15.419    vs0/data_o_reg[9]_i_23_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.298    15.717 r  vs0/data_o[9]_i_8/O
                         net (fo=1, routed)           0.306    16.023    vs0/data_o[9]_i_8_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124    16.147 r  vs0/data_o[9]_i_2/O
                         net (fo=1, routed)           0.280    16.427    ram0/data_o_reg[9]_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I0_O)        0.124    16.551 r  ram0/data_o[9]_i_1/O
                         net (fo=1, routed)           0.000    16.551    ram0/data_o[9]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  ram0/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.506    14.878    ram0/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  ram0/data_o_reg[9]/C
                         clock pessimism              0.187    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.031    15.060    ram0/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -16.551    
  -------------------------------------------------------------------
                         slack                                 -1.490    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 4.403ns (38.359%)  route 7.076ns (61.641%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.232 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        2.195    11.428    ram0/data_o[11]_i_144[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I5_O)        0.295    11.723 r  ram0/g42_b0__0/O
                         net (fo=1, routed)           0.000    11.723    vs0/data_o_reg[0]_i_178_2
    SLICE_X4Y15          MUXF7 (Prop_muxf7_I0_O)      0.212    11.935 r  vs0/data_o_reg[0]_i_365/O
                         net (fo=1, routed)           0.000    11.935    vs0/data_o_reg[0]_i_365_n_0
    SLICE_X4Y15          MUXF8 (Prop_muxf8_I1_O)      0.094    12.029 r  vs0/data_o_reg[0]_i_178/O
                         net (fo=1, routed)           0.591    12.620    vs0/data_o_reg[0]_i_178_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.316    12.936 r  vs0/data_o[0]_i_84/O
                         net (fo=1, routed)           1.124    14.059    vs0/data_o[0]_i_84_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I1_O)        0.124    14.183 r  vs0/data_o[0]_i_41/O
                         net (fo=1, routed)           0.000    14.183    vs0/data_o[0]_i_41_n_0
    SLICE_X5Y24          MUXF7 (Prop_muxf7_I0_O)      0.212    14.395 r  vs0/data_o_reg[0]_i_18/O
                         net (fo=1, routed)           0.889    15.285    vs0/data_o_reg[0]_i_18_n_0
    SLICE_X5Y28          LUT6 (Prop_lut6_I5_O)        0.299    15.584 r  vs0/data_o[0]_i_6/O
                         net (fo=1, routed)           0.338    15.922    vs0/data_o[0]_i_6_n_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.124    16.046 r  vs0/data_o[0]_i_2/O
                         net (fo=1, routed)           0.414    16.460    ram0/data_o_reg[0]_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I0_O)        0.124    16.584 r  ram0/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    16.584    ram0/data_o[0]_i_1_n_0
    SLICE_X6Y29          FDRE                                         r  ram0/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.509    14.881    ram0/clk_IBUF_BUFG
    SLICE_X6Y29          FDRE                                         r  ram0/data_o_reg[0]/C
                         clock pessimism              0.187    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X6Y29          FDRE (Setup_fdre_C_D)        0.079    15.111    ram0/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -16.584    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 4.759ns (41.741%)  route 6.642ns (58.259%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.794    11.130    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X45Y12         MUXF7 (Prop_muxf7_S_O)       0.458    11.588 r  vs0/data_o_reg[8]_i_356/O
                         net (fo=1, routed)           0.828    12.416    vs0/data_o_reg[8]_i_356_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.299    12.715 r  vs0/data_o[8]_i_190/O
                         net (fo=1, routed)           0.000    12.715    vs0/data_o[8]_i_190_n_0
    SLICE_X45Y12         MUXF7 (Prop_muxf7_I0_O)      0.238    12.953 r  vs0/data_o_reg[8]_i_95/O
                         net (fo=1, routed)           1.226    14.179    vs0/data_o_reg[8]_i_95_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I0_O)        0.298    14.477 r  vs0/data_o[8]_i_48/O
                         net (fo=1, routed)           0.000    14.477    vs0/data_o[8]_i_48_n_0
    SLICE_X45Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    14.689 r  vs0/data_o_reg[8]_i_23/O
                         net (fo=1, routed)           0.570    15.259    vs0/data_o_reg[8]_i_23_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.299    15.558 r  vs0/data_o[8]_i_10/O
                         net (fo=1, routed)           0.422    15.979    vs0/data_o[8]_i_10_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.103 r  vs0/data_o[8]_i_3/O
                         net (fo=1, routed)           0.280    16.383    vs0/data_o[8]_i_3_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I2_O)        0.124    16.507 r  vs0/data_o[8]_i_1/O
                         net (fo=1, routed)           0.000    16.507    ram0/D[2]
    SLICE_X44Y34         FDRE                                         r  ram0/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.445    14.817    ram0/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  ram0/data_o_reg[8]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.031    15.071    ram0/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.507    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.406ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.364ns  (logic 4.786ns (42.117%)  route 6.578ns (57.883%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        2.119    11.455    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X60Y19         MUXF7 (Prop_muxf7_S_O)       0.496    11.951 r  vs0/data_o_reg[10]_i_500/O
                         net (fo=1, routed)           0.000    11.951    vs0/data_o_reg[10]_i_500_n_0
    SLICE_X60Y19         MUXF8 (Prop_muxf8_I0_O)      0.098    12.049 r  vs0/data_o_reg[10]_i_253/O
                         net (fo=1, routed)           0.958    13.007    vs0/data_o_reg[10]_i_253_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I1_O)        0.319    13.326 r  vs0/data_o[10]_i_113/O
                         net (fo=1, routed)           0.000    13.326    vs0/data_o[10]_i_113_n_0
    SLICE_X50Y25         MUXF7 (Prop_muxf7_I0_O)      0.209    13.535 r  vs0/data_o_reg[10]_i_46/O
                         net (fo=1, routed)           1.032    14.567    vs0/data_o_reg[10]_i_46_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I4_O)        0.297    14.864 r  vs0/data_o[10]_i_17/O
                         net (fo=1, routed)           0.000    14.864    vs0/data_o[10]_i_17_n_0
    SLICE_X44Y26         MUXF7 (Prop_muxf7_I0_O)      0.238    15.102 r  vs0/data_o_reg[10]_i_6/O
                         net (fo=1, routed)           0.642    15.744    vs0/data_o_reg[10]_i_6_n_0
    SLICE_X44Y27         LUT5 (Prop_lut5_I1_O)        0.298    16.042 r  vs0/data_o[10]_i_2/O
                         net (fo=1, routed)           0.303    16.345    vs0/data_o[10]_i_2_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    16.469 r  vs0/data_o[10]_i_1/O
                         net (fo=1, routed)           0.000    16.469    ram0/D[3]
    SLICE_X43Y27         FDRE                                         r  ram0/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.436    14.808    ram0/clk_IBUF_BUFG
    SLICE_X43Y27         FDRE                                         r  ram0/data_o_reg[10]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X43Y27         FDRE (Setup_fdre_C_D)        0.032    15.063    ram0/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -16.469    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (VIOLATED) :        -1.377ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.391ns  (logic 4.872ns (42.770%)  route 6.519ns (57.230%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.866    11.202    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X41Y36         MUXF7 (Prop_muxf7_S_O)       0.458    11.660 r  vs0/data_o_reg[1]_i_598/O
                         net (fo=1, routed)           0.000    11.660    vs0/data_o_reg[1]_i_598_n_0
    SLICE_X41Y36         MUXF8 (Prop_muxf8_I1_O)      0.094    11.754 r  vs0/data_o_reg[1]_i_446/O
                         net (fo=1, routed)           0.708    12.462    vs0/data_o_reg[1]_i_446_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I5_O)        0.316    12.778 r  vs0/data_o[1]_i_236/O
                         net (fo=1, routed)           0.000    12.778    vs0/data_o[1]_i_236_n_0
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I1_O)      0.245    13.023 r  vs0/data_o_reg[1]_i_111/O
                         net (fo=1, routed)           0.941    13.964    vs0/data_o_reg[1]_i_111_n_0
    SLICE_X50Y34         LUT6 (Prop_lut6_I2_O)        0.298    14.262 r  vs0/data_o[1]_i_54/O
                         net (fo=1, routed)           0.000    14.262    vs0/data_o[1]_i_54_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.209    14.471 r  vs0/data_o_reg[1]_i_21/O
                         net (fo=1, routed)           0.631    15.102    vs0/data_o_reg[1]_i_21_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.297    15.399 r  vs0/data_o[1]_i_7/O
                         net (fo=1, routed)           0.568    15.967    vs0/data_o[1]_i_7_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I4_O)        0.124    16.091 r  vs0/data_o[1]_i_2/O
                         net (fo=1, routed)           0.282    16.373    ram0/data_o_reg[1]_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I0_O)        0.124    16.497 r  ram0/data_o[1]_i_1/O
                         net (fo=1, routed)           0.000    16.497    ram0/data_o[1]_i_1_n_0
    SLICE_X52Y31         FDRE                                         r  ram0/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.445    14.817    ram0/clk_IBUF_BUFG
    SLICE_X52Y31         FDRE                                         r  ram0/data_o_reg[1]/C
                         clock pessimism              0.259    15.076    
                         clock uncertainty           -0.035    15.040    
    SLICE_X52Y31         FDRE (Setup_fdre_C_D)        0.079    15.119    ram0/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -16.497    
  -------------------------------------------------------------------
                         slack                                 -1.377    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.282ns  (logic 4.826ns (42.777%)  route 6.456ns (57.223%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=2 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.232 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.870    11.102    ram0/data_o[11]_i_144[0]
    SLICE_X10Y29         LUT6 (Prop_lut6_I5_O)        0.295    11.397 r  ram0/g680_b2__0/O
                         net (fo=1, routed)           0.000    11.397    vs0/data_o_reg[2]_i_423_0
    SLICE_X10Y29         MUXF7 (Prop_muxf7_I0_O)      0.241    11.638 r  vs0/data_o_reg[2]_i_663/O
                         net (fo=1, routed)           0.000    11.638    vs0/data_o_reg[2]_i_663_n_0
    SLICE_X10Y29         MUXF8 (Prop_muxf8_I0_O)      0.098    11.736 r  vs0/data_o_reg[2]_i_423/O
                         net (fo=1, routed)           0.822    12.558    vs0/data_o_reg[2]_i_423_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.319    12.877 r  vs0/data_o[2]_i_199/O
                         net (fo=1, routed)           0.826    13.703    vs0/data_o[2]_i_199_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I0_O)        0.124    13.827 r  vs0/data_o[2]_i_80/O
                         net (fo=1, routed)           0.000    13.827    vs0/data_o[2]_i_80_n_0
    SLICE_X13Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    14.039 r  vs0/data_o_reg[2]_i_34/O
                         net (fo=1, routed)           0.467    14.506    vs0/data_o_reg[2]_i_34_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I0_O)        0.299    14.805 r  vs0/data_o[2]_i_15/O
                         net (fo=1, routed)           0.000    14.805    vs0/data_o[2]_i_15_n_0
    SLICE_X13Y24         MUXF7 (Prop_muxf7_I0_O)      0.212    15.017 r  vs0/data_o_reg[2]_i_6/O
                         net (fo=1, routed)           0.619    15.635    vs0/data_o_reg[2]_i_6_n_0
    SLICE_X14Y24         LUT5 (Prop_lut5_I1_O)        0.299    15.934 r  vs0/data_o[2]_i_2/O
                         net (fo=1, routed)           0.329    16.264    vs0/data_o[2]_i_2_n_0
    SLICE_X14Y25         LUT6 (Prop_lut6_I0_O)        0.124    16.388 r  vs0/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    16.388    ram0/D[0]
    SLICE_X14Y25         FDRE                                         r  ram0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.436    14.808    ram0/clk_IBUF_BUFG
    SLICE_X14Y25         FDRE                                         r  ram0/data_o_reg[2]/C
                         clock pessimism              0.187    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X14Y25         FDRE (Setup_fdre_C_D)        0.079    15.038    ram0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.318ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.321ns  (logic 4.853ns (42.868%)  route 6.468ns (57.132%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT5=1 LUT6=4 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.336 r  vs0/g0_b1__0__0__0__0_i_2/O[1]
                         net (fo=2735, routed)        1.986    11.322    vs0/v_count_reg_reg[1]_1[1]
    SLICE_X14Y20         MUXF7 (Prop_muxf7_S_O)       0.474    11.796 r  vs0/data_o_reg[7]_i_598/O
                         net (fo=1, routed)           0.000    11.796    ram0/data_o[7]_i_182_0
    SLICE_X14Y20         MUXF8 (Prop_muxf8_I1_O)      0.088    11.884 r  ram0/data_o_reg[7]_i_381/O
                         net (fo=1, routed)           0.806    12.690    ram0/data_o_reg[7]_i_381_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I1_O)        0.319    13.009 r  ram0/data_o[7]_i_182/O
                         net (fo=1, routed)           0.572    13.581    vs0/data_o_reg[7]_i_43_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    13.705 r  vs0/data_o[7]_i_85/O
                         net (fo=1, routed)           0.000    13.705    vs0/data_o[7]_i_85_n_0
    SLICE_X9Y22          MUXF7 (Prop_muxf7_I0_O)      0.212    13.917 r  vs0/data_o_reg[7]_i_43/O
                         net (fo=1, routed)           0.970    14.886    vs0/data_o_reg[7]_i_43_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I0_O)        0.299    15.185 r  vs0/data_o[7]_i_20/O
                         net (fo=1, routed)           0.000    15.185    vs0/data_o[7]_i_20_n_0
    SLICE_X6Y19          MUXF7 (Prop_muxf7_I0_O)      0.209    15.394 r  vs0/data_o_reg[7]_i_8/O
                         net (fo=1, routed)           0.446    15.841    vs0/data_o_reg[7]_i_8_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I4_O)        0.297    16.138 r  vs0/data_o[7]_i_2/O
                         net (fo=1, routed)           0.165    16.303    ram0/data_o_reg[7]_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I0_O)        0.124    16.427 r  ram0/data_o[7]_i_1/O
                         net (fo=1, routed)           0.000    16.427    ram0/data_o[7]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  ram0/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.508    14.880    ram0/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  ram0/data_o_reg[7]/C
                         clock pessimism              0.187    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.077    15.108    ram0/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -16.427    
  -------------------------------------------------------------------
                         slack                                 -1.318    

Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 score_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.225ns  (logic 4.833ns (43.054%)  route 6.392ns (56.946%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT5=1 LUT6=5 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.554     5.106    clk_IBUF_BUFG
    SLICE_X37Y20         FDSE                                         r  score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDSE (Prop_fdse_C_Q)         0.456     5.562 r  score_reg[0]/Q
                         net (fo=17, routed)          0.450     6.011    usr_led_OBUF[0]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     6.382 r  g0_b1__0__0__0__0_i_39/O[0]
                         net (fo=4, routed)           0.623     7.005    vs0/O[0]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.299     7.304 r  vs0/g0_b1__0__0__0__0_i_26/O
                         net (fo=1, routed)           0.000     7.304    vs0/g0_b1__0__0__0__0_i_26_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.884 r  vs0/g0_b1__0__0__0__0_i_4/O[2]
                         net (fo=1, routed)           0.451     8.335    ram0/PCOUT[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.302     8.637 r  ram0/g0_b1__0__0__0__0_i_5/O
                         net (fo=1, routed)           0.000     8.637    vs0/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.013 r  vs0/g0_b1__0__0__0__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.013    vs0/g0_b1__0__0__0__0_i_1_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.232 r  vs0/g0_b1__0__0__0__0_i_2/O[0]
                         net (fo=5356, routed)        1.833    11.065    ram0/data_o[11]_i_144[0]
    SLICE_X44Y42         LUT6 (Prop_lut6_I5_O)        0.295    11.360 r  ram0/g741_b11__0/O
                         net (fo=1, routed)           0.000    11.360    vs0/data_o_reg[11]_i_461_1
    SLICE_X44Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    11.605 r  vs0/data_o_reg[11]_i_690/O
                         net (fo=1, routed)           0.000    11.605    vs0/data_o_reg[11]_i_690_n_0
    SLICE_X44Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    11.709 r  vs0/data_o_reg[11]_i_461/O
                         net (fo=1, routed)           0.811    12.520    vs0/data_o_reg[11]_i_461_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.316    12.836 r  vs0/data_o[11]_i_254/O
                         net (fo=1, routed)           0.765    13.601    vs0/data_o[11]_i_254_n_0
    SLICE_X38Y36         LUT5 (Prop_lut5_I1_O)        0.124    13.725 r  vs0/data_o[11]_i_145/O
                         net (fo=1, routed)           0.000    13.725    vs0/data_o[11]_i_145_n_0
    SLICE_X38Y36         MUXF7 (Prop_muxf7_I1_O)      0.214    13.939 r  vs0/data_o_reg[11]_i_94/O
                         net (fo=1, routed)           0.761    14.700    vs0/data_o_reg[11]_i_94_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.297    14.997 r  vs0/data_o[11]_i_44/O
                         net (fo=1, routed)           0.000    14.997    vs0/data_o[11]_i_44_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    15.209 r  vs0/data_o_reg[11]_i_16/O
                         net (fo=1, routed)           0.436    15.645    vs0/data_o_reg[11]_i_16_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I4_O)        0.299    15.944 r  vs0/data_o[11]_i_5/O
                         net (fo=1, routed)           0.263    16.207    ram0/data_o_reg[11]_1
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.331 r  ram0/data_o[11]_i_2/O
                         net (fo=1, routed)           0.000    16.331    ram0/data_o[11]_i_2_n_0
    SLICE_X37Y32         FDRE                                         r  ram0/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         1.440    14.812    ram0/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ram0/data_o_reg[11]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X37Y32         FDRE (Setup_fdre_C_D)        0.031    15.066    ram0/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -16.331    
  -------------------------------------------------------------------
                         slack                                 -1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 ram0/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.848%)  route 0.213ns (60.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.559     1.472    ram0/clk_IBUF_BUFG
    SLICE_X37Y32         FDRE                                         r  ram0/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ram0/data_o_reg[11]/Q
                         net (fo=1, routed)           0.213     1.826    data_out[11]
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.825     1.983    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.072     1.805    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.356ns (79.953%)  route 0.089ns (20.047%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    btn_db3/counter_reg[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.870 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.871    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.925 r  btn_db3/counter_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.925    btn_db3/counter_reg[4]_i_1__2_n_7
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.828     1.987    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[4]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.367ns (80.436%)  route 0.089ns (19.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    btn_db3/counter_reg[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.870 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.871    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.936 r  btn_db3/counter_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.936    btn_db3/counter_reg[4]_i_1__2_n_5
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.828     1.987    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[6]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 btn_db0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db0/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.569     1.482    btn_db0/clk_IBUF_BUFG
    SLICE_X12Y49         FDRE                                         r  btn_db0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  btn_db0/counter_reg[18]/Q
                         net (fo=2, routed)           0.127     1.773    btn_db0/counter_reg[18]
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.929 r  btn_db0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.930    btn_db0/counter_reg[16]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.983 r  btn_db0/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.983    btn_db0/counter_reg[20]_i_1_n_7
    SLICE_X12Y50         FDRE                                         r  btn_db0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.833     1.991    btn_db0/clk_IBUF_BUFG
    SLICE_X12Y50         FDRE                                         r  btn_db0/counter_reg[20]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134     1.880    btn_db0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.569     1.482    btn_db1/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  btn_db1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  btn_db1/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.741    btn_db1/counter_reg[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.901 r  btn_db1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.901    btn_db1/counter_reg[8]_i_1__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.955 r  btn_db1/counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.955    btn_db1/counter_reg[12]_i_1__0_n_7
    SLICE_X11Y50         FDRE                                         r  btn_db1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.833     1.991    btn_db1/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  btn_db1/counter_reg[12]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    btn_db1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 hell_timer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hell_timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.355ns (73.686%)  route 0.127ns (26.314%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  hell_timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  hell_timer_reg[23]/Q
                         net (fo=3, routed)           0.126     1.778    hell_timer_reg[23]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.938 r  hell_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.939    hell_timer_reg[20]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  hell_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.993    hell_timer_reg[24]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  hell_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  hell_timer_reg[24]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    hell_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.392ns (81.452%)  route 0.089ns (18.548%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    btn_db3/counter_reg[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.870 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.871    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.961 r  btn_db3/counter_reg[4]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     1.961    btn_db3/counter_reg[4]_i_1__2_n_6
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.828     1.987    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[5]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.392ns (81.452%)  route 0.089ns (18.548%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    btn_db3/counter_reg[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.870 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.871    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.961 r  btn_db3/counter_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.961    btn_db3/counter_reg[4]_i_1__2_n_4
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.828     1.987    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  btn_db3/counter_reg[7]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 btn_db1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.569     1.482    btn_db1/clk_IBUF_BUFG
    SLICE_X11Y49         FDRE                                         r  btn_db1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  btn_db1/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.741    btn_db1/counter_reg[11]
    SLICE_X11Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.901 r  btn_db1/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.901    btn_db1/counter_reg[8]_i_1__0_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.966 r  btn_db1/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.966    btn_db1/counter_reg[12]_i_1__0_n_5
    SLICE_X11Y50         FDRE                                         r  btn_db1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.833     1.991    btn_db1/clk_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  btn_db1/counter_reg[14]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    btn_db1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 btn_db3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.395ns (81.567%)  route 0.089ns (18.433%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.566     1.479    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  btn_db3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  btn_db3/counter_reg[0]/Q
                         net (fo=4, routed)           0.089     1.709    btn_db3/counter_reg[0]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.870 r  btn_db3/counter_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.001     1.871    btn_db3/counter_reg[0]_i_2__2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.910 r  btn_db3/counter_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     1.910    btn_db3/counter_reg[4]_i_1__2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.964 r  btn_db3/counter_reg[8]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.964    btn_db3/counter_reg[8]_i_1__2_n_7
    SLICE_X32Y51         FDRE                                         r  btn_db3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=481, routed)         0.828     1.987    btn_db3/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  btn_db3/counter_reg[8]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.105     1.847    btn_db3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44    P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44    P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y41     b_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y41     b_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y41     b_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y41     b_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y42     b_y_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42    b_y_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42    b_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41     b_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41     b_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44    P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41     b_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y41     b_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y41     b_x_reg[2]/C



