{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723595143905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723595143911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 21:25:43 2024 " "Processing started: Tue Aug 13 21:25:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723595143911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595143911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ChaChaVerilog -c ChaChaVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off ChaChaVerilog -c ChaChaVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595143911 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723595145004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723595145004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/sistemaembarcadochachaverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/sistemaembarcadochachaverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog " "Found entity 1: SistemaEmbarcadoChaChaVerilog" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_irq_mapper " "Found entity 1: SistemaEmbarcadoChaChaVerilog_irq_mapper" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_irq_mapper.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153383 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153459 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004 " "Found entity 2: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153465 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002 " "Found entity 2: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153479 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001 " "Found entity 2: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153491 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode " "Found entity 1: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153494 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router " "Found entity 2: SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w " "Found entity 1: SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_w" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153603 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w " "Found entity 2: SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153603 ""} { "Info" "ISGN_ENTITY_NAME" "3 SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r " "Found entity 3: SistemaEmbarcadoChaChaVerilog_jtag_uart_sim_scfifo_r" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153603 ""} { "Info" "ISGN_ENTITY_NAME" "4 SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r " "Found entity 4: SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153603 ""} { "Info" "ISGN_ENTITY_NAME" "5 SistemaEmbarcadoChaChaVerilog_jtag_uart " "Found entity 5: SistemaEmbarcadoChaChaVerilog_jtag_uart" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "2 SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module " "Found entity 2: SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "3 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug " "Found entity 3: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "4 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break " "Found entity 4: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "5 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk " "Found entity 5: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "6 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk " "Found entity 6: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "7 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace " "Found entity 7: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "8 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode " "Found entity 8: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "9 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace " "Found entity 9: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "10 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "11 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "12 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "13 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo " "Found entity 13: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "14 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib " "Found entity 14: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "15 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im " "Found entity 15: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "16 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_performance_monitors " "Found entity 16: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_performance_monitors" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "17 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg " "Found entity 17: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "18 SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module " "Found entity 18: SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "19 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem " "Found entity 19: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "20 SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci " "Found entity 20: SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""} { "Info" "ISGN_ENTITY_NAME" "21 SistemaEmbarcadoChaChaVerilog_Processador_cpu " "Found entity 21: SistemaEmbarcadoChaChaVerilog_Processador_cpu" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_processador_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench " "Found entity 1: SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_memoriaprograma.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/sistemaembarcadochachaverilog_memoriaprograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 SistemaEmbarcadoChaChaVerilog_MemoriaPrograma " "Found entity 1: SistemaEmbarcadoChaChaVerilog_MemoriaPrograma" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/customip.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/customip.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomIP " "Found entity 1: CustomIP" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/CustomIP.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/CustomIP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/chacha.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/chacha.v" { { "Info" "ISGN_ENTITY_NAME" "1 chacha " "Found entity 1: chacha" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QR0 qr0 chacha_core.v(65) " "Verilog HDL Declaration information at chacha_core.v(65): object \"QR0\" differs only in case from object \"qr0\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "QR1 qr1 chacha_core.v(66) " "Verilog HDL Declaration information at chacha_core.v(66): object \"QR1\" differs only in case from object \"qr1\" in the same scope" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1723595153772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/chacha_core.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/chacha_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 chacha_core " "Found entity 1: chacha_core" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemaembarcadochachaverilog/synthesis/submodules/chacha_qr.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemaembarcadochachaverilog/synthesis/submodules/chacha_qr.v" { { "Info" "ISGN_ENTITY_NAME" "1 chacha_qr " "Found entity 1: chacha_qr" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_qr.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_qr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chachaverilog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file chachaverilog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ChaChaVerilog " "Found entity 1: ChaChaVerilog" {  } { { "ChaChaVerilog.bdf" "" { Schematic "C:/Projetos/Quartus/ChaChaVerilog/ChaChaVerilog.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chachaverilogtb.v 1 1 " "Found 1 design units, including 1 entities, in source file chachaverilogtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChaChaVerilogTB " "Found entity 1: ChaChaVerilogTB" {  } { { "ChaChaVerilogTB.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/ChaChaVerilogTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595153798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595153798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChaChaVerilog " "Elaborating entity \"ChaChaVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723595153901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog SistemaEmbarcadoChaChaVerilog:inst " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\"" {  } { { "ChaChaVerilog.bdf" "inst" { Schematic "C:/Projetos/Quartus/ChaChaVerilog/ChaChaVerilog.bdf" { { 232 624 848 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595153920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chacha SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20 " "Elaborating entity \"chacha\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "chacha20" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595153941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chacha_core SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20\|chacha_core:core " "Elaborating entity \"chacha_core\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20\|chacha_core:core\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha.v" "core" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 chacha_core.v(267) " "Verilog HDL assignment warning at chacha_core.v(267): truncated value with size 32 to match size of target (1)" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723595154071 "|ChaChaVerilog|SistemaEmbarcadoChaChaVerilog:inst|chacha:chacha20|chacha_core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chacha_qr SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20\|chacha_core:core\|chacha_qr:qr0 " "Elaborating entity \"chacha_qr\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|chacha:chacha20\|chacha_core:core\|chacha_qr:qr0\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" "qr0" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/chacha_core.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomIP SistemaEmbarcadoChaChaVerilog:inst\|CustomIP:customip_0 " "Elaborating entity \"CustomIP\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|CustomIP:customip_0\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "customip_0" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_MemoriaPrograma SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_MemoriaPrograma\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "memoriaprograma" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" "the_altsyncram" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.hex " "Parameter \"init_file\" = \"SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 23040 " "Parameter \"maximum_depth\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 23040 " "Parameter \"numwords_a\" = \"23040\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595154390 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595154390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sfj1 " "Found entity 1: altsyncram_sfj1" {  } { { "db/altsyncram_sfj1.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_sfj1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595154454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595154454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sfj1 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated " "Elaborating entity \"altsyncram_sfj1\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595154457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595155188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595155188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated\|decode_lsa:decode3 " "Elaborating entity \"decode_lsa\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated\|decode_lsa:decode3\"" {  } { { "db/altsyncram_sfj1.tdf" "decode3" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_sfj1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iob " "Found entity 1: mux_iob" {  } { { "db/mux_iob.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/mux_iob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595155253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595155253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iob SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated\|mux_iob:mux2 " "Elaborating entity \"mux_iob\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_MemoriaPrograma:memoriaprograma\|altsyncram:the_altsyncram\|altsyncram_sfj1:auto_generated\|mux_iob:mux2\"" {  } { { "db/altsyncram_sfj1.tdf" "mux2" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_sfj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "processador" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v" "cpu" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_altsyncram" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595155844 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595155844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595155903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595155903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_register_bank_b" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595155973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_altera_std_synchronizer" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156054 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595156054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_break" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_xbrk" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dbrk" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_itrace" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode:SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_dtrace\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_td_mode:SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_pib" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci_im" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_avalon_reg" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_altsyncram" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156383 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595156383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595156441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595156441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_ocimem\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram_module:SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595156645 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595156645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595156660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_Processador:processador\|SistemaEmbarcadoChaChaVerilog_Processador_cpu:cpu\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_oci\|SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper:the_SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_jtag_uart SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_jtag_uart\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "jtag_uart" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "wfifo" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595157657 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595157657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595157981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595157981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595157988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r:the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "the_SistemaEmbarcadoChaChaVerilog_jtag_uart_scfifo_r" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595158352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595158352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595158352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723595158352 ""}  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723595158352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_jtag_uart:jtag_uart\|alt_jtag_atlantic:SistemaEmbarcadoChaChaVerilog_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "mm_interconnect_0" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_data_master_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "processador_data_master_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processador_instruction_master_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "processador_instruction_master_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:chacha20_leitura_escrita_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:chacha20_leitura_escrita_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "chacha20_leitura_escrita_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:customip_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:customip_0_avalon_slave_0_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "customip_0_avalon_slave_0_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processador_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processador_debug_mem_slave_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "processador_debug_mem_slave_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoriaprograma_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:memoriaprograma_s1_translator\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "memoriaprograma_s1_translator" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_data_master_agent\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "processador_data_master_agent" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processador_instruction_master_agent\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "processador_instruction_master_agent" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:chacha20_leitura_escrita_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:chacha20_leitura_escrita_agent\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "chacha20_leitura_escrita_agent" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:chacha20_leitura_escrita_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:chacha20_leitura_escrita_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:chacha20_leitura_escrita_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:chacha20_leitura_escrita_agent_rsp_fifo\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "chacha20_leitura_escrita_agent_rsp_fifo" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router:router " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router:router\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "router" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router:router\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router:router\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001:router_001\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "router_001" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001:router_001\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001:router_001\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002:router_002\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "router_002" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002:router_002\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002:router_002\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004:router_004\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "router_004" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004:router_004\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004:router_004\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "cmd_demux" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595158991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "cmd_mux" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "rsp_demux" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "rsp_mux" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 2091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 2120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0:mm_interconnect_0\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SistemaEmbarcadoChaChaVerilog_irq_mapper SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_irq_mapper:irq_mapper " "Elaborating entity \"SistemaEmbarcadoChaChaVerilog_irq_mapper\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|SistemaEmbarcadoChaChaVerilog_irq_mapper:irq_mapper\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "irq_mapper" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" "rst_controller" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/SistemaEmbarcadoChaChaVerilog.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"SistemaEmbarcadoChaChaVerilog:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595159299 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723595160215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.13.21:26:03 Progress: Loading sld6c8245ba/alt_sld_fab_wrapper_hw.tcl " "2024.08.13.21:26:03 Progress: Loading sld6c8245ba/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595163405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595165899 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595166006 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595169926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595170039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595170168 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595170302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595170305 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595170305 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1723595171002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c8245ba/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6c8245ba/alt_sld_fab.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171544 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/db/ip/sld6c8245ba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723595171637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595171637 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723595177605 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 3500 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2878 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 3878 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v" 352 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v" 2099 -1 0 } } { "SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Projetos/Quartus/ChaChaVerilog/SistemaEmbarcadoChaChaVerilog/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723595177784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723595177784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595180114 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723595182614 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723595182756 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723595182756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595182892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/Quartus/ChaChaVerilog/output_files/ChaChaVerilog.map.smsg " "Generated suppressed messages file C:/Projetos/Quartus/ChaChaVerilog/output_files/ChaChaVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595183763 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723595186554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723595186554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7076 " "Implemented 7076 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723595187059 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723595187059 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6861 " "Implemented 6861 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723595187059 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1723595187059 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723595187059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723595187110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 21:26:27 2024 " "Processing ended: Tue Aug 13 21:26:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723595187110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723595187110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723595187110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723595187110 ""}
