

================================================================
== Synthesis Summary Report of 'fft'
================================================================
+ General Information: 
    * Date:           Mon Oct  6 20:08:36 2025
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        prj
    * Solution:       solution (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7vx485t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |         |           |             |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |     LUT     | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-------------+-----+
    |+ fft      |     -|  0.15|        -|       -|         -|        -|     -|        no|     -|  48 (1%)|  6318 (1%)|  43805 (14%)|    -|
    | o outer   |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|        -|          -|            -|    -|
    |  o inner  |     -|  7.30|        -|       -|        32|        -|     -|        no|     -|        -|          -|            -|    -|
    |  o inner  |     -|  7.30|        -|       -|        32|        -|     -|        no|     -|        -|          -|            -|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+---------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| img_0_address0       | 8        |
| img_0_address1       | 8        |
| img_0_d0             | 128      |
| img_0_d1             | 128      |
| img_0_q0             | 128      |
| img_0_q1             | 128      |
| img_1_address0       | 8        |
| img_1_address1       | 8        |
| img_1_d0             | 128      |
| img_1_d1             | 128      |
| img_1_q0             | 128      |
| img_1_q1             | 128      |
| img_twid_0_address0  | 7        |
| img_twid_0_q0        | 128      |
| img_twid_1_address0  | 7        |
| img_twid_1_q0        | 128      |
| real_0_address0      | 8        |
| real_0_address1      | 8        |
| real_0_d0            | 128      |
| real_0_d1            | 128      |
| real_0_q0            | 128      |
| real_0_q1            | 128      |
| real_1_address0      | 8        |
| real_1_address1      | 8        |
| real_1_d0            | 128      |
| real_1_d1            | 128      |
| real_1_q0            | 128      |
| real_1_q1            | 128      |
| real_twid_0_address0 | 7        |
| real_twid_0_q0       | 128      |
| real_twid_1_address0 | 7        |
| real_twid_1_q0       | 128      |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| real      | inout     | double*  |
| img       | inout     | double*  |
| real_twid | in        | double*  |
| img_twid  | in        | double*  |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+----------------------+---------+----------+
| Argument  | HW Interface         | HW Type | HW Usage |
+-----------+----------------------+---------+----------+
| real      | real_0_address0      | port    | offset   |
| real      | real_0_ce0           | port    |          |
| real      | real_0_we0           | port    |          |
| real      | real_0_d0            | port    |          |
| real      | real_0_q0            | port    |          |
| real      | real_0_address1      | port    | offset   |
| real      | real_0_ce1           | port    |          |
| real      | real_0_we1           | port    |          |
| real      | real_0_d1            | port    |          |
| real      | real_0_q1            | port    |          |
| real      | real_1_address0      | port    | offset   |
| real      | real_1_ce0           | port    |          |
| real      | real_1_we0           | port    |          |
| real      | real_1_d0            | port    |          |
| real      | real_1_q0            | port    |          |
| real      | real_1_address1      | port    | offset   |
| real      | real_1_ce1           | port    |          |
| real      | real_1_we1           | port    |          |
| real      | real_1_d1            | port    |          |
| real      | real_1_q1            | port    |          |
| img       | img_0_address0       | port    | offset   |
| img       | img_0_ce0            | port    |          |
| img       | img_0_we0            | port    |          |
| img       | img_0_d0             | port    |          |
| img       | img_0_q0             | port    |          |
| img       | img_0_address1       | port    | offset   |
| img       | img_0_ce1            | port    |          |
| img       | img_0_we1            | port    |          |
| img       | img_0_d1             | port    |          |
| img       | img_0_q1             | port    |          |
| img       | img_1_address0       | port    | offset   |
| img       | img_1_ce0            | port    |          |
| img       | img_1_we0            | port    |          |
| img       | img_1_d0             | port    |          |
| img       | img_1_q0             | port    |          |
| img       | img_1_address1       | port    | offset   |
| img       | img_1_ce1            | port    |          |
| img       | img_1_we1            | port    |          |
| img       | img_1_d1             | port    |          |
| img       | img_1_q1             | port    |          |
| real_twid | real_twid_0_address0 | port    | offset   |
| real_twid | real_twid_0_ce0      | port    |          |
| real_twid | real_twid_0_q0       | port    |          |
| real_twid | real_twid_1_address0 | port    | offset   |
| real_twid | real_twid_1_ce0      | port    |          |
| real_twid | real_twid_1_q0       | port    |          |
| img_twid  | img_twid_0_address0  | port    | offset   |
| img_twid  | img_twid_0_ce0       | port    |          |
| img_twid  | img_twid_0_q0        | port    |          |
| img_twid  | img_twid_1_address0  | port    | offset   |
| img_twid  | img_twid_1_ce0       | port    |          |
| img_twid  | img_twid_1_q0        | port    |          |
+-----------+----------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+------+---------+---------+
| Name                                    | DSP | Pragma | Variable  | Op   | Impl    | Latency |
+-----------------------------------------+-----+--------+-----------+------+---------+---------+
| + fft                                   | 48  |        |           |      |         |         |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | temp      | dadd | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub       | dsub | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | temp_1    | dadd | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub1      | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_full_dsp_1_U3     | 10  | yes    | mul       | dmul | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_full_dsp_1_U4     | 10  | yes    | mul1      | dmul | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | temp_2    | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U5      | 11  |        | mul2      | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U6      | 11  |        | mul3      | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add       | dsub | fulldsp | 4       |
|   add_ln9_fu_1513_p2                    | -   |        | add_ln9   | add  | fabric  | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | temp_s    | dadd | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub_1     | dsub | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   | yes    | temp_1_1  | dadd | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | sub1_1    | dsub | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_full_dsp_1_U3     | 10  | yes    | mul_1     | dmul | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_full_dsp_1_U4     | 10  | yes    | mul1_1    | dmul | fulldsp | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U1 | 3   |        | temp_2_1  | dadd | fulldsp | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U5      | 11  |        | mul2_1    | dmul | maxdsp  | 4       |
|   dmul_64ns_64ns_64_5_max_dsp_1_U6      | 11  |        | mul3_1    | dmul | maxdsp  | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U2 | 3   |        | add_1     | dsub | fulldsp | 4       |
|   add_ln9_1_fu_2562_p2                  | -   |        | add_ln9_1 | add  | fabric  | 0       |
|   add_ln8_fu_2597_p2                    | -   |        | add_ln8   | add  | fabric  | 0       |
+-----------------------------------------+-----+--------+-----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------------+----------------------------------+
| Type            | Options                                       | Location                         |
+-----------------+-----------------------------------------------+----------------------------------+
| array_partition | variable=img block factor=2 dim=1             | dir_test.tcl:5 in fft, img       |
| array_partition | variable=img_twid block factor=2 dim=1        | dir_test.tcl:9 in fft, img_twid  |
| array_partition | variable=real block factor=2 dim=1            | dir_test.tcl:3 in fft, real      |
| array_partition | variable=real_twid block factor=2 dim=1       | dir_test.tcl:7 in fft, real_twid |
| array_reshape   | variable=img block factor=2 dim=1             | dir_test.tcl:6 in fft, img       |
| array_reshape   | variable=img_twid block factor=2 dim=1        | dir_test.tcl:10 in fft, img_twid |
| array_reshape   | variable=real block factor=2 dim=1            | dir_test.tcl:4 in fft, real      |
| array_reshape   | variable=real_twid block factor=2 dim=1       | dir_test.tcl:8 in fft, real_twid |
| bind_op         | variable=log op=add impl=dsp latency=-1       | dir_test.tcl:12 in fft, log      |
| bind_op         | variable=odd op=add impl=dsp latency=-1       | dir_test.tcl:11 in fft, odd      |
| bind_op         | variable=temp op=dmul impl=fulldsp latency=-1 | dir_test.tcl:14 in fft, temp     |
| pipeline        | style=stp                                     | dir_test.tcl:2 in fft            |
| unroll          | factor=2                                      | dir_test.tcl:1 in fft            |
+-----------------+-----------------------------------------------+----------------------------------+


