{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Create memory bank pin placement and connection\n\nThis example demonstrated how a memeroy bacnk protocol can be inserted in the\npre place and routed module.\n\nThe idea here is to optimize the WL and BL pin placement on the tile as well\nas restructure the (WL and BL) connectivity with eatch latch. The input this\nscript is the placment and information of each latch, which can be extracted\nfrom the following tcl script.\n\n\n```tcl\nforeach_in_collection cell [get_cells *LAT* -hierarchical] {\n   echo \"[get_attr -name full_name $cell] [get_attr -name origin $cell]\"\n} > _filename.txt\n```\n**Algorithm**:\n\n- Find total number of configuration elements in the block ``B``\n- Find number of WL lines (horizontal lines) ``wl_n = ceil(sqrt(B))``\n- Calculate number of BL lines (vertical lines) ``bl_n = B/wl_n``\n- Sort each cell with increasing order of ``x_loc``,\n  assign bl[0] to first set of ``wl_n`` cells and continue assignement till the end\n- Sort each cell with increasing order of ``y_loc``,\n  assign wl[0] to first set of ``bl_n`` cells and continue assignement till the end\n\n**Highlight BL connectivity**:\n\n<img src=\"file://../../../examples/OpenFPGA_config/_memeory_bank_conn_bl_line.svg\" width=\"80%\" align=\"center\">\n\n**Output log**:\n\n.. literalinclude:: ../../../examples/OpenFPGA_config/_memory_bank_protocol_spydrnet.log\n    :language: text\n\n<div class=\"alert alert-info\"><h4>Note</h4><p>This is a linear solution to the problem. A further improvement can be obtained by using a simulated annealing method with the solution received in this example as an initial condition.</p></div>\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "import logging\nimport math\n\nimport numpy as np\nimport pandas as pd\nimport seaborn as sns\nimport spydrnet as sdn\nimport svgwrite\n\nlogger = logging.getLogger(\"spydrnet_logs\")\nsdn.enable_file_logging(LOG_LEVEL=\"INFO\", filename=\"memory_bank_protocol\")\nlogger.handlers[1].setFormatter(\n    logging.Formatter(\"%(levelname)5s %(lineno)3s - %(message)s\")\n)\n\n\ndef main():\n    latch_locs = pd.read_csv(\n        \"latch_placement_dump.txt\", sep=\" \", names=[\"cells\", \"x_loc\", \"y_loc\"]\n    )\n    # latch_locs = pd.read_csv('small_latch_placement.txt', sep=\" \",\n    #                          names=[\"cells\", \"x_loc\", \"y_loc\"])\n    np.random.seed(40)\n    # latch_locs = latch_locs.sample(n=750)\n    total_mem_elements = latch_locs.shape[0]\n    wl_n = math.ceil(math.sqrt(total_mem_elements))\n    bl_n = math.ceil(total_mem_elements / wl_n)\n\n    _, x_max = int(min(latch_locs[\"x_loc\"])), int(max(latch_locs[\"x_loc\"]))\n    _, y_max = int(min(latch_locs[\"y_loc\"])), int(max(latch_locs[\"y_loc\"]))\n\n    logger.info(\"Total mem elements %s\", total_mem_elements)\n    logger.info(\"word lines         %s\", wl_n)\n    logger.info(\"bit lines          %s\", bl_n)\n    logger.info(\"Capacity           %s\", wl_n * bl_n)\n    logger.info(\"Extra Conns        %s\", (wl_n * bl_n) - total_mem_elements)\n\n    latch_locs = latch_locs.sort_values(by=[\"x_loc\", \"y_loc\"])\n    x_cuts = latch_locs[::wl_n][\"x_loc\"].values.tolist() + [x_max]\n    bl_lines = [round(sum(pts) * 0.5, 2) for pts in zip(x_cuts[:-1], x_cuts[1:])]\n\n    sequence = [j for j in range(bl_n) for i in range(wl_n)]\n    latch_locs[\"x_bins\"] = sequence[: latch_locs.shape[0]]\n\n    latch_locs = latch_locs.sort_values(by=[\"x_bins\", \"y_loc\"])\n    sequence_bl = []\n    sequence_wl = []\n    for i in range(bl_n):\n        sequence_bl += [f\"b{i}\"] * (wl_n)\n        sequence_wl += [f\"w{j}\" for j in range(wl_n)]\n    latch_locs[\"bl\"] = sequence_bl[: latch_locs.shape[0]]\n    latch_locs[\"wl\"] = sequence_wl[: latch_locs.shape[0]]\n\n    latch_locs = latch_locs.sort_values(by=[\"y_loc\", \"x_loc\"])\n    y_cuts = latch_locs[::bl_n][\"y_loc\"].values.tolist()\n    y_cuts += [y_max]\n    wl_lines = [round(sum(pts) * 0.5, 2) for pts in zip(y_cuts[:-1], y_cuts[1:])]\n\n    # This is an alternate option to place WL pins based on the\n    # the average y location of each Wx assigned cells\n    # wl_lines = []\n    # for each in sorted(latch_locs[\"wl\"].unique()):\n    #     rows = latch_locs[latch_locs[\"wl\"] == each][\"y_loc\"].values\n    #     print(each, rows)\n    #     wl_lines.append(sum(rows)/len(rows))\n\n    logger.info(\"x_cuts     %s\", x_cuts)\n    logger.info(\"wl_lines   %s\", wl_lines)\n    logger.info(\"bl_lines   %s\", bl_lines)\n\n    render_placement(\n        latch_locs,\n        wl_lines,\n        bl_lines,\n        x_cuts,\n        filename=\"_memeory_bank_conn_bl_line.svg\",\n        highlights=\"b\",\n    )\n    write_report(latch_locs)\n    validate_connection(latch_locs)\n    cost = find_connection_cost(latch_locs, wl_lines, bl_lines)\n    logger.info(\"V Cost %.2f, H Cost %.2f, Total Cost %.2f\", *cost, sum(cost))\n\n\ndef write_report(latch_locs):\n    with open(\"_eco_changes.tcl\", \"w\", encoding=\"UTF-8\") as fp:\n        wl_n = latch_locs[\"wl\"].unique().size\n        bl_n = latch_locs[\"bl\"].unique().size\n        fp.write(\"remove_ports [get_ports -quiet wl*]\\n\")\n        fp.write(\"remove_ports [get_ports -quiet bl*]\\n\")\n        fp.write(\"remove_nets [get_nets -quiet wl*]\\n\")\n        fp.write(\"remove_nets [get_nets -quiet bl*]\\n\")\n        fp.write(\"for { set a 0}  {$a < %d} {incr a} {\\n\" % wl_n)\n        fp.write(\"    create_port wl[$a] -direction in;\\n\")\n        fp.write(\"    create_net wl[$a];\\n\")\n        fp.write(\"    connect_net -net wl[$a] wl[$a];\\n\")\n        fp.write(\"}\\n\")\n        fp.write(\"for { set a 0}  {$a < %d} {incr a} {\\n\" % bl_n)\n        fp.write(\"    create_port bl[$a] -direction in;\\n\")\n        fp.write(\"    create_net bl[$a];\\n\")\n        fp.write(\"    connect_net -net bl[$a] bl[$a];\\n\")\n        fp.write(\"}\\n\")\n        fp.write(\"foreach_in_collection pin [get_pins *LAT*/D -hier] {\\n\")\n        fp.write(\"    disconnect_net -net [get_nets -quiet -of_objects $pin] $pin\\n\")\n        fp.write(\"}\\n\")\n        fp.write(\"foreach_in_collection pin [get_pins *LAT*/G -hier] {\\n\")\n        fp.write(\"    disconnect_net -net [get_nets -quiet -of_objects $pin] $pin\\n\")\n        fp.write(\"}\\n\")\n\n        for _, each in latch_locs.iterrows():\n            cell = each[\"cells\"]\n            fp.write(\"connect_net -net bl[%s] %s/D\\n\" % (each[\"bl\"][1:], cell))\n            fp.write(\"connect_net -net  wl[%s] %s/G\\n\" % (each[\"wl\"][1:], cell))\n\n\ndef validate_connection(dataframe):\n    duplicated = dataframe[dataframe.duplicated(subset=[\"wl\", \"bl\"], keep=False)]\n    assert duplicated.size == 0, \"Found %d duplicate connections\" % duplicated.size\n\n\ndef find_connection_cost(latch_locs, wl_lines, bl_lines):\n    total_v_wiring = 0\n    total_h_wiring = 0\n    for _, each in latch_locs.iterrows():\n        x_loc = float(each[\"x_loc\"])\n        y_loc = float(each[\"y_loc\"])\n        wl_indx = int(each[\"wl\"][1:])\n        bl_indx = int(each[\"bl\"][1:])\n        total_h_wiring = abs(x_loc - wl_lines[wl_indx])\n        total_v_wiring = abs(y_loc - bl_lines[bl_indx])\n    return round(total_v_wiring, 2), round(total_h_wiring, 2)\n\n\ndef render_placement(\n    latch_locs, wl_lines, bl_lines, regions=None, filename=\"_sample.svg\", highlights=\"b\"\n):\n    dwg = svgwrite.Drawing()\n    _, xmax = min(latch_locs[\"x_loc\"]), max(latch_locs[\"x_loc\"]) + 8\n    _, ymax = min(latch_locs[\"y_loc\"]), max(latch_locs[\"y_loc\"]) + 8\n    viewbox = (-4, -4, xmax, ymax)\n    dwg.viewbox(*viewbox)\n    dwg_main = dwg.add(dwg.g(id=\"main_frame\"))\n    dwg.defs.add(\n        dwg.style(\n            r\"\"\"\n        .boundary{fill:#FAFAFA; stroke-width:1px; stroke:black}\n        .wl_lines{fill:red; stroke-width:0.1px; opacity:0.6;}\n        .bl_lines{fill:green; stroke-width:0.1px; opacity:0.6;}\n        .connections{fill:green; stroke-width:0.1px; stroke:black;}\n    \"\"\"\n        )\n    )\n    dwg_main.add(dwg.rect(size=(xmax, ymax), insert=(-4, -4), class_=\"boundary\"))\n\n    palette = sns.color_palette(None, max(len(wl_lines), len(bl_lines))).as_hex()\n    for _, each in latch_locs.iterrows():\n        color = {True: \"black\"}\n        for indx, each_color in enumerate(palette):\n            color[each[f\"{highlights}l\"] == f\"{highlights}{indx}\"] = each_color\n        color = color[True]\n        dwg_main.add(\n            dwg.circle(\n                r=0.5,\n                class_=\"marker\",\n                fill=color,\n                stroke=\"none\",\n                center=(each[\"x_loc\"], each[\"y_loc\"]),\n            )\n        )\n\n        # Add connection to the line\n        wl_indx = int(each[\"wl\"][1:])\n        bl_indx = int(each[\"bl\"][1:])\n        dwg_main.add(\n            dwg.line(\n                start=(each[\"x_loc\"], each[\"y_loc\"]),\n                end=(\n                    bl_lines[bl_indx],\n                    wl_lines[wl_indx],\n                ),\n                class_=\"connections\",\n            )\n        )\n\n    # Add word and bit lines regions\n    if regions and (highlights == \"b\"):\n        for indx, pts in enumerate(zip(regions[:-1], regions[1:])):\n            min_pt, max_pt = pts\n            dwg_main.add(\n                dwg.rect(\n                    size=((max_pt - min_pt), ymax),\n                    class_=\"bl_region\",\n                    fill=palette[indx],\n                    opacity=0.1,\n                    insert=(min_pt, -4),\n                )\n            )\n    if regions and (highlights == \"w\"):\n        for indx, pts in enumerate(zip(regions[:-1], regions[1:])):\n            min_pt, max_pt = pts\n            dwg_main.add(\n                dwg.rect(\n                    size=(xmax, (max_pt - min_pt)),\n                    class_=\"wl_region\",\n                    fill=palette[indx],\n                    opacity=0.1,\n                    insert=(-4, min_pt),\n                )\n            )\n\n    # Add word and bit lines\n    for indx, each_wl in enumerate(wl_lines):\n        dwg_main.add(\n            dwg.rect(\n                size=(xmax, 0.05),\n                class_=\"wl_lines\",\n                stroke=palette[indx] if highlights == \"w\" else \"red\",\n                insert=(-4, each_wl),\n            )\n        )\n    for indx, each_wl in enumerate(bl_lines):\n        dwg_main.add(\n            dwg.rect(\n                size=(0.05, ymax),\n                class_=\"bl_lines\",\n                stroke=palette[indx] if highlights == \"b\" else \"red\",\n                insert=(each_wl, -4),\n            )\n        )\n\n    dwg.saveas(filename, pretty=True, indent=4)\n    return dwg\n\n\nif __name__ == \"__main__\":\n    main()"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "**Output TCL**\n\n.. literalinclude:: ../../../examples/OpenFPGA_config/_eco_changes.tcl\n    :language: tcl\n    :lines: 1-15\n\n"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.12.7"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}