Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(701): extended using "x" or "z" File: D:/Vaidyashala/`FPGA_Project_File/ADC_RTL/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 701
