

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_91_3'
================================================================
* Date:           Sat May 11 11:31:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.404 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.240 us|  0.240 us|   30|   30|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_3  |       28|       28|         5|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   16|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     152|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   16|     152|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    7|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_15s_18s_33_4_1_U22  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U24  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U26  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U28  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U30  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U32  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U34  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_15s_18s_33_4_1_U36  |mul_mul_15s_18s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U23  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U25  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U27  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U29  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U31  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U33  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U35  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    |mul_mul_18s_15s_33_4_1_U37  |mul_mul_18s_15s_33_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    +-------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |h_V_U  |receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R  |        4|  0|   0|    0|   193|   15|     1|         2895|
    +-------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                   |        4|  0|   0|    0|   193|   15|     1|         2895|
    +-------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln91_fu_761_p2   |         +|   0|  0|  15|           8|           4|
    |icmp_ln91_fu_684_p2  |      icmp|   0|  0|  11|           8|           7|
    |or_ln91_1_fu_695_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln91_2_fu_706_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln91_3_fu_717_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln91_4_fu_728_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln91_5_fu_739_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln91_6_fu_750_p2  |        or|   0|  0|   8|           8|           3|
    |or_ln91_fu_678_p2    |        or|   0|  0|   8|           8|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  84|          73|          30|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |i_fu_118                          |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   18|         36|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_118                          |   8|   0|    8|          0|
    |icmp_ln91_reg_1182                |   1|   0|    1|          0|
    |zext_ln1271_reg_1147              |   5|   0|   64|         59|
    |icmp_ln91_reg_1182                |  64|  32|    1|          0|
    |zext_ln1271_reg_1147              |  64|  32|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 152|  64|  148|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_91_3|  return value|
|filt_I_V_address0        |  out|    5|   ap_memory|                           filt_I_V|         array|
|filt_I_V_ce0             |  out|    1|   ap_memory|                           filt_I_V|         array|
|filt_I_V_we0             |  out|    1|   ap_memory|                           filt_I_V|         array|
|filt_I_V_d0              |  out|   17|   ap_memory|                           filt_I_V|         array|
|filt_Q_V_address0        |  out|    5|   ap_memory|                           filt_Q_V|         array|
|filt_Q_V_ce0             |  out|    1|   ap_memory|                           filt_Q_V|         array|
|filt_Q_V_we0             |  out|    1|   ap_memory|                           filt_Q_V|         array|
|filt_Q_V_d0              |  out|   17|   ap_memory|                           filt_Q_V|         array|
|filt_I_V_8_address0      |  out|    5|   ap_memory|                         filt_I_V_8|         array|
|filt_I_V_8_ce0           |  out|    1|   ap_memory|                         filt_I_V_8|         array|
|filt_I_V_8_we0           |  out|    1|   ap_memory|                         filt_I_V_8|         array|
|filt_I_V_8_d0            |  out|   17|   ap_memory|                         filt_I_V_8|         array|
|filt_Q_V_8_address0      |  out|    5|   ap_memory|                         filt_Q_V_8|         array|
|filt_Q_V_8_ce0           |  out|    1|   ap_memory|                         filt_Q_V_8|         array|
|filt_Q_V_8_we0           |  out|    1|   ap_memory|                         filt_Q_V_8|         array|
|filt_Q_V_8_d0            |  out|   17|   ap_memory|                         filt_Q_V_8|         array|
|filt_I_V_9_address0      |  out|    5|   ap_memory|                         filt_I_V_9|         array|
|filt_I_V_9_ce0           |  out|    1|   ap_memory|                         filt_I_V_9|         array|
|filt_I_V_9_we0           |  out|    1|   ap_memory|                         filt_I_V_9|         array|
|filt_I_V_9_d0            |  out|   17|   ap_memory|                         filt_I_V_9|         array|
|filt_Q_V_9_address0      |  out|    5|   ap_memory|                         filt_Q_V_9|         array|
|filt_Q_V_9_ce0           |  out|    1|   ap_memory|                         filt_Q_V_9|         array|
|filt_Q_V_9_we0           |  out|    1|   ap_memory|                         filt_Q_V_9|         array|
|filt_Q_V_9_d0            |  out|   17|   ap_memory|                         filt_Q_V_9|         array|
|filt_I_V_10_address0     |  out|    5|   ap_memory|                        filt_I_V_10|         array|
|filt_I_V_10_ce0          |  out|    1|   ap_memory|                        filt_I_V_10|         array|
|filt_I_V_10_we0          |  out|    1|   ap_memory|                        filt_I_V_10|         array|
|filt_I_V_10_d0           |  out|   17|   ap_memory|                        filt_I_V_10|         array|
|filt_Q_V_10_address0     |  out|    5|   ap_memory|                        filt_Q_V_10|         array|
|filt_Q_V_10_ce0          |  out|    1|   ap_memory|                        filt_Q_V_10|         array|
|filt_Q_V_10_we0          |  out|    1|   ap_memory|                        filt_Q_V_10|         array|
|filt_Q_V_10_d0           |  out|   17|   ap_memory|                        filt_Q_V_10|         array|
|filt_I_V_11_address0     |  out|    5|   ap_memory|                        filt_I_V_11|         array|
|filt_I_V_11_ce0          |  out|    1|   ap_memory|                        filt_I_V_11|         array|
|filt_I_V_11_we0          |  out|    1|   ap_memory|                        filt_I_V_11|         array|
|filt_I_V_11_d0           |  out|   17|   ap_memory|                        filt_I_V_11|         array|
|filt_Q_V_11_address0     |  out|    5|   ap_memory|                        filt_Q_V_11|         array|
|filt_Q_V_11_ce0          |  out|    1|   ap_memory|                        filt_Q_V_11|         array|
|filt_Q_V_11_we0          |  out|    1|   ap_memory|                        filt_Q_V_11|         array|
|filt_Q_V_11_d0           |  out|   17|   ap_memory|                        filt_Q_V_11|         array|
|filt_I_V_12_address0     |  out|    5|   ap_memory|                        filt_I_V_12|         array|
|filt_I_V_12_ce0          |  out|    1|   ap_memory|                        filt_I_V_12|         array|
|filt_I_V_12_we0          |  out|    1|   ap_memory|                        filt_I_V_12|         array|
|filt_I_V_12_d0           |  out|   17|   ap_memory|                        filt_I_V_12|         array|
|filt_Q_V_12_address0     |  out|    5|   ap_memory|                        filt_Q_V_12|         array|
|filt_Q_V_12_ce0          |  out|    1|   ap_memory|                        filt_Q_V_12|         array|
|filt_Q_V_12_we0          |  out|    1|   ap_memory|                        filt_Q_V_12|         array|
|filt_Q_V_12_d0           |  out|   17|   ap_memory|                        filt_Q_V_12|         array|
|filt_I_V_13_address0     |  out|    5|   ap_memory|                        filt_I_V_13|         array|
|filt_I_V_13_ce0          |  out|    1|   ap_memory|                        filt_I_V_13|         array|
|filt_I_V_13_we0          |  out|    1|   ap_memory|                        filt_I_V_13|         array|
|filt_I_V_13_d0           |  out|   17|   ap_memory|                        filt_I_V_13|         array|
|filt_Q_V_13_address0     |  out|    5|   ap_memory|                        filt_Q_V_13|         array|
|filt_Q_V_13_ce0          |  out|    1|   ap_memory|                        filt_Q_V_13|         array|
|filt_Q_V_13_we0          |  out|    1|   ap_memory|                        filt_Q_V_13|         array|
|filt_Q_V_13_d0           |  out|   17|   ap_memory|                        filt_Q_V_13|         array|
|filt_I_V_14_address0     |  out|    5|   ap_memory|                        filt_I_V_14|         array|
|filt_I_V_14_ce0          |  out|    1|   ap_memory|                        filt_I_V_14|         array|
|filt_I_V_14_we0          |  out|    1|   ap_memory|                        filt_I_V_14|         array|
|filt_I_V_14_d0           |  out|   17|   ap_memory|                        filt_I_V_14|         array|
|filt_Q_V_14_address0     |  out|    5|   ap_memory|                        filt_Q_V_14|         array|
|filt_Q_V_14_ce0          |  out|    1|   ap_memory|                        filt_Q_V_14|         array|
|filt_Q_V_14_we0          |  out|    1|   ap_memory|                        filt_Q_V_14|         array|
|filt_Q_V_14_d0           |  out|   17|   ap_memory|                        filt_Q_V_14|         array|
|delay_line_I_0_address0  |  out|    5|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_ce0       |  out|    1|   ap_memory|                     delay_line_I_0|         array|
|delay_line_I_0_q0        |   in|   18|   ap_memory|                     delay_line_I_0|         array|
|delay_line_Q_0_address0  |  out|    5|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_ce0       |  out|    1|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_Q_0_q0        |   in|   18|   ap_memory|                     delay_line_Q_0|         array|
|delay_line_I_1_address0  |  out|    5|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_ce0       |  out|    1|   ap_memory|                     delay_line_I_1|         array|
|delay_line_I_1_q0        |   in|   18|   ap_memory|                     delay_line_I_1|         array|
|delay_line_Q_1_address0  |  out|    5|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_ce0       |  out|    1|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_Q_1_q0        |   in|   18|   ap_memory|                     delay_line_Q_1|         array|
|delay_line_I_2_address0  |  out|    5|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_ce0       |  out|    1|   ap_memory|                     delay_line_I_2|         array|
|delay_line_I_2_q0        |   in|   18|   ap_memory|                     delay_line_I_2|         array|
|delay_line_Q_2_address0  |  out|    5|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_ce0       |  out|    1|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_Q_2_q0        |   in|   18|   ap_memory|                     delay_line_Q_2|         array|
|delay_line_I_3_address0  |  out|    5|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_ce0       |  out|    1|   ap_memory|                     delay_line_I_3|         array|
|delay_line_I_3_q0        |   in|   18|   ap_memory|                     delay_line_I_3|         array|
|delay_line_Q_3_address0  |  out|    5|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_ce0       |  out|    1|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_Q_3_q0        |   in|   18|   ap_memory|                     delay_line_Q_3|         array|
|delay_line_I_4_address0  |  out|    5|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_ce0       |  out|    1|   ap_memory|                     delay_line_I_4|         array|
|delay_line_I_4_q0        |   in|   18|   ap_memory|                     delay_line_I_4|         array|
|delay_line_Q_4_address0  |  out|    5|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_ce0       |  out|    1|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_Q_4_q0        |   in|   18|   ap_memory|                     delay_line_Q_4|         array|
|delay_line_I_5_address0  |  out|    5|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_ce0       |  out|    1|   ap_memory|                     delay_line_I_5|         array|
|delay_line_I_5_q0        |   in|   18|   ap_memory|                     delay_line_I_5|         array|
|delay_line_Q_5_address0  |  out|    5|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_ce0       |  out|    1|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_Q_5_q0        |   in|   18|   ap_memory|                     delay_line_Q_5|         array|
|delay_line_I_6_address0  |  out|    5|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_ce0       |  out|    1|   ap_memory|                     delay_line_I_6|         array|
|delay_line_I_6_q0        |   in|   18|   ap_memory|                     delay_line_I_6|         array|
|delay_line_Q_6_address0  |  out|    5|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_ce0       |  out|    1|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_Q_6_q0        |   in|   18|   ap_memory|                     delay_line_Q_6|         array|
|delay_line_I_7_address0  |  out|    5|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_ce0       |  out|    1|   ap_memory|                     delay_line_I_7|         array|
|delay_line_I_7_q0        |   in|   18|   ap_memory|                     delay_line_I_7|         array|
|delay_line_Q_7_address0  |  out|    5|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_ce0       |  out|    1|   ap_memory|                     delay_line_Q_7|         array|
|delay_line_Q_7_q0        |   in|   18|   ap_memory|                     delay_line_Q_7|         array|
+-------------------------+-----+-----+------------+-----------------------------------+--------------+

