INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_clock_regeneration_packet
WARNING: [VRFC 10-8426] non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_clock_regeneration_packet.sv:13]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/audio_sample_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audio_sample_packet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/auxiliary_video_information_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxiliary_video_information_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module evolve3
INFO: [VRFC 10-311] analyzing module evolve5
INFO: [VRFC 10-311] analyzing module evolve8
INFO: [VRFC 10-311] analyzing module rules
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/vivado/digit2segments.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit2segments
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/game.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi
WARNING: [VRFC 10-8426] non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:81]
WARNING: [VRFC 10-8426] non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/hdmi_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/SV/lfsr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-311] analyzing module lfsr_16x4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_assembler
WARNING: [VRFC 10-8426] non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_assembler.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/packet_picker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_picker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_pll_xilinx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/vivado/segment_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serializer
WARNING: [VRFC 10-3467] initial value of parameter 'VIDEO_RATE' is omitted [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/serializer.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/source_product_description_info_frame.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_product_description_info_frame
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tmds_channel
WARNING: [VRFC 10-8426] non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/imports/dldfall22proj/ProjectHDMI/hdmi_working/tmds_channel.sv:16]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_demo
INFO: [VRFC 10-2458] undeclared symbol n2, assumed default net type wire [C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.srcs/sources_1/new/top_demo.sv:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/glbooth/Downloads/Final-Lab/Vivado/Project/Project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
