- status: 0 - openlane design prep
  runtime_s: 1.85
  runtime_ts: 0h0m1s851ms
- status: 1 - synthesis - yosys
  runtime_s: 28.64
  runtime_ts: 0h0m28s644ms
- status: 2 - sta - openroad
  runtime_s: 3.01
  runtime_ts: 0h0m3s7ms
- status: 3 - sta - openroad
  runtime_s: 2.71
  runtime_ts: 0h0m2s714ms
- status: 4 - floorplan initialization - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s913ms
- status: 5 - ioplace - openroad
  runtime_s: 0.45
  runtime_ts: 0h0m0s449ms
- status: 6 - tap/decap insertion - openroad
  runtime_s: 0.56
  runtime_ts: 0h0m0s557ms
- status: 7 - pdn generation - openroad
  runtime_s: 4.2
  runtime_ts: 0h0m4s203ms
- status: 8 - global placement - openroad
  runtime_s: 108.32
  runtime_ts: 0h1m48s322ms
- status: 9 - resizer design optimizations - openroad
  runtime_s: 10.95
  runtime_ts: 0h0m10s948ms
- status: 10 - write verilog - openroad
  runtime_s: 0.59
  runtime_ts: 0h0m0s593ms
- status: 11 - detailed placement - openroad
  runtime_s: 1.11
  runtime_ts: 0h0m1s108ms
- status: 13 - write verilog - openroad
  runtime_s: 0.64
  runtime_ts: 0h0m0s639ms
