

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_44_6'
================================================================
* Date:           Thu Jan 29 14:28:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.277 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_6  |      257|      257|         3|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     39|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     114|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     114|    265|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_24s_24s_48_1_1_U13  |mul_24s_24s_48_1_1  |        0|   2|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  39|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_144_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln46_fu_215_p2       |         +|   0|  0|  31|          24|          24|
    |and_ln46_1_fu_297_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_2_fu_311_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_3_fu_335_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_4_fu_341_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_5_fu_359_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln46_fu_235_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_138_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln46_1_fu_271_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln46_2_fu_277_p2    |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln46_fu_257_p2      |      icmp|   0|  0|  14|           7|           2|
    |or_ln46_1_fu_373_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_2_fu_347_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_323_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln46_1_fu_303_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln46_2_fu_365_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln46_3_fu_379_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln46_fu_283_p3    |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_1_fu_291_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_2_fu_317_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_3_fu_329_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_4_fu_353_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln46_fu_229_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 190|          84|         110|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |i_fu_80                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   20|         40|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |conv7_i_cast_reg_394               |  48|   0|   48|          0|
    |i_fu_80                            |   9|   0|    9|          0|
    |select_ln46_3_reg_413              |  24|   0|   24|          0|
    |zext_ln46_1_reg_403                |  14|   0|   64|         50|
    |zext_ln46_1_reg_403_pp0_iter1_reg  |  14|   0|   64|         50|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 114|   0|  214|        100|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_44_6|  return value|
|zext_ln31     |   in|    6|     ap_none|                            zext_ln31|        scalar|
|C_address0    |  out|   14|   ap_memory|                                    C|         array|
|C_ce0         |  out|    1|   ap_memory|                                    C|         array|
|C_we0         |  out|    1|   ap_memory|                                    C|         array|
|C_d0          |  out|   24|   ap_memory|                                    C|         array|
|conv7_i       |   in|   24|     ap_none|                              conv7_i|        scalar|
|tmp_address0  |  out|   14|   ap_memory|                                  tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|                                  tmp|         array|
|tmp_q0        |   in|   24|   ap_memory|                                  tmp|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:44]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i"   --->   Operation 7 'read' 'conv7_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln31"   --->   Operation 8 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv7_i_cast = sext i24 %conv7_i_read"   --->   Operation 9 'sext' 'conv7_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln44 = store i9 0, i9 %i" [top.cpp:44]   --->   Operation 11 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body53"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [top.cpp:44]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i9 %i_1, i9 256" [top.cpp:44]   --->   Operation 14 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.92ns)   --->   "%add_ln44 = add i9 %i_1, i9 1" [top.cpp:44]   --->   Operation 15 'add' 'add_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body53.split, void %for.inc67.exitStub" [top.cpp:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i9 %i_1" [top.cpp:44]   --->   Operation 17 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln46_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln44, i6 %zext_ln31_read" [top.cpp:46]   --->   Operation 18 'bitconcatenate' 'add_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i14 %add_ln46_1" [top.cpp:46]   --->   Operation 19 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln46_1" [top.cpp:46]   --->   Operation 20 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%empty = load i14 %tmp_addr" [top.cpp:46]   --->   Operation 21 'load' 'empty' <Predicate = (!icmp_ln44)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (0.48ns)   --->   "%store_ln44 = store i9 %add_ln44, i9 %i" [top.cpp:44]   --->   Operation 22 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 23 [1/2] ( I:1.35ns O:1.35ns )   --->   "%empty = load i14 %tmp_addr" [top.cpp:46]   --->   Operation 23 'load' 'empty' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i24 %empty" [top.cpp:46]   --->   Operation 24 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.38ns)   --->   "%mul_ln46 = mul i48 %sext_ln46, i48 %conv7_i_cast" [top.cpp:46]   --->   Operation 25 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 47" [top.cpp:46]   --->   Operation 26 'bitselect' 'tmp_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln46, i32 16, i32 39" [top.cpp:46]   --->   Operation 27 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 15" [top.cpp:46]   --->   Operation 28 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 39" [top.cpp:46]   --->   Operation 29 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i1 %tmp_1" [top.cpp:46]   --->   Operation 30 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.10ns)   --->   "%add_ln46 = add i24 %trunc_ln2, i24 %zext_ln46" [top.cpp:46]   --->   Operation 31 'add' 'add_ln46' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln46, i32 23" [top.cpp:46]   --->   Operation 32 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp_3, i1 1" [top.cpp:46]   --->   Operation 33 'xor' 'xor_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %tmp_2, i1 %xor_ln46" [top.cpp:46]   --->   Operation 34 'and' 'and_ln46' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln46, i32 40" [top.cpp:46]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln46, i32 41" [top.cpp:46]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.89ns)   --->   "%icmp_ln46 = icmp_eq  i7 %tmp_s, i7 127" [top.cpp:46]   --->   Operation 37 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln46, i32 40" [top.cpp:46]   --->   Operation 38 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.90ns)   --->   "%icmp_ln46_1 = icmp_eq  i8 %tmp_5, i8 255" [top.cpp:46]   --->   Operation 39 'icmp' 'icmp_ln46_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.90ns)   --->   "%icmp_ln46_2 = icmp_eq  i8 %tmp_5, i8 0" [top.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%select_ln46 = select i1 %and_ln46, i1 %icmp_ln46_1, i1 %icmp_ln46_2" [top.cpp:46]   --->   Operation 41 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%xor_ln46_1 = xor i1 %tmp_4, i1 1" [top.cpp:46]   --->   Operation 42 'xor' 'xor_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%and_ln46_1 = and i1 %icmp_ln46, i1 %xor_ln46_1" [top.cpp:46]   --->   Operation 43 'and' 'and_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%select_ln46_1 = select i1 %and_ln46, i1 %and_ln46_1, i1 %icmp_ln46_1" [top.cpp:46]   --->   Operation 44 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%and_ln46_2 = and i1 %and_ln46, i1 %icmp_ln46_1" [top.cpp:46]   --->   Operation 45 'and' 'and_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_2 = xor i1 %select_ln46, i1 1" [top.cpp:46]   --->   Operation 46 'xor' 'xor_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%or_ln46 = or i1 %tmp_3, i1 %xor_ln46_2" [top.cpp:46]   --->   Operation 47 'or' 'or_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_3 = xor i1 %tmp_1_1, i1 1" [top.cpp:46]   --->   Operation 48 'xor' 'xor_ln46_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46_3 = and i1 %or_ln46, i1 %xor_ln46_3" [top.cpp:46]   --->   Operation 49 'and' 'and_ln46_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln46_4 = and i1 %tmp_3, i1 %select_ln46_1" [top.cpp:46]   --->   Operation 50 'and' 'and_ln46_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%or_ln46_2 = or i1 %and_ln46_2, i1 %and_ln46_4" [top.cpp:46]   --->   Operation 51 'or' 'or_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%xor_ln46_4 = xor i1 %or_ln46_2, i1 1" [top.cpp:46]   --->   Operation 52 'xor' 'xor_ln46_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln46_1)   --->   "%and_ln46_5 = and i1 %tmp_1_1, i1 %xor_ln46_4" [top.cpp:46]   --->   Operation 53 'and' 'and_ln46_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_3)   --->   "%select_ln46_2 = select i1 %and_ln46_3, i24 8388607, i24 8388608" [top.cpp:46]   --->   Operation 54 'select' 'select_ln46_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln46_1 = or i1 %and_ln46_3, i1 %and_ln46_5" [top.cpp:46]   --->   Operation 55 'or' 'or_ln46_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln46_3 = select i1 %or_ln46_1, i24 %select_ln46_2, i24 %add_ln46" [top.cpp:46]   --->   Operation 56 'select' 'select_ln46_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i24 %C, i64 0, i64 %zext_ln46_1" [top.cpp:46]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [top.cpp:45]   --->   Operation 58 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [top.cpp:44]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [top.cpp:44]   --->   Operation 60 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln46 = store i24 %select_ln46_3, i14 %C_addr" [top.cpp:46]   --->   Operation 61 'store' 'store_ln46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body53" [top.cpp:44]   --->   Operation 62 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv7_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100]
conv7_i_read           (read             ) [ 0000]
zext_ln31_read         (read             ) [ 0000]
conv7_i_cast           (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln44             (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_1                    (load             ) [ 0000]
icmp_ln44              (icmp             ) [ 0110]
add_ln44               (add              ) [ 0000]
br_ln44                (br               ) [ 0000]
trunc_ln44             (trunc            ) [ 0000]
add_ln46_1             (bitconcatenate   ) [ 0000]
zext_ln46_1            (zext             ) [ 0111]
tmp_addr               (getelementptr    ) [ 0110]
store_ln44             (store            ) [ 0000]
empty                  (load             ) [ 0000]
sext_ln46              (sext             ) [ 0000]
mul_ln46               (mul              ) [ 0000]
tmp_1_1                (bitselect        ) [ 0000]
trunc_ln2              (partselect       ) [ 0000]
tmp_1                  (bitselect        ) [ 0000]
tmp_2                  (bitselect        ) [ 0000]
zext_ln46              (zext             ) [ 0000]
add_ln46               (add              ) [ 0000]
tmp_3                  (bitselect        ) [ 0000]
xor_ln46               (xor              ) [ 0000]
and_ln46               (and              ) [ 0000]
tmp_4                  (bitselect        ) [ 0000]
tmp_s                  (partselect       ) [ 0000]
icmp_ln46              (icmp             ) [ 0000]
tmp_5                  (partselect       ) [ 0000]
icmp_ln46_1            (icmp             ) [ 0000]
icmp_ln46_2            (icmp             ) [ 0000]
select_ln46            (select           ) [ 0000]
xor_ln46_1             (xor              ) [ 0000]
and_ln46_1             (and              ) [ 0000]
select_ln46_1          (select           ) [ 0000]
and_ln46_2             (and              ) [ 0000]
xor_ln46_2             (xor              ) [ 0000]
or_ln46                (or               ) [ 0000]
xor_ln46_3             (xor              ) [ 0000]
and_ln46_3             (and              ) [ 0000]
and_ln46_4             (and              ) [ 0000]
or_ln46_2              (or               ) [ 0000]
xor_ln46_4             (xor              ) [ 0000]
and_ln46_5             (and              ) [ 0000]
select_ln46_2          (select           ) [ 0000]
or_ln46_1              (or               ) [ 0000]
select_ln46_3          (select           ) [ 0101]
C_addr                 (getelementptr    ) [ 0000]
specpipeline_ln45      (specpipeline     ) [ 0000]
speclooptripcount_ln44 (speclooptripcount) [ 0000]
specloopname_ln44      (specloopname     ) [ 0000]
store_ln46             (store            ) [ 0000]
br_ln44                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv7_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv7_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="conv7_i_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="24" slack="0"/>
<pin id="86" dir="0" index="1" bw="24" slack="0"/>
<pin id="87" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv7_i_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zext_ln31_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="6" slack="0"/>
<pin id="93" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln31_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="14" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="C_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="24" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="14" slack="2"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln46_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mul_ln46_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="24" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="1"/>
<pin id="125" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="conv7_i_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv7_i_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln44_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="9" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_1_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln44_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln44_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln44_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln46_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln46_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln46_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln44_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sext_ln46_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="24" slack="0"/>
<pin id="174" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_1_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="48" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1_1/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="48" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="48" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="48" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln46_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln46_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="24" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="24" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln46_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln46_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="48" slack="0"/>
<pin id="244" dir="0" index="2" bw="7" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="48" slack="0"/>
<pin id="252" dir="0" index="2" bw="7" slack="0"/>
<pin id="253" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln46_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="48" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln46_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln46_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_2/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln46_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xor_ln46_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="and_ln46_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln46_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln46_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xor_ln46_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_2/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln46_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="xor_ln46_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_3/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="and_ln46_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_3/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="and_ln46_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_4/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln46_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_2/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xor_ln46_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="and_ln46_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln46_5/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln46_2_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="24" slack="0"/>
<pin id="368" dir="0" index="2" bw="24" slack="0"/>
<pin id="369" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="or_ln46_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46_1/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln46_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="24" slack="0"/>
<pin id="382" dir="0" index="2" bw="24" slack="0"/>
<pin id="383" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_3/2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="9" slack="0"/>
<pin id="389" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="394" class="1005" name="conv7_i_cast_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="48" slack="1"/>
<pin id="396" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="conv7_i_cast "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln44_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="403" class="1005" name="zext_ln46_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="64" slack="2"/>
<pin id="405" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="14" slack="1"/>
<pin id="410" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="select_ln46_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="24" slack="1"/>
<pin id="415" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln46_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="129"><net_src comp="84" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="90" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="171"><net_src comp="144" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="103" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="122" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="122" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="122" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="122" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="195" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="185" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="215" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="203" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="34" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="122" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="122" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="60" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="122" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="263" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="263" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="235" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="271" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="241" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="50" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="257" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="235" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="271" pin="2"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="235" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="271" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="283" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="221" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="177" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="323" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="221" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="303" pin="3"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="311" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="177" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="335" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="377"><net_src comp="335" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="359" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="365" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="215" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="80" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="397"><net_src comp="126" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="402"><net_src comp="138" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="162" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="411"><net_src comp="96" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="416"><net_src comp="379" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="116" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {3 }
	Port: tmp | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_44_6 : zext_ln31 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_44_6 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_44_6 : conv7_i | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_44_6 : tmp | {1 2 }
  - Chain level:
	State 1
		store_ln44 : 1
		i_1 : 1
		icmp_ln44 : 2
		add_ln44 : 2
		br_ln44 : 3
		trunc_ln44 : 2
		add_ln46_1 : 3
		zext_ln46_1 : 4
		tmp_addr : 5
		empty : 6
		store_ln44 : 3
	State 2
		sext_ln46 : 1
		mul_ln46 : 2
		tmp_1_1 : 3
		trunc_ln2 : 3
		tmp_1 : 3
		tmp_2 : 3
		zext_ln46 : 4
		add_ln46 : 5
		tmp_3 : 6
		xor_ln46 : 7
		and_ln46 : 7
		tmp_4 : 3
		tmp_s : 3
		icmp_ln46 : 4
		tmp_5 : 3
		icmp_ln46_1 : 4
		icmp_ln46_2 : 4
		select_ln46 : 7
		xor_ln46_1 : 4
		and_ln46_1 : 5
		select_ln46_1 : 7
		and_ln46_2 : 7
		xor_ln46_2 : 8
		or_ln46 : 8
		xor_ln46_3 : 4
		and_ln46_3 : 8
		and_ln46_4 : 8
		or_ln46_2 : 8
		xor_ln46_4 : 8
		and_ln46_5 : 8
		select_ln46_2 : 8
		or_ln46_1 : 8
		select_ln46_3 : 8
	State 3
		store_ln46 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln44_fu_138     |    0    |    0    |    16   |
|   icmp   |      icmp_ln46_fu_257     |    0    |    0    |    14   |
|          |     icmp_ln46_1_fu_271    |    0    |    0    |    15   |
|          |     icmp_ln46_2_fu_277    |    0    |    0    |    15   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln46_fu_283    |    0    |    0    |    2    |
|  select  |    select_ln46_1_fu_303   |    0    |    0    |    2    |
|          |    select_ln46_2_fu_365   |    0    |    0    |    24   |
|          |    select_ln46_3_fu_379   |    0    |    0    |    24   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln44_fu_144      |    0    |    0    |    16   |
|          |      add_ln46_fu_215      |    0    |    0    |    31   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln46_fu_122      |    2    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |      and_ln46_fu_235      |    0    |    0    |    2    |
|          |     and_ln46_1_fu_297     |    0    |    0    |    2    |
|    and   |     and_ln46_2_fu_311     |    0    |    0    |    2    |
|          |     and_ln46_3_fu_335     |    0    |    0    |    2    |
|          |     and_ln46_4_fu_341     |    0    |    0    |    2    |
|          |     and_ln46_5_fu_359     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln46_fu_229      |    0    |    0    |    2    |
|          |     xor_ln46_1_fu_291     |    0    |    0    |    2    |
|    xor   |     xor_ln46_2_fu_317     |    0    |    0    |    2    |
|          |     xor_ln46_3_fu_329     |    0    |    0    |    2    |
|          |     xor_ln46_4_fu_353     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       or_ln46_fu_323      |    0    |    0    |    2    |
|    or    |      or_ln46_2_fu_347     |    0    |    0    |    2    |
|          |      or_ln46_1_fu_373     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   |  conv7_i_read_read_fu_84  |    0    |    0    |    0    |
|          | zext_ln31_read_read_fu_90 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |    conv7_i_cast_fu_126    |    0    |    0    |    0    |
|          |      sext_ln46_fu_172     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln44_fu_150     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|     add_ln46_1_fu_154     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |     zext_ln46_1_fu_162    |    0    |    0    |    0    |
|          |      zext_ln46_fu_211     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_1_1_fu_177      |    0    |    0    |    0    |
|          |        tmp_1_fu_195       |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_203       |    0    |    0    |    0    |
|          |        tmp_3_fu_221       |    0    |    0    |    0    |
|          |        tmp_4_fu_241       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      trunc_ln2_fu_185     |    0    |    0    |    0    |
|partselect|        tmp_s_fu_249       |    0    |    0    |    0    |
|          |        tmp_5_fu_263       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   226   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| conv7_i_cast_reg_394|   48   |
|      i_reg_387      |    9   |
|  icmp_ln44_reg_399  |    1   |
|select_ln46_3_reg_413|   24   |
|   tmp_addr_reg_408  |   14   |
| zext_ln46_1_reg_403 |   64   |
+---------------------+--------+
|        Total        |   160  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   226  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   160  |   235  |
+-----------+--------+--------+--------+--------+
