// Seed: 2516681179
`timescale 1ps / 1ps
module module_0;
  type_5(
      1, id_0
  ); type_6(
      id_1, 1'b0, id_1, id_2, 1, 1, 1'd0, id_2, 1
  );
  logic id_3 = 1;
  type_8(
      id_2, id_2
  );
  logic id_4 = id_2 + 1;
endmodule
