
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800200  00001040  000010d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001040  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800202  00800202  000010d6  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000010d6  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001108  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000198  00000000  00000000  00001148  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000175a  00000000  00000000  000012e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001109  00000000  00000000  00002a3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001175  00000000  00000000  00003b43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000029c  00000000  00000000  00004cb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000849  00000000  00000000  00004f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000004ee  00000000  00000000  0000579d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000108  00000000  00000000  00005c8b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 02 08 	jmp	0x1004	; 0x1004 <__vector_1>
       8:	d4 c0       	rjmp	.+424    	; 0x1b2 <__bad_interrupt>
       a:	00 00       	nop
       c:	d2 c0       	rjmp	.+420    	; 0x1b2 <__bad_interrupt>
       e:	00 00       	nop
      10:	d0 c0       	rjmp	.+416    	; 0x1b2 <__bad_interrupt>
      12:	00 00       	nop
      14:	ce c0       	rjmp	.+412    	; 0x1b2 <__bad_interrupt>
      16:	00 00       	nop
      18:	cc c0       	rjmp	.+408    	; 0x1b2 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	ca c0       	rjmp	.+404    	; 0x1b2 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c8 c0       	rjmp	.+400    	; 0x1b2 <__bad_interrupt>
      22:	00 00       	nop
      24:	c6 c0       	rjmp	.+396    	; 0x1b2 <__bad_interrupt>
      26:	00 00       	nop
      28:	c4 c0       	rjmp	.+392    	; 0x1b2 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c2 c0       	rjmp	.+388    	; 0x1b2 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c0 c0       	rjmp	.+384    	; 0x1b2 <__bad_interrupt>
      32:	00 00       	nop
      34:	be c0       	rjmp	.+380    	; 0x1b2 <__bad_interrupt>
      36:	00 00       	nop
      38:	bc c0       	rjmp	.+376    	; 0x1b2 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	ba c0       	rjmp	.+372    	; 0x1b2 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b8 c0       	rjmp	.+368    	; 0x1b2 <__bad_interrupt>
      42:	00 00       	nop
      44:	b6 c0       	rjmp	.+364    	; 0x1b2 <__bad_interrupt>
      46:	00 00       	nop
      48:	b4 c0       	rjmp	.+360    	; 0x1b2 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b2 c0       	rjmp	.+356    	; 0x1b2 <__bad_interrupt>
      4e:	00 00       	nop
      50:	91 c3       	rjmp	.+1826   	; 0x774 <__vector_20>
      52:	00 00       	nop
      54:	ae c0       	rjmp	.+348    	; 0x1b2 <__bad_interrupt>
      56:	00 00       	nop
      58:	ac c0       	rjmp	.+344    	; 0x1b2 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	aa c0       	rjmp	.+340    	; 0x1b2 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a8 c0       	rjmp	.+336    	; 0x1b2 <__bad_interrupt>
      62:	00 00       	nop
      64:	a6 c0       	rjmp	.+332    	; 0x1b2 <__bad_interrupt>
      66:	00 00       	nop
      68:	a4 c0       	rjmp	.+328    	; 0x1b2 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a2 c0       	rjmp	.+324    	; 0x1b2 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a0 c0       	rjmp	.+320    	; 0x1b2 <__bad_interrupt>
      72:	00 00       	nop
      74:	9e c0       	rjmp	.+316    	; 0x1b2 <__bad_interrupt>
      76:	00 00       	nop
      78:	9c c0       	rjmp	.+312    	; 0x1b2 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9a c0       	rjmp	.+308    	; 0x1b2 <__bad_interrupt>
      7e:	00 00       	nop
      80:	98 c0       	rjmp	.+304    	; 0x1b2 <__bad_interrupt>
      82:	00 00       	nop
      84:	96 c0       	rjmp	.+300    	; 0x1b2 <__bad_interrupt>
      86:	00 00       	nop
      88:	94 c0       	rjmp	.+296    	; 0x1b2 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	92 c0       	rjmp	.+292    	; 0x1b2 <__bad_interrupt>
      8e:	00 00       	nop
      90:	90 c0       	rjmp	.+288    	; 0x1b2 <__bad_interrupt>
      92:	00 00       	nop
      94:	8e c0       	rjmp	.+284    	; 0x1b2 <__bad_interrupt>
      96:	00 00       	nop
      98:	8c c0       	rjmp	.+280    	; 0x1b2 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8a c0       	rjmp	.+276    	; 0x1b2 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	88 c0       	rjmp	.+272    	; 0x1b2 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	86 c0       	rjmp	.+268    	; 0x1b2 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	84 c0       	rjmp	.+264    	; 0x1b2 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	82 c0       	rjmp	.+260    	; 0x1b2 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	80 c0       	rjmp	.+256    	; 0x1b2 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7e c0       	rjmp	.+252    	; 0x1b2 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7c c0       	rjmp	.+248    	; 0x1b2 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7a c0       	rjmp	.+244    	; 0x1b2 <__bad_interrupt>
      be:	00 00       	nop
      c0:	78 c0       	rjmp	.+240    	; 0x1b2 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	76 c0       	rjmp	.+236    	; 0x1b2 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	74 c0       	rjmp	.+232    	; 0x1b2 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	72 c0       	rjmp	.+228    	; 0x1b2 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	70 c0       	rjmp	.+224    	; 0x1b2 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6e c0       	rjmp	.+220    	; 0x1b2 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6c c0       	rjmp	.+216    	; 0x1b2 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6a c0       	rjmp	.+212    	; 0x1b2 <__bad_interrupt>
      de:	00 00       	nop
      e0:	68 c0       	rjmp	.+208    	; 0x1b2 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	36 02       	muls	r19, r22
      e6:	44 02       	muls	r20, r20
      e8:	52 02       	muls	r21, r18
      ea:	60 02       	muls	r22, r16
      ec:	6e 02       	muls	r22, r30
      ee:	7c 02       	muls	r23, r28
      f0:	8a 02       	muls	r24, r26
      f2:	98 02       	muls	r25, r24
      f4:	d7 02       	muls	r29, r23
      f6:	a8 02       	muls	r26, r24
      f8:	b8 02       	muls	r27, r24
      fa:	c8 02       	muls	r28, r24
      fc:	e8 02       	muls	r30, r24
      fe:	f5 02       	muls	r31, r21
     100:	02 03       	mulsu	r16, r18
     102:	0f 03       	fmul	r16, r23
     104:	1c 03       	fmul	r17, r20
     106:	29 03       	fmul	r18, r17
     108:	36 03       	mulsu	r19, r22
     10a:	43 03       	mulsu	r20, r19
     10c:	7b 03       	fmul	r23, r19
     10e:	51 03       	mulsu	r21, r17
     110:	5f 03       	fmul	r21, r23
     112:	6d 03       	fmul	r22, r21
     114:	25 04       	cpc	r2, r5
     116:	33 04       	cpc	r3, r3
     118:	41 04       	cpc	r4, r1
     11a:	4f 04       	cpc	r4, r15
     11c:	5d 04       	cpc	r5, r13
     11e:	6b 04       	cpc	r6, r11
     120:	79 04       	cpc	r7, r9
     122:	87 04       	cpc	r8, r7
     124:	c6 04       	cpc	r12, r6
     126:	97 04       	cpc	r9, r7
     128:	a7 04       	cpc	r10, r7
     12a:	b7 04       	cpc	r11, r7
     12c:	d7 04       	cpc	r13, r7
     12e:	ee 04       	cpc	r14, r14
     130:	05 05       	cpc	r16, r5
     132:	1c 05       	cpc	r17, r12
     134:	33 05       	cpc	r19, r3
     136:	4a 05       	cpc	r20, r10
     138:	61 05       	cpc	r22, r1
     13a:	78 05       	cpc	r23, r8
     13c:	d8 05       	cpc	r29, r8
     13e:	90 05       	cpc	r25, r0
     140:	a8 05       	cpc	r26, r8
     142:	c0 05       	cpc	r28, r0
     144:	04 06       	cpc	r0, r20
     146:	11 06       	cpc	r1, r17
     148:	1e 06       	cpc	r1, r30
     14a:	2b 06       	cpc	r2, r27
     14c:	38 06       	cpc	r3, r24
     14e:	45 06       	cpc	r4, r21
     150:	52 06       	cpc	r5, r18
     152:	5f 06       	cpc	r5, r31
     154:	9a 06       	cpc	r9, r26
     156:	6e 06       	cpc	r6, r30
     158:	7d 06       	cpc	r7, r29
     15a:	8c 06       	cpc	r8, r28
     15c:	ac 06       	cpc	r10, r28
     15e:	c9 06       	cpc	r12, r25
     160:	e6 06       	cpc	r14, r22
     162:	03 07       	cpc	r16, r19
     164:	20 07       	cpc	r18, r16
     166:	3d 07       	cpc	r19, r29
     168:	5a 07       	cpc	r21, r26
     16a:	77 07       	cpc	r23, r23
     16c:	fa 07       	cpc	r31, r26
     16e:	98 07       	cpc	r25, r24
     170:	b9 07       	cpc	r27, r25
     172:	da 07       	cpc	r29, r26

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e0 e4       	ldi	r30, 0x40	; 64
     18c:	f0 e1       	ldi	r31, 0x10	; 16
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	a2 30       	cpi	r26, 0x02	; 2
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	a2 e0       	ldi	r26, 0x02	; 2
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a8 31       	cpi	r26, 0x18	; 24
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	ee d0       	rcall	.+476    	; 0x38c <main>
     1b0:	45 c7       	rjmp	.+3722   	; 0x103c <_exit>

000001b2 <__bad_interrupt>:
     1b2:	26 cf       	rjmp	.-436    	; 0x0 <__vectors>

000001b4 <opdaterKommando>:

 volatile int state;
 volatile int firstCheck = 1;
 void opdaterKommando()
 {
	 if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1b4:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektorOptaget_>
     1b8:	80 33       	cpi	r24, 0x30	; 48
     1ba:	f1 f4       	brne	.+60     	; 0x1f8 <opdaterKommando+0x44>
     1bc:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <lektortilStede_>
     1c0:	80 33       	cpi	r24, 0x30	; 48
     1c2:	d1 f4       	brne	.+52     	; 0x1f8 <opdaterKommando+0x44>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1c4:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <state>
     1c8:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <state+0x1>
     1cc:	89 2b       	or	r24, r25
     1ce:	49 f4       	brne	.+18     	; 0x1e2 <opdaterKommando+0x2e>
     1d0:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     1d4:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     1d8:	01 97       	sbiw	r24, 0x01	; 1
     1da:	19 f0       	breq	.+6      	; 0x1e2 <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1dc:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <aendring_>
     1e0:	7b c0       	rjmp	.+246    	; 0x2d8 <opdaterKommando+0x124>
		 }
		 else
		 {
			 aendring_ = 1;
     1e2:	81 e0       	ldi	r24, 0x01	; 1
     1e4:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <aendring_>
			 COMMAND = 'V'; // V indikerer at lektor er væk!	
     1e8:	86 e5       	ldi	r24, 0x56	; 86
     1ea:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <COMMAND>
			 state = 00;   
     1ee:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <state+0x1>
     1f2:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <state>
     1f6:	70 c0       	rjmp	.+224    	; 0x2d8 <opdaterKommando+0x124>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1f8:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektorOptaget_>
     1fc:	80 33       	cpi	r24, 0x30	; 48
     1fe:	09 f5       	brne	.+66     	; 0x242 <opdaterKommando+0x8e>
     200:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <lektortilStede_>
     204:	81 33       	cpi	r24, 0x31	; 49
     206:	e9 f4       	brne	.+58     	; 0x242 <opdaterKommando+0x8e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     208:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <state>
     20c:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <state+0x1>
     210:	01 97       	sbiw	r24, 0x01	; 1
     212:	49 f4       	brne	.+18     	; 0x226 <opdaterKommando+0x72>
     214:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     218:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     21c:	01 97       	sbiw	r24, 0x01	; 1
     21e:	19 f0       	breq	.+6      	; 0x226 <opdaterKommando+0x72>
		 {
			 aendring_ = 0;
     220:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <aendring_>
		 }
		 else
		 {
			 resetTimer();
     224:	59 c0       	rjmp	.+178    	; 0x2d8 <opdaterKommando+0x124>
			 aendring_ = 1;
     226:	84 d2       	rcall	.+1288   	; 0x730 <resetTimer>
     228:	81 e0       	ldi	r24, 0x01	; 1
     22a:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <aendring_>
			 COMMAND = 'T';		// T Indikerer at lektor er tilstede
     22e:	84 e5       	ldi	r24, 0x54	; 84
     230:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <COMMAND>
			 state = 01;
     234:	81 e0       	ldi	r24, 0x01	; 1
     236:	90 e0       	ldi	r25, 0x00	; 0
     238:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <state+0x1>
     23c:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     240:	4b c0       	rjmp	.+150    	; 0x2d8 <opdaterKommando+0x124>
     242:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektorOptaget_>
     246:	81 33       	cpi	r24, 0x31	; 49
     248:	01 f5       	brne	.+64     	; 0x28a <opdaterKommando+0xd6>
     24a:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <lektortilStede_>
     24e:	80 33       	cpi	r24, 0x30	; 48
	 {
		 if ((state == 10) && (firstCheck != 1))
     250:	e1 f4       	brne	.+56     	; 0x28a <opdaterKommando+0xd6>
     252:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <state>
     256:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <state+0x1>
     25a:	0a 97       	sbiw	r24, 0x0a	; 10
     25c:	49 f4       	brne	.+18     	; 0x270 <opdaterKommando+0xbc>
     25e:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     262:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     266:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     268:	19 f0       	breq	.+6      	; 0x270 <opdaterKommando+0xbc>
     26a:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     26e:	34 c0       	rjmp	.+104    	; 0x2d8 <opdaterKommando+0x124>
     270:	81 e0       	ldi	r24, 0x01	; 1
     272:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     276:	8f e4       	ldi	r24, 0x4F	; 79
     278:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <COMMAND>
			 state = 10;
     27c:	8a e0       	ldi	r24, 0x0A	; 10
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <state+0x1>
     284:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <state>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     288:	27 c0       	rjmp	.+78     	; 0x2d8 <opdaterKommando+0x124>
     28a:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektorOptaget_>
     28e:	81 33       	cpi	r24, 0x31	; 49
     290:	19 f5       	brne	.+70     	; 0x2d8 <opdaterKommando+0x124>
     292:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <lektortilStede_>
     296:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     298:	f9 f4       	brne	.+62     	; 0x2d8 <opdaterKommando+0x124>
     29a:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <state>
     29e:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <state+0x1>
     2a2:	0b 97       	sbiw	r24, 0x0b	; 11
     2a4:	49 f4       	brne	.+18     	; 0x2b8 <opdaterKommando+0x104>
     2a6:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     2aa:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     2ae:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     2b0:	19 f0       	breq	.+6      	; 0x2b8 <opdaterKommando+0x104>
     2b2:	10 92 15 02 	sts	0x0215, r1	; 0x800215 <aendring_>
		 }
		 else
		 {
			 if (returnerTimerStatus() == 0)
     2b6:	10 c0       	rjmp	.+32     	; 0x2d8 <opdaterKommando+0x124>
     2b8:	36 d2       	rcall	.+1132   	; 0x726 <returnerTimerStatus>
			 {
				 setTimer();
     2ba:	89 2b       	or	r24, r25
     2bc:	09 f4       	brne	.+2      	; 0x2c0 <opdaterKommando+0x10c>
			 }
			 aendring_ = 1;
     2be:	43 d2       	rcall	.+1158   	; 0x746 <setTimer>
     2c0:	81 e0       	ldi	r24, 0x01	; 1
     2c2:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <aendring_>
			 COMMAND = 'O';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2c6:	8f e4       	ldi	r24, 0x4F	; 79
     2c8:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <COMMAND>
			 state = 11;
     2cc:	8b e0       	ldi	r24, 0x0B	; 11
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <state+0x1>
     2d4:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <state>
		 }
	 }

	 if (firstCheck == 1)
     2d8:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <__data_start>
     2dc:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <__data_start+0x1>
     2e0:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2e2:	21 f4       	brne	.+8      	; 0x2ec <opdaterKommando+0x138>
     2e4:	10 92 01 02 	sts	0x0201, r1	; 0x800201 <__data_start+0x1>
     2e8:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__data_start>
     2ec:	08 95       	ret

000002ee <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     2ee:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     2f2:	81 e0       	ldi	r24, 0x01	; 1
     2f4:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     2f8:	8f e7       	ldi	r24, 0x7F	; 127
     2fa:	91 ec       	ldi	r25, 0xC1	; 193
     2fc:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     300:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     304:	c0 9b       	sbis	0x18, 0	; 24
     306:	fe cf       	rjmp	.-4      	; 0x304 <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     308:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     30c:	81 e0       	ldi	r24, 0x01	; 1
     30e:	88 bb       	out	0x18, r24	; 24
     310:	08 95       	ret

00000312 <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     312:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <ZCDetected_+0x1>
     316:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     31a:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     31c:	e8 df       	rcall	.-48     	; 0x2ee <start1msDelay>
     31e:	27 98       	cbi	0x04, 7	; 4
     320:	08 95       	ret

00000322 <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     322:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <ZCDetected_+0x1>
     326:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     32a:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <ZCDetected_>
     32e:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <ZCDetected_+0x1>
     332:	89 2b       	or	r24, r25
     334:	d1 f3       	breq	.-12     	; 0x32a <ventPaaZC+0x8>
  }
     336:	08 95       	ret

00000338 <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     338:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR0A = 0b01000010;
     33c:	82 e4       	ldi	r24, 0x42	; 66
     33e:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     340:	91 e0       	ldi	r25, 0x01	; 1
     342:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
     344:	87 bd       	out	0x27, r24	; 39
     346:	08 95       	ret

00000348 <start400usDelay>:
  }

   void start400usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     348:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     352:	80 ec       	ldi	r24, 0xC0	; 192
     354:	99 ef       	ldi	r25, 0xF9	; 249
     356:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     35a:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     35e:	c8 9b       	sbis	0x19, 0	; 25
     360:	fe cf       	rjmp	.-4      	; 0x35e <start400usDelay+0x16>
	   {}
	   TCCR4B = 0;
     362:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	89 bb       	out	0x19, r24	; 25
     36a:	08 95       	ret

0000036c <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     36c:	cf 93       	push	r28
     36e:	df 93       	push	r29
     370:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     372:	c8 e0       	ldi	r28, 0x08	; 8
	  start400usDelay();
     374:	d6 df       	rcall	.-84     	; 0x322 <ventPaaZC>
     376:	bb df       	rcall	.-138    	; 0x2ee <start1msDelay>
		  if(x & 0b00000001)
     378:	ba df       	rcall	.-140    	; 0x2ee <start1msDelay>
		  {
			  sendBurst();
     37a:	e6 df       	rcall	.-52     	; 0x348 <start400usDelay>
     37c:	d0 fd       	sbrc	r29, 0
		  }
		  x = x>>1;
     37e:	c9 df       	rcall	.-110    	; 0x312 <sendBurst>
     380:	d6 95       	lsr	r29
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)
	  for (i = 0; i<8; i++)
     382:	c1 50       	subi	r28, 0x01	; 1
		  x = x>>1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     384:	b9 f7       	brne	.-18     	; 0x374 <sendCharX10+0x8>
     386:	df 91       	pop	r29
     388:	cf 91       	pop	r28
     38a:	08 95       	ret

0000038c <main>:
#include "X10_Master.h"

int main(void)
{
	//Initializing
	initSensor('B', 2);
     38c:	62 e0       	ldi	r22, 0x02	; 2
     38e:	70 e0       	ldi	r23, 0x00	; 0
     390:	82 e4       	ldi	r24, 0x42	; 66
     392:	44 d0       	rcall	.+136    	; 0x41c <initSensor>
	initToggleSwitch('B', 3);
     394:	63 e0       	ldi	r22, 0x03	; 3
     396:	70 e0       	ldi	r23, 0x00	; 0
     398:	82 e4       	ldi	r24, 0x42	; 66
     39a:	2d d2       	rcall	.+1114   	; 0x7f6 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     39c:	64 e0       	ldi	r22, 0x04	; 4
	initZCDetector();
     39e:	70 e0       	ldi	r23, 0x00	; 0
     3a0:	82 e4       	ldi	r24, 0x42	; 66
     3a2:	08 d4       	rcall	.+2064   	; 0xbb4 <initToggleSwitchLED>
     3a4:	28 d6       	rcall	.+3152   	; 0xff6 <initZCDetector>
     3a6:	c8 df       	rcall	.-112    	; 0x338 <initBurst>
     3a8:	78 94       	sei
     3aa:	2c d0       	rcall	.+88     	; 0x404 <lektorStatus_PaaKontor>
     3ac:	12 d0       	rcall	.+36     	; 0x3d2 <lektorStatus_Optaget>
     3ae:	02 df       	rcall	.-508    	; 0x1b4 <opdaterKommando>
     3b0:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <aendring_>
     3b4:	81 30       	cpi	r24, 0x01	; 1
     3b6:	c9 f7       	brne	.-14     	; 0x3aa <main+0x1e>
     3b8:	80 91 16 02 	lds	r24, 0x0216	; 0x800216 <COMMAND>
     3bc:	d7 df       	rcall	.-82     	; 0x36c <sendCharX10>
     3be:	f5 cf       	rjmp	.-22     	; 0x3aa <main+0x1e>

000003c0 <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     3c0:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektorOptaget_>
     3c4:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     3c6:	11 f4       	brne	.+4      	; 0x3cc <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     3c8:	b6 c4       	rjmp	.+2412   	; 0xd36 <setToggleSwitchLED>
     3ca:	08 95       	ret
     3cc:	81 e3       	ldi	r24, 0x31	; 49
     3ce:	b3 c4       	rjmp	.+2406   	; 0xd36 <setToggleSwitchLED>
     3d0:	08 95       	ret

000003d2 <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     3d2:	dd d2       	rcall	.+1466   	; 0x98e <toggleSwitchStatus>
     3d4:	81 33       	cpi	r24, 0x31	; 49
     3d6:	21 f4       	brne	.+8      	; 0x3e0 <lektorStatus_Optaget+0xe>
     3d8:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <lektorOptaget_>
     3dc:	f1 cf       	rjmp	.-30     	; 0x3c0 <skiftLEDTilstand_Optaget>
     3de:	08 95       	ret
     3e0:	80 e3       	ldi	r24, 0x30	; 48
     3e2:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <lektorOptaget_>
     3e6:	ec cf       	rjmp	.-40     	; 0x3c0 <skiftLEDTilstand_Optaget>
     3e8:	08 95       	ret

000003ea <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     3ea:	80 91 0f 02 	lds	r24, 0x020F	; 0x80020f <lektortilStede_>
     3ee:	81 33       	cpi	r24, 0x31	; 49
     3f0:	31 f4       	brne	.+12     	; 0x3fe <skiftLEDTilstand_PaaKontor+0x14>
     3f2:	99 d1       	rcall	.+818    	; 0x726 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     3f4:	89 2b       	or	r24, r25
     3f6:	19 f4       	brne	.+6      	; 0x3fe <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     3f8:	80 e3       	ldi	r24, 0x30	; 48
     3fa:	9d c4       	rjmp	.+2362   	; 0xd36 <setToggleSwitchLED>
     3fc:	08 95       	ret
     3fe:	81 e3       	ldi	r24, 0x31	; 49
     400:	9a c4       	rjmp	.+2356   	; 0xd36 <setToggleSwitchLED>
     402:	08 95       	ret

00000404 <lektorStatus_PaaKontor>:
     404:	d5 d0       	rcall	.+426    	; 0x5b0 <kontorStatus>
     406:	81 33       	cpi	r24, 0x31	; 49
     408:	21 f4       	brne	.+8      	; 0x412 <lektorStatus_PaaKontor+0xe>
     40a:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <lektortilStede_>
     40e:	ed cf       	rjmp	.-38     	; 0x3ea <skiftLEDTilstand_PaaKontor>
     410:	08 95       	ret
     412:	80 e3       	ldi	r24, 0x30	; 48
     414:	80 93 0f 02 	sts	0x020F, r24	; 0x80020f <lektortilStede_>
     418:	e8 cf       	rjmp	.-48     	; 0x3ea <skiftLEDTilstand_PaaKontor>
     41a:	08 95       	ret

0000041c <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     41c:	9f eb       	ldi	r25, 0xBF	; 191
     41e:	98 0f       	add	r25, r24
     420:	9c 30       	cpi	r25, 0x0C	; 12
     422:	20 f0       	brcs	.+8      	; 0x42c <initSensor+0x10>
	{
		register_ = 'A';
     424:	81 e4       	ldi	r24, 0x41	; 65
     426:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <register_>
     42a:	02 c0       	rjmp	.+4      	; 0x430 <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     42c:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <register_>
	}
	if (pin > 7 || pin < 0)
     430:	68 30       	cpi	r22, 0x08	; 8
     432:	71 05       	cpc	r23, r1
     434:	38 f0       	brcs	.+14     	; 0x444 <initSensor+0x28>
	{
		pin_ = 1;
     436:	81 e0       	ldi	r24, 0x01	; 1
     438:	90 e0       	ldi	r25, 0x00	; 0
     43a:	90 93 03 02 	sts	0x0203, r25	; 0x800203 <__data_end+0x1>
     43e:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <__data_end>
     442:	04 c0       	rjmp	.+8      	; 0x44c <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     444:	70 93 03 02 	sts	0x0203, r23	; 0x800203 <__data_end+0x1>
     448:	60 93 02 02 	sts	0x0202, r22	; 0x800202 <__data_end>
	}

	switch (register_)
     44c:	e0 91 04 02 	lds	r30, 0x0204	; 0x800204 <register_>
     450:	8e 2f       	mov	r24, r30
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	fc 01       	movw	r30, r24
     456:	e1 54       	subi	r30, 0x41	; 65
     458:	f1 09       	sbc	r31, r1
     45a:	ec 30       	cpi	r30, 0x0C	; 12
     45c:	f1 05       	cpc	r31, r1
     45e:	08 f0       	brcs	.+2      	; 0x462 <initSensor+0x46>
     460:	a6 c0       	rjmp	.+332    	; 0x5ae <initSensor+0x192>
     462:	88 27       	eor	r24, r24
     464:	ee 58       	subi	r30, 0x8E	; 142
     466:	ff 4f       	sbci	r31, 0xFF	; 255
     468:	8f 4f       	sbci	r24, 0xFF	; 255
     46a:	e0 c5       	rjmp	.+3008   	; 0x102c <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     46c:	21 b1       	in	r18, 0x01	; 1
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	90 e0       	ldi	r25, 0x00	; 0
     472:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     476:	02 c0       	rjmp	.+4      	; 0x47c <initSensor+0x60>
     478:	88 0f       	add	r24, r24
     47a:	99 1f       	adc	r25, r25
     47c:	0a 94       	dec	r0
     47e:	e2 f7       	brpl	.-8      	; 0x478 <initSensor+0x5c>
     480:	80 95       	com	r24
     482:	82 23       	and	r24, r18
     484:	81 b9       	out	0x01, r24	; 1
		break;
     486:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     488:	24 b1       	in	r18, 0x04	; 4
     48a:	81 e0       	ldi	r24, 0x01	; 1
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     492:	02 c0       	rjmp	.+4      	; 0x498 <initSensor+0x7c>
     494:	88 0f       	add	r24, r24
     496:	99 1f       	adc	r25, r25
     498:	0a 94       	dec	r0
     49a:	e2 f7       	brpl	.-8      	; 0x494 <initSensor+0x78>
     49c:	80 95       	com	r24
     49e:	82 23       	and	r24, r18
     4a0:	84 b9       	out	0x04, r24	; 4
		break;
     4a2:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     4a4:	27 b1       	in	r18, 0x07	; 7
     4a6:	81 e0       	ldi	r24, 0x01	; 1
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     4ae:	02 c0       	rjmp	.+4      	; 0x4b4 <initSensor+0x98>
     4b0:	88 0f       	add	r24, r24
     4b2:	99 1f       	adc	r25, r25
     4b4:	0a 94       	dec	r0
     4b6:	e2 f7       	brpl	.-8      	; 0x4b0 <initSensor+0x94>
     4b8:	80 95       	com	r24
     4ba:	82 23       	and	r24, r18
     4bc:	87 b9       	out	0x07, r24	; 7
		break;
     4be:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     4c0:	2a b1       	in	r18, 0x0a	; 10
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     4ca:	02 c0       	rjmp	.+4      	; 0x4d0 <initSensor+0xb4>
     4cc:	88 0f       	add	r24, r24
     4ce:	99 1f       	adc	r25, r25
     4d0:	0a 94       	dec	r0
     4d2:	e2 f7       	brpl	.-8      	; 0x4cc <initSensor+0xb0>
     4d4:	80 95       	com	r24
     4d6:	82 23       	and	r24, r18
     4d8:	8a b9       	out	0x0a, r24	; 10
		break;
     4da:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     4dc:	2d b1       	in	r18, 0x0d	; 13
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     4e6:	02 c0       	rjmp	.+4      	; 0x4ec <initSensor+0xd0>
     4e8:	88 0f       	add	r24, r24
     4ea:	99 1f       	adc	r25, r25
     4ec:	0a 94       	dec	r0
     4ee:	e2 f7       	brpl	.-8      	; 0x4e8 <initSensor+0xcc>
     4f0:	80 95       	com	r24
     4f2:	82 23       	and	r24, r18
     4f4:	8d b9       	out	0x0d, r24	; 13
		break;
     4f6:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     4f8:	20 b3       	in	r18, 0x10	; 16
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     502:	02 c0       	rjmp	.+4      	; 0x508 <initSensor+0xec>
     504:	88 0f       	add	r24, r24
     506:	99 1f       	adc	r25, r25
     508:	0a 94       	dec	r0
     50a:	e2 f7       	brpl	.-8      	; 0x504 <initSensor+0xe8>
     50c:	80 95       	com	r24
     50e:	82 23       	and	r24, r18
     510:	80 bb       	out	0x10, r24	; 16
		break;
     512:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     514:	23 b3       	in	r18, 0x13	; 19
     516:	81 e0       	ldi	r24, 0x01	; 1
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     51e:	02 c0       	rjmp	.+4      	; 0x524 <initSensor+0x108>
     520:	88 0f       	add	r24, r24
     522:	99 1f       	adc	r25, r25
     524:	0a 94       	dec	r0
     526:	e2 f7       	brpl	.-8      	; 0x520 <initSensor+0x104>
     528:	80 95       	com	r24
     52a:	82 23       	and	r24, r18
     52c:	83 bb       	out	0x13, r24	; 19
		break;
     52e:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     530:	e1 e0       	ldi	r30, 0x01	; 1
     532:	f1 e0       	ldi	r31, 0x01	; 1
     534:	20 81       	ld	r18, Z
     536:	81 e0       	ldi	r24, 0x01	; 1
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     53e:	02 c0       	rjmp	.+4      	; 0x544 <initSensor+0x128>
     540:	88 0f       	add	r24, r24
     542:	99 1f       	adc	r25, r25
     544:	0a 94       	dec	r0
     546:	e2 f7       	brpl	.-8      	; 0x540 <initSensor+0x124>
     548:	80 95       	com	r24
     54a:	82 23       	and	r24, r18
     54c:	80 83       	st	Z, r24
		break;
     54e:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     550:	e4 e0       	ldi	r30, 0x04	; 4
     552:	f1 e0       	ldi	r31, 0x01	; 1
     554:	20 81       	ld	r18, Z
     556:	81 e0       	ldi	r24, 0x01	; 1
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     55e:	02 c0       	rjmp	.+4      	; 0x564 <initSensor+0x148>
     560:	88 0f       	add	r24, r24
     562:	99 1f       	adc	r25, r25
     564:	0a 94       	dec	r0
     566:	e2 f7       	brpl	.-8      	; 0x560 <initSensor+0x144>
     568:	80 95       	com	r24
     56a:	82 23       	and	r24, r18
     56c:	80 83       	st	Z, r24
		break;
     56e:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     570:	e7 e0       	ldi	r30, 0x07	; 7
     572:	f1 e0       	ldi	r31, 0x01	; 1
     574:	20 81       	ld	r18, Z
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	90 e0       	ldi	r25, 0x00	; 0
     57a:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     57e:	02 c0       	rjmp	.+4      	; 0x584 <initSensor+0x168>
     580:	88 0f       	add	r24, r24
     582:	99 1f       	adc	r25, r25
     584:	0a 94       	dec	r0
     586:	e2 f7       	brpl	.-8      	; 0x580 <initSensor+0x164>
     588:	80 95       	com	r24
     58a:	82 23       	and	r24, r18
     58c:	80 83       	st	Z, r24
		break;
     58e:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     590:	ea e0       	ldi	r30, 0x0A	; 10
     592:	f1 e0       	ldi	r31, 0x01	; 1
     594:	20 81       	ld	r18, Z
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     59e:	02 c0       	rjmp	.+4      	; 0x5a4 <initSensor+0x188>
     5a0:	88 0f       	add	r24, r24
     5a2:	99 1f       	adc	r25, r25
     5a4:	0a 94       	dec	r0
     5a6:	e2 f7       	brpl	.-8      	; 0x5a0 <initSensor+0x184>
     5a8:	80 95       	com	r24
     5aa:	82 23       	and	r24, r18
     5ac:	80 83       	st	Z, r24
     5ae:	08 95       	ret

000005b0 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     5b0:	e0 91 04 02 	lds	r30, 0x0204	; 0x800204 <register_>
     5b4:	8e 2f       	mov	r24, r30
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	fc 01       	movw	r30, r24
     5ba:	e1 54       	subi	r30, 0x41	; 65
     5bc:	f1 09       	sbc	r31, r1
     5be:	ec 30       	cpi	r30, 0x0C	; 12
     5c0:	f1 05       	cpc	r31, r1
     5c2:	08 f0       	brcs	.+2      	; 0x5c6 <kontorStatus+0x16>
     5c4:	98 c0       	rjmp	.+304    	; 0x6f6 <kontorStatus+0x146>
     5c6:	88 27       	eor	r24, r24
     5c8:	e2 58       	subi	r30, 0x82	; 130
     5ca:	ff 4f       	sbci	r31, 0xFF	; 255
     5cc:	8f 4f       	sbci	r24, 0xFF	; 255
     5ce:	2e c5       	rjmp	.+2652   	; 0x102c <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     5d0:	80 b1       	in	r24, 0x00	; 0
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     5d8:	02 c0       	rjmp	.+4      	; 0x5de <kontorStatus+0x2e>
     5da:	95 95       	asr	r25
     5dc:	87 95       	ror	r24
     5de:	0a 94       	dec	r0
     5e0:	e2 f7       	brpl	.-8      	; 0x5da <kontorStatus+0x2a>
     5e2:	80 fd       	sbrc	r24, 0
     5e4:	8a c0       	rjmp	.+276    	; 0x6fa <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     5e6:	80 e3       	ldi	r24, 0x30	; 48
     5e8:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     5ea:	83 b1       	in	r24, 0x03	; 3
     5ec:	90 e0       	ldi	r25, 0x00	; 0
     5ee:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     5f2:	02 c0       	rjmp	.+4      	; 0x5f8 <kontorStatus+0x48>
     5f4:	95 95       	asr	r25
     5f6:	87 95       	ror	r24
     5f8:	0a 94       	dec	r0
     5fa:	e2 f7       	brpl	.-8      	; 0x5f4 <kontorStatus+0x44>
     5fc:	80 fd       	sbrc	r24, 0
     5fe:	7f c0       	rjmp	.+254    	; 0x6fe <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     600:	80 e3       	ldi	r24, 0x30	; 48
     602:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     604:	86 b1       	in	r24, 0x06	; 6
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     60c:	02 c0       	rjmp	.+4      	; 0x612 <kontorStatus+0x62>
     60e:	95 95       	asr	r25
     610:	87 95       	ror	r24
     612:	0a 94       	dec	r0
     614:	e2 f7       	brpl	.-8      	; 0x60e <kontorStatus+0x5e>
     616:	80 fd       	sbrc	r24, 0
     618:	74 c0       	rjmp	.+232    	; 0x702 <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     61a:	80 e3       	ldi	r24, 0x30	; 48
     61c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     61e:	89 b1       	in	r24, 0x09	; 9
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     626:	02 c0       	rjmp	.+4      	; 0x62c <kontorStatus+0x7c>
     628:	95 95       	asr	r25
     62a:	87 95       	ror	r24
     62c:	0a 94       	dec	r0
     62e:	e2 f7       	brpl	.-8      	; 0x628 <kontorStatus+0x78>
     630:	80 fd       	sbrc	r24, 0
     632:	69 c0       	rjmp	.+210    	; 0x706 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     634:	80 e3       	ldi	r24, 0x30	; 48
     636:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     638:	8c b1       	in	r24, 0x0c	; 12
     63a:	90 e0       	ldi	r25, 0x00	; 0
     63c:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     640:	02 c0       	rjmp	.+4      	; 0x646 <kontorStatus+0x96>
     642:	95 95       	asr	r25
     644:	87 95       	ror	r24
     646:	0a 94       	dec	r0
     648:	e2 f7       	brpl	.-8      	; 0x642 <kontorStatus+0x92>
     64a:	80 fd       	sbrc	r24, 0
     64c:	5e c0       	rjmp	.+188    	; 0x70a <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     64e:	80 e3       	ldi	r24, 0x30	; 48
     650:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     652:	8f b1       	in	r24, 0x0f	; 15
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     65a:	02 c0       	rjmp	.+4      	; 0x660 <kontorStatus+0xb0>
     65c:	95 95       	asr	r25
     65e:	87 95       	ror	r24
     660:	0a 94       	dec	r0
     662:	e2 f7       	brpl	.-8      	; 0x65c <kontorStatus+0xac>
     664:	80 fd       	sbrc	r24, 0
     666:	53 c0       	rjmp	.+166    	; 0x70e <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     668:	80 e3       	ldi	r24, 0x30	; 48
     66a:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     66c:	82 b3       	in	r24, 0x12	; 18
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     674:	02 c0       	rjmp	.+4      	; 0x67a <kontorStatus+0xca>
     676:	95 95       	asr	r25
     678:	87 95       	ror	r24
     67a:	0a 94       	dec	r0
     67c:	e2 f7       	brpl	.-8      	; 0x676 <kontorStatus+0xc6>
     67e:	80 fd       	sbrc	r24, 0
     680:	48 c0       	rjmp	.+144    	; 0x712 <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     682:	80 e3       	ldi	r24, 0x30	; 48
     684:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     686:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     690:	02 c0       	rjmp	.+4      	; 0x696 <kontorStatus+0xe6>
     692:	95 95       	asr	r25
     694:	87 95       	ror	r24
     696:	0a 94       	dec	r0
     698:	e2 f7       	brpl	.-8      	; 0x692 <kontorStatus+0xe2>
     69a:	80 fd       	sbrc	r24, 0
     69c:	3c c0       	rjmp	.+120    	; 0x716 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     69e:	80 e3       	ldi	r24, 0x30	; 48
     6a0:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     6a2:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     6ac:	02 c0       	rjmp	.+4      	; 0x6b2 <kontorStatus+0x102>
     6ae:	95 95       	asr	r25
     6b0:	87 95       	ror	r24
     6b2:	0a 94       	dec	r0
     6b4:	e2 f7       	brpl	.-8      	; 0x6ae <kontorStatus+0xfe>
     6b6:	80 fd       	sbrc	r24, 0
     6b8:	30 c0       	rjmp	.+96     	; 0x71a <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     6ba:	80 e3       	ldi	r24, 0x30	; 48
     6bc:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     6be:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     6c8:	02 c0       	rjmp	.+4      	; 0x6ce <kontorStatus+0x11e>
     6ca:	95 95       	asr	r25
     6cc:	87 95       	ror	r24
     6ce:	0a 94       	dec	r0
     6d0:	e2 f7       	brpl	.-8      	; 0x6ca <kontorStatus+0x11a>
     6d2:	80 fd       	sbrc	r24, 0
     6d4:	24 c0       	rjmp	.+72     	; 0x71e <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     6d6:	80 e3       	ldi	r24, 0x30	; 48
     6d8:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     6da:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     6de:	90 e0       	ldi	r25, 0x00	; 0
     6e0:	00 90 02 02 	lds	r0, 0x0202	; 0x800202 <__data_end>
     6e4:	02 c0       	rjmp	.+4      	; 0x6ea <kontorStatus+0x13a>
     6e6:	95 95       	asr	r25
     6e8:	87 95       	ror	r24
     6ea:	0a 94       	dec	r0
     6ec:	e2 f7       	brpl	.-8      	; 0x6e6 <kontorStatus+0x136>
     6ee:	80 fd       	sbrc	r24, 0
     6f0:	18 c0       	rjmp	.+48     	; 0x722 <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     6f2:	80 e3       	ldi	r24, 0x30	; 48
     6f4:	08 95       	ret
		}
		break;
		default: return '0';
     6f6:	80 e3       	ldi	r24, 0x30	; 48
     6f8:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     6fa:	81 e3       	ldi	r24, 0x31	; 49
     6fc:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     6fe:	81 e3       	ldi	r24, 0x31	; 49
     700:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     702:	81 e3       	ldi	r24, 0x31	; 49
     704:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     706:	81 e3       	ldi	r24, 0x31	; 49
     708:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     70a:	81 e3       	ldi	r24, 0x31	; 49
     70c:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     70e:	81 e3       	ldi	r24, 0x31	; 49
     710:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     712:	81 e3       	ldi	r24, 0x31	; 49
     714:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     716:	81 e3       	ldi	r24, 0x31	; 49
     718:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     71a:	81 e3       	ldi	r24, 0x31	; 49
     71c:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     71e:	81 e3       	ldi	r24, 0x31	; 49
     720:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     722:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     724:	08 95       	ret

00000726 <returnerTimerStatus>:
 volatile static int ctr_ = 0;
 volatile static int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	return timerStatus_;
     726:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <timerStatus_>
     72a:	90 91 06 02 	lds	r25, 0x0206	; 0x800206 <timerStatus_+0x1>
 }
     72e:	08 95       	ret

00000730 <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     730:	80 e3       	ldi	r24, 0x30	; 48
     732:	90 e0       	ldi	r25, 0x00	; 0
     734:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <timerStatus_+0x1>
     738:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <timerStatus_>
	ctr_ = 0;
     73c:	10 92 08 02 	sts	0x0208, r1	; 0x800208 <ctr_+0x1>
     740:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <ctr_>
     744:	08 95       	ret

00000746 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     746:	81 e3       	ldi	r24, 0x31	; 49
     748:	90 e0       	ldi	r25, 0x00	; 0
     74a:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <timerStatus_+0x1>
     74e:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     752:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     756:	85 e0       	ldi	r24, 0x05	; 5
     758:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     75c:	86 ef       	ldi	r24, 0xF6	; 246
     75e:	92 ec       	ldi	r25, 0xC2	; 194
     760:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     764:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     768:	ef e6       	ldi	r30, 0x6F	; 111
     76a:	f0 e0       	ldi	r31, 0x00	; 0
     76c:	80 81       	ld	r24, Z
     76e:	81 60       	ori	r24, 0x01	; 1
     770:	80 83       	st	Z, r24
     772:	08 95       	ret

00000774 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     774:	1f 92       	push	r1
     776:	0f 92       	push	r0
     778:	0f b6       	in	r0, 0x3f	; 63
     77a:	0f 92       	push	r0
     77c:	11 24       	eor	r1, r1
     77e:	0b b6       	in	r0, 0x3b	; 59
     780:	0f 92       	push	r0
     782:	2f 93       	push	r18
     784:	3f 93       	push	r19
     786:	4f 93       	push	r20
     788:	5f 93       	push	r21
     78a:	6f 93       	push	r22
     78c:	7f 93       	push	r23
     78e:	8f 93       	push	r24
     790:	9f 93       	push	r25
     792:	af 93       	push	r26
     794:	bf 93       	push	r27
     796:	ef 93       	push	r30
     798:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     79a:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <ctr_>
     79e:	90 91 08 02 	lds	r25, 0x0208	; 0x800208 <ctr_+0x1>
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	90 93 08 02 	sts	0x0208, r25	; 0x800208 <ctr_+0x1>
     7a8:	80 93 07 02 	sts	0x0207, r24	; 0x800207 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     7ac:	86 ef       	ldi	r24, 0xF6	; 246
     7ae:	92 ec       	ldi	r25, 0xC2	; 194
     7b0:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     7b4:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     7b8:	80 91 07 02 	lds	r24, 0x0207	; 0x800207 <ctr_>
     7bc:	90 91 08 02 	lds	r25, 0x0208	; 0x800208 <ctr_+0x1>
     7c0:	88 35       	cpi	r24, 0x58	; 88
     7c2:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     7c4:	29 f4       	brne	.+10     	; 0x7d0 <__vector_20+0x5c>
		TIMSK1 &= 0;
     7c6:	b4 df       	rcall	.-152    	; 0x730 <resetTimer>
     7c8:	ef e6       	ldi	r30, 0x6F	; 111
     7ca:	f0 e0       	ldi	r31, 0x00	; 0
     7cc:	80 81       	ld	r24, Z
	 }
     7ce:	10 82       	st	Z, r1
     7d0:	ff 91       	pop	r31
     7d2:	ef 91       	pop	r30
     7d4:	bf 91       	pop	r27
     7d6:	af 91       	pop	r26
     7d8:	9f 91       	pop	r25
     7da:	8f 91       	pop	r24
     7dc:	7f 91       	pop	r23
     7de:	6f 91       	pop	r22
     7e0:	5f 91       	pop	r21
     7e2:	4f 91       	pop	r20
     7e4:	3f 91       	pop	r19
     7e6:	2f 91       	pop	r18
     7e8:	0f 90       	pop	r0
     7ea:	0b be       	out	0x3b, r0	; 59
     7ec:	0f 90       	pop	r0
     7ee:	0f be       	out	0x3f, r0	; 63
     7f0:	0f 90       	pop	r0
     7f2:	1f 90       	pop	r1
     7f4:	18 95       	reti

000007f6 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     7f6:	9f eb       	ldi	r25, 0xBF	; 191
     7f8:	98 0f       	add	r25, r24
     7fa:	9c 30       	cpi	r25, 0x0C	; 12
     7fc:	10 f4       	brcc	.+4      	; 0x802 <initToggleSwitch+0xc>
     7fe:	89 34       	cpi	r24, 0x49	; 73
     800:	21 f4       	brne	.+8      	; 0x80a <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     802:	81 e4       	ldi	r24, 0x41	; 65
     804:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <register_>
     808:	02 c0       	rjmp	.+4      	; 0x80e <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     80a:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <register_>
	}
 	if (pin > 7)
     80e:	68 30       	cpi	r22, 0x08	; 8
     810:	71 05       	cpc	r23, r1
     812:	3c f0       	brlt	.+14     	; 0x822 <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     814:	85 e0       	ldi	r24, 0x05	; 5
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <pin_+0x1>
     81c:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <pin_>
     820:	04 c0       	rjmp	.+8      	; 0x82a <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     822:	70 93 0a 02 	sts	0x020A, r23	; 0x80020a <pin_+0x1>
     826:	60 93 09 02 	sts	0x0209, r22	; 0x800209 <pin_>
	}
 	
 	switch (register_)
     82a:	e0 91 0b 02 	lds	r30, 0x020B	; 0x80020b <register_>
     82e:	8e 2f       	mov	r24, r30
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	fc 01       	movw	r30, r24
     834:	e1 54       	subi	r30, 0x41	; 65
     836:	f1 09       	sbc	r31, r1
     838:	ec 30       	cpi	r30, 0x0C	; 12
     83a:	f1 05       	cpc	r31, r1
     83c:	08 f0       	brcs	.+2      	; 0x840 <initToggleSwitch+0x4a>
     83e:	a6 c0       	rjmp	.+332    	; 0x98c <initToggleSwitch+0x196>
     840:	88 27       	eor	r24, r24
     842:	e6 57       	subi	r30, 0x76	; 118
     844:	ff 4f       	sbci	r31, 0xFF	; 255
     846:	8f 4f       	sbci	r24, 0xFF	; 255
     848:	f1 c3       	rjmp	.+2018   	; 0x102c <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     84a:	21 b1       	in	r18, 0x01	; 1
     84c:	81 e0       	ldi	r24, 0x01	; 1
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     854:	02 c0       	rjmp	.+4      	; 0x85a <initToggleSwitch+0x64>
     856:	88 0f       	add	r24, r24
     858:	99 1f       	adc	r25, r25
     85a:	0a 94       	dec	r0
     85c:	e2 f7       	brpl	.-8      	; 0x856 <initToggleSwitch+0x60>
     85e:	80 95       	com	r24
     860:	82 23       	and	r24, r18
     862:	81 b9       	out	0x01, r24	; 1
	 	break;
     864:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     866:	24 b1       	in	r18, 0x04	; 4
     868:	81 e0       	ldi	r24, 0x01	; 1
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     870:	02 c0       	rjmp	.+4      	; 0x876 <initToggleSwitch+0x80>
     872:	88 0f       	add	r24, r24
     874:	99 1f       	adc	r25, r25
     876:	0a 94       	dec	r0
     878:	e2 f7       	brpl	.-8      	; 0x872 <initToggleSwitch+0x7c>
     87a:	80 95       	com	r24
     87c:	82 23       	and	r24, r18
     87e:	84 b9       	out	0x04, r24	; 4
	 	break;
     880:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     882:	27 b1       	in	r18, 0x07	; 7
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     88c:	02 c0       	rjmp	.+4      	; 0x892 <initToggleSwitch+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	0a 94       	dec	r0
     894:	e2 f7       	brpl	.-8      	; 0x88e <initToggleSwitch+0x98>
     896:	80 95       	com	r24
     898:	82 23       	and	r24, r18
     89a:	87 b9       	out	0x07, r24	; 7
	 	break;
     89c:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     89e:	2a b1       	in	r18, 0x0a	; 10
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     8a8:	02 c0       	rjmp	.+4      	; 0x8ae <initToggleSwitch+0xb8>
     8aa:	88 0f       	add	r24, r24
     8ac:	99 1f       	adc	r25, r25
     8ae:	0a 94       	dec	r0
     8b0:	e2 f7       	brpl	.-8      	; 0x8aa <initToggleSwitch+0xb4>
     8b2:	80 95       	com	r24
     8b4:	82 23       	and	r24, r18
     8b6:	8a b9       	out	0x0a, r24	; 10
	 	break;
     8b8:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     8ba:	2d b1       	in	r18, 0x0d	; 13
     8bc:	81 e0       	ldi	r24, 0x01	; 1
     8be:	90 e0       	ldi	r25, 0x00	; 0
     8c0:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     8c4:	02 c0       	rjmp	.+4      	; 0x8ca <initToggleSwitch+0xd4>
     8c6:	88 0f       	add	r24, r24
     8c8:	99 1f       	adc	r25, r25
     8ca:	0a 94       	dec	r0
     8cc:	e2 f7       	brpl	.-8      	; 0x8c6 <initToggleSwitch+0xd0>
     8ce:	80 95       	com	r24
     8d0:	82 23       	and	r24, r18
     8d2:	8d b9       	out	0x0d, r24	; 13
	 	break;
     8d4:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     8d6:	20 b3       	in	r18, 0x10	; 16
     8d8:	81 e0       	ldi	r24, 0x01	; 1
     8da:	90 e0       	ldi	r25, 0x00	; 0
     8dc:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     8e0:	02 c0       	rjmp	.+4      	; 0x8e6 <initToggleSwitch+0xf0>
     8e2:	88 0f       	add	r24, r24
     8e4:	99 1f       	adc	r25, r25
     8e6:	0a 94       	dec	r0
     8e8:	e2 f7       	brpl	.-8      	; 0x8e2 <initToggleSwitch+0xec>
     8ea:	80 95       	com	r24
     8ec:	82 23       	and	r24, r18
     8ee:	80 bb       	out	0x10, r24	; 16
	 	break;
     8f0:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     8f2:	23 b3       	in	r18, 0x13	; 19
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     8fc:	02 c0       	rjmp	.+4      	; 0x902 <initToggleSwitch+0x10c>
     8fe:	88 0f       	add	r24, r24
     900:	99 1f       	adc	r25, r25
     902:	0a 94       	dec	r0
     904:	e2 f7       	brpl	.-8      	; 0x8fe <initToggleSwitch+0x108>
     906:	80 95       	com	r24
     908:	82 23       	and	r24, r18
     90a:	83 bb       	out	0x13, r24	; 19
	 	break;
     90c:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     90e:	e1 e0       	ldi	r30, 0x01	; 1
     910:	f1 e0       	ldi	r31, 0x01	; 1
     912:	20 81       	ld	r18, Z
     914:	81 e0       	ldi	r24, 0x01	; 1
     916:	90 e0       	ldi	r25, 0x00	; 0
     918:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     91c:	02 c0       	rjmp	.+4      	; 0x922 <initToggleSwitch+0x12c>
     91e:	88 0f       	add	r24, r24
     920:	99 1f       	adc	r25, r25
     922:	0a 94       	dec	r0
     924:	e2 f7       	brpl	.-8      	; 0x91e <initToggleSwitch+0x128>
     926:	80 95       	com	r24
     928:	82 23       	and	r24, r18
     92a:	80 83       	st	Z, r24
	 	break;
     92c:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     92e:	e4 e0       	ldi	r30, 0x04	; 4
     930:	f1 e0       	ldi	r31, 0x01	; 1
     932:	20 81       	ld	r18, Z
     934:	81 e0       	ldi	r24, 0x01	; 1
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     93c:	02 c0       	rjmp	.+4      	; 0x942 <initToggleSwitch+0x14c>
     93e:	88 0f       	add	r24, r24
     940:	99 1f       	adc	r25, r25
     942:	0a 94       	dec	r0
     944:	e2 f7       	brpl	.-8      	; 0x93e <initToggleSwitch+0x148>
     946:	80 95       	com	r24
     948:	82 23       	and	r24, r18
     94a:	80 83       	st	Z, r24
	 	break;
     94c:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     94e:	e7 e0       	ldi	r30, 0x07	; 7
     950:	f1 e0       	ldi	r31, 0x01	; 1
     952:	20 81       	ld	r18, Z
     954:	81 e0       	ldi	r24, 0x01	; 1
     956:	90 e0       	ldi	r25, 0x00	; 0
     958:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     95c:	02 c0       	rjmp	.+4      	; 0x962 <initToggleSwitch+0x16c>
     95e:	88 0f       	add	r24, r24
     960:	99 1f       	adc	r25, r25
     962:	0a 94       	dec	r0
     964:	e2 f7       	brpl	.-8      	; 0x95e <initToggleSwitch+0x168>
     966:	80 95       	com	r24
     968:	82 23       	and	r24, r18
     96a:	80 83       	st	Z, r24
	 	break;
     96c:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     96e:	ea e0       	ldi	r30, 0x0A	; 10
     970:	f1 e0       	ldi	r31, 0x01	; 1
     972:	20 81       	ld	r18, Z
     974:	81 e0       	ldi	r24, 0x01	; 1
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     97c:	02 c0       	rjmp	.+4      	; 0x982 <initToggleSwitch+0x18c>
     97e:	88 0f       	add	r24, r24
     980:	99 1f       	adc	r25, r25
     982:	0a 94       	dec	r0
     984:	e2 f7       	brpl	.-8      	; 0x97e <initToggleSwitch+0x188>
     986:	80 95       	com	r24
     988:	82 23       	and	r24, r18
     98a:	80 83       	st	Z, r24
     98c:	08 95       	ret

0000098e <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     98e:	e0 91 0b 02 	lds	r30, 0x020B	; 0x80020b <register_>
     992:	8e 2f       	mov	r24, r30
     994:	90 e0       	ldi	r25, 0x00	; 0
     996:	fc 01       	movw	r30, r24
     998:	e1 54       	subi	r30, 0x41	; 65
     99a:	f1 09       	sbc	r31, r1
     99c:	ec 30       	cpi	r30, 0x0C	; 12
     99e:	f1 05       	cpc	r31, r1
     9a0:	08 f0       	brcs	.+2      	; 0x9a4 <toggleSwitchStatus+0x16>
     9a2:	06 c1       	rjmp	.+524    	; 0xbb0 <toggleSwitchStatus+0x222>
     9a4:	88 27       	eor	r24, r24
     9a6:	ea 56       	subi	r30, 0x6A	; 106
     9a8:	ff 4f       	sbci	r31, 0xFF	; 255
     9aa:	8f 4f       	sbci	r24, 0xFF	; 255
     9ac:	3f c3       	rjmp	.+1662   	; 0x102c <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     9ae:	80 b1       	in	r24, 0x00	; 0
     9b0:	90 e0       	ldi	r25, 0x00	; 0
     9b2:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     9b6:	02 c0       	rjmp	.+4      	; 0x9bc <toggleSwitchStatus+0x2e>
     9b8:	95 95       	asr	r25
     9ba:	87 95       	ror	r24
     9bc:	0a 94       	dec	r0
     9be:	e2 f7       	brpl	.-8      	; 0x9b8 <toggleSwitchStatus+0x2a>
     9c0:	80 ff       	sbrs	r24, 0
     9c2:	06 c0       	rjmp	.+12     	; 0x9d0 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     9c4:	81 e3       	ldi	r24, 0x31	; 49
     9c6:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     9ca:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     9ce:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     9d0:	80 e3       	ldi	r24, 0x30	; 48
     9d2:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     9d6:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     9da:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     9dc:	83 b1       	in	r24, 0x03	; 3
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     9e4:	02 c0       	rjmp	.+4      	; 0x9ea <toggleSwitchStatus+0x5c>
     9e6:	95 95       	asr	r25
     9e8:	87 95       	ror	r24
     9ea:	0a 94       	dec	r0
     9ec:	e2 f7       	brpl	.-8      	; 0x9e6 <toggleSwitchStatus+0x58>
     9ee:	80 ff       	sbrs	r24, 0
     9f0:	06 c0       	rjmp	.+12     	; 0x9fe <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     9f2:	81 e3       	ldi	r24, 0x31	; 49
     9f4:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     9f8:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     9fc:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     9fe:	80 e3       	ldi	r24, 0x30	; 48
     a00:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a04:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a08:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     a0a:	86 b1       	in	r24, 0x06	; 6
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <toggleSwitchStatus+0x8a>
     a14:	95 95       	asr	r25
     a16:	87 95       	ror	r24
     a18:	0a 94       	dec	r0
     a1a:	e2 f7       	brpl	.-8      	; 0xa14 <toggleSwitchStatus+0x86>
     a1c:	80 ff       	sbrs	r24, 0
     a1e:	06 c0       	rjmp	.+12     	; 0xa2c <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     a20:	81 e3       	ldi	r24, 0x31	; 49
     a22:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a26:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a2a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     a2c:	80 e3       	ldi	r24, 0x30	; 48
     a2e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a32:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a36:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     a38:	89 b1       	in	r24, 0x09	; 9
     a3a:	90 e0       	ldi	r25, 0x00	; 0
     a3c:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     a40:	02 c0       	rjmp	.+4      	; 0xa46 <toggleSwitchStatus+0xb8>
     a42:	95 95       	asr	r25
     a44:	87 95       	ror	r24
     a46:	0a 94       	dec	r0
     a48:	e2 f7       	brpl	.-8      	; 0xa42 <toggleSwitchStatus+0xb4>
     a4a:	80 ff       	sbrs	r24, 0
     a4c:	06 c0       	rjmp	.+12     	; 0xa5a <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     a4e:	81 e3       	ldi	r24, 0x31	; 49
     a50:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a54:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a58:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     a5a:	80 e3       	ldi	r24, 0x30	; 48
     a5c:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a60:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a64:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     a66:	8c b1       	in	r24, 0x0c	; 12
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     a6e:	02 c0       	rjmp	.+4      	; 0xa74 <toggleSwitchStatus+0xe6>
     a70:	95 95       	asr	r25
     a72:	87 95       	ror	r24
     a74:	0a 94       	dec	r0
     a76:	e2 f7       	brpl	.-8      	; 0xa70 <toggleSwitchStatus+0xe2>
     a78:	80 ff       	sbrs	r24, 0
     a7a:	06 c0       	rjmp	.+12     	; 0xa88 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     a7c:	81 e3       	ldi	r24, 0x31	; 49
     a7e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a82:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a86:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     a88:	80 e3       	ldi	r24, 0x30	; 48
     a8a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     a8e:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     a92:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     a94:	8f b1       	in	r24, 0x0f	; 15
     a96:	90 e0       	ldi	r25, 0x00	; 0
     a98:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     a9c:	02 c0       	rjmp	.+4      	; 0xaa2 <toggleSwitchStatus+0x114>
     a9e:	95 95       	asr	r25
     aa0:	87 95       	ror	r24
     aa2:	0a 94       	dec	r0
     aa4:	e2 f7       	brpl	.-8      	; 0xa9e <toggleSwitchStatus+0x110>
     aa6:	80 ff       	sbrs	r24, 0
     aa8:	06 c0       	rjmp	.+12     	; 0xab6 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     aaa:	81 e3       	ldi	r24, 0x31	; 49
     aac:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     ab0:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     ab4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ab6:	80 e3       	ldi	r24, 0x30	; 48
     ab8:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     abc:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     ac0:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     ac2:	82 b3       	in	r24, 0x12	; 18
     ac4:	90 e0       	ldi	r25, 0x00	; 0
     ac6:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     aca:	02 c0       	rjmp	.+4      	; 0xad0 <toggleSwitchStatus+0x142>
     acc:	95 95       	asr	r25
     ace:	87 95       	ror	r24
     ad0:	0a 94       	dec	r0
     ad2:	e2 f7       	brpl	.-8      	; 0xacc <toggleSwitchStatus+0x13e>
     ad4:	80 ff       	sbrs	r24, 0
     ad6:	06 c0       	rjmp	.+12     	; 0xae4 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     ad8:	81 e3       	ldi	r24, 0x31	; 49
     ada:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     ade:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     ae2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ae4:	80 e3       	ldi	r24, 0x30	; 48
     ae6:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     aea:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     aee:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     af0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <toggleSwitchStatus+0x172>
     afc:	95 95       	asr	r25
     afe:	87 95       	ror	r24
     b00:	0a 94       	dec	r0
     b02:	e2 f7       	brpl	.-8      	; 0xafc <toggleSwitchStatus+0x16e>
     b04:	80 ff       	sbrs	r24, 0
     b06:	06 c0       	rjmp	.+12     	; 0xb14 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     b08:	81 e3       	ldi	r24, 0x31	; 49
     b0a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b0e:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b12:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b14:	80 e3       	ldi	r24, 0x30	; 48
     b16:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b1a:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b1e:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     b20:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     b24:	90 e0       	ldi	r25, 0x00	; 0
     b26:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <toggleSwitchStatus+0x1a2>
     b2c:	95 95       	asr	r25
     b2e:	87 95       	ror	r24
     b30:	0a 94       	dec	r0
     b32:	e2 f7       	brpl	.-8      	; 0xb2c <toggleSwitchStatus+0x19e>
     b34:	80 ff       	sbrs	r24, 0
     b36:	06 c0       	rjmp	.+12     	; 0xb44 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     b38:	81 e3       	ldi	r24, 0x31	; 49
     b3a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b3e:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b42:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b44:	80 e3       	ldi	r24, 0x30	; 48
     b46:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b4a:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b4e:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     b50:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     b54:	90 e0       	ldi	r25, 0x00	; 0
     b56:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     b5a:	02 c0       	rjmp	.+4      	; 0xb60 <toggleSwitchStatus+0x1d2>
     b5c:	95 95       	asr	r25
     b5e:	87 95       	ror	r24
     b60:	0a 94       	dec	r0
     b62:	e2 f7       	brpl	.-8      	; 0xb5c <toggleSwitchStatus+0x1ce>
     b64:	80 ff       	sbrs	r24, 0
     b66:	06 c0       	rjmp	.+12     	; 0xb74 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     b68:	81 e3       	ldi	r24, 0x31	; 49
     b6a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b6e:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b72:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b74:	80 e3       	ldi	r24, 0x30	; 48
     b76:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b7a:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     b7e:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     b80:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	00 90 09 02 	lds	r0, 0x0209	; 0x800209 <pin_>
     b8a:	02 c0       	rjmp	.+4      	; 0xb90 <toggleSwitchStatus+0x202>
     b8c:	95 95       	asr	r25
     b8e:	87 95       	ror	r24
     b90:	0a 94       	dec	r0
     b92:	e2 f7       	brpl	.-8      	; 0xb8c <toggleSwitchStatus+0x1fe>
     b94:	80 ff       	sbrs	r24, 0
     b96:	06 c0       	rjmp	.+12     	; 0xba4 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     b98:	81 e3       	ldi	r24, 0x31	; 49
     b9a:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     b9e:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     ba2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ba4:	80 e3       	ldi	r24, 0x30	; 48
     ba6:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <tilstand_>
			return tilstand_;
     baa:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <tilstand_>
     bae:	08 95       	ret
		}
		break;
		default: return '0';
     bb0:	80 e3       	ldi	r24, 0x30	; 48
	}
     bb2:	08 95       	ret

00000bb4 <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     bb4:	9f eb       	ldi	r25, 0xBF	; 191
     bb6:	98 0f       	add	r25, r24
     bb8:	9c 30       	cpi	r25, 0x0C	; 12
     bba:	10 f4       	brcc	.+4      	; 0xbc0 <initToggleSwitchLED+0xc>
     bbc:	89 34       	cpi	r24, 0x49	; 73
     bbe:	21 f4       	brne	.+8      	; 0xbc8 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     bc0:	81 e4       	ldi	r24, 0x41	; 65
     bc2:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
     bc6:	02 c0       	rjmp	.+4      	; 0xbcc <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     bc8:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <register_>
	}
	if (pin > 7 || pin < 0)
     bcc:	68 30       	cpi	r22, 0x08	; 8
     bce:	71 05       	cpc	r23, r1
     bd0:	38 f0       	brcs	.+14     	; 0xbe0 <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     bd2:	83 e0       	ldi	r24, 0x03	; 3
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <pin_+0x1>
     bda:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <pin_>
     bde:	04 c0       	rjmp	.+8      	; 0xbe8 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     be0:	70 93 0d 02 	sts	0x020D, r23	; 0x80020d <pin_+0x1>
     be4:	60 93 0c 02 	sts	0x020C, r22	; 0x80020c <pin_>
	}

	//sæt given pin til output

	switch (register_)
     be8:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     bec:	8e 2f       	mov	r24, r30
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	fc 01       	movw	r30, r24
     bf2:	e1 54       	subi	r30, 0x41	; 65
     bf4:	f1 09       	sbc	r31, r1
     bf6:	ec 30       	cpi	r30, 0x0C	; 12
     bf8:	f1 05       	cpc	r31, r1
     bfa:	08 f0       	brcs	.+2      	; 0xbfe <initToggleSwitchLED+0x4a>
     bfc:	9b c0       	rjmp	.+310    	; 0xd34 <initToggleSwitchLED+0x180>
     bfe:	88 27       	eor	r24, r24
     c00:	ee 55       	subi	r30, 0x5E	; 94
     c02:	ff 4f       	sbci	r31, 0xFF	; 255
     c04:	8f 4f       	sbci	r24, 0xFF	; 255
     c06:	12 c2       	rjmp	.+1060   	; 0x102c <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     c08:	21 b1       	in	r18, 0x01	; 1
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	90 e0       	ldi	r25, 0x00	; 0
     c0e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c12:	02 c0       	rjmp	.+4      	; 0xc18 <initToggleSwitchLED+0x64>
     c14:	88 0f       	add	r24, r24
     c16:	99 1f       	adc	r25, r25
     c18:	0a 94       	dec	r0
     c1a:	e2 f7       	brpl	.-8      	; 0xc14 <initToggleSwitchLED+0x60>
     c1c:	82 2b       	or	r24, r18
     c1e:	81 b9       	out	0x01, r24	; 1
	break;
     c20:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     c22:	24 b1       	in	r18, 0x04	; 4
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c2c:	02 c0       	rjmp	.+4      	; 0xc32 <initToggleSwitchLED+0x7e>
     c2e:	88 0f       	add	r24, r24
     c30:	99 1f       	adc	r25, r25
     c32:	0a 94       	dec	r0
     c34:	e2 f7       	brpl	.-8      	; 0xc2e <initToggleSwitchLED+0x7a>
     c36:	82 2b       	or	r24, r18
     c38:	84 b9       	out	0x04, r24	; 4
	break;
     c3a:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     c3c:	27 b1       	in	r18, 0x07	; 7
     c3e:	81 e0       	ldi	r24, 0x01	; 1
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c46:	02 c0       	rjmp	.+4      	; 0xc4c <initToggleSwitchLED+0x98>
     c48:	88 0f       	add	r24, r24
     c4a:	99 1f       	adc	r25, r25
     c4c:	0a 94       	dec	r0
     c4e:	e2 f7       	brpl	.-8      	; 0xc48 <initToggleSwitchLED+0x94>
     c50:	82 2b       	or	r24, r18
     c52:	87 b9       	out	0x07, r24	; 7
	break;
     c54:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     c56:	2a b1       	in	r18, 0x0a	; 10
     c58:	81 e0       	ldi	r24, 0x01	; 1
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c60:	02 c0       	rjmp	.+4      	; 0xc66 <initToggleSwitchLED+0xb2>
     c62:	88 0f       	add	r24, r24
     c64:	99 1f       	adc	r25, r25
     c66:	0a 94       	dec	r0
     c68:	e2 f7       	brpl	.-8      	; 0xc62 <initToggleSwitchLED+0xae>
     c6a:	82 2b       	or	r24, r18
     c6c:	8a b9       	out	0x0a, r24	; 10
	break;
     c6e:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     c70:	2d b1       	in	r18, 0x0d	; 13
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c7a:	02 c0       	rjmp	.+4      	; 0xc80 <initToggleSwitchLED+0xcc>
     c7c:	88 0f       	add	r24, r24
     c7e:	99 1f       	adc	r25, r25
     c80:	0a 94       	dec	r0
     c82:	e2 f7       	brpl	.-8      	; 0xc7c <initToggleSwitchLED+0xc8>
     c84:	82 2b       	or	r24, r18
     c86:	8d b9       	out	0x0d, r24	; 13
	break;
     c88:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     c8a:	20 b3       	in	r18, 0x10	; 16
     c8c:	81 e0       	ldi	r24, 0x01	; 1
     c8e:	90 e0       	ldi	r25, 0x00	; 0
     c90:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <initToggleSwitchLED+0xe6>
     c96:	88 0f       	add	r24, r24
     c98:	99 1f       	adc	r25, r25
     c9a:	0a 94       	dec	r0
     c9c:	e2 f7       	brpl	.-8      	; 0xc96 <initToggleSwitchLED+0xe2>
     c9e:	82 2b       	or	r24, r18
     ca0:	80 bb       	out	0x10, r24	; 16
	break;
     ca2:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     ca4:	23 b3       	in	r18, 0x13	; 19
     ca6:	81 e0       	ldi	r24, 0x01	; 1
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     cae:	02 c0       	rjmp	.+4      	; 0xcb4 <initToggleSwitchLED+0x100>
     cb0:	88 0f       	add	r24, r24
     cb2:	99 1f       	adc	r25, r25
     cb4:	0a 94       	dec	r0
     cb6:	e2 f7       	brpl	.-8      	; 0xcb0 <initToggleSwitchLED+0xfc>
     cb8:	82 2b       	or	r24, r18
     cba:	83 bb       	out	0x13, r24	; 19
	break;
     cbc:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     cbe:	e1 e0       	ldi	r30, 0x01	; 1
     cc0:	f1 e0       	ldi	r31, 0x01	; 1
     cc2:	20 81       	ld	r18, Z
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     ccc:	02 c0       	rjmp	.+4      	; 0xcd2 <initToggleSwitchLED+0x11e>
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	0a 94       	dec	r0
     cd4:	e2 f7       	brpl	.-8      	; 0xcce <initToggleSwitchLED+0x11a>
     cd6:	82 2b       	or	r24, r18
     cd8:	80 83       	st	Z, r24
	break;
     cda:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     cdc:	e4 e0       	ldi	r30, 0x04	; 4
     cde:	f1 e0       	ldi	r31, 0x01	; 1
     ce0:	20 81       	ld	r18, Z
     ce2:	81 e0       	ldi	r24, 0x01	; 1
     ce4:	90 e0       	ldi	r25, 0x00	; 0
     ce6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     cea:	02 c0       	rjmp	.+4      	; 0xcf0 <initToggleSwitchLED+0x13c>
     cec:	88 0f       	add	r24, r24
     cee:	99 1f       	adc	r25, r25
     cf0:	0a 94       	dec	r0
     cf2:	e2 f7       	brpl	.-8      	; 0xcec <initToggleSwitchLED+0x138>
     cf4:	82 2b       	or	r24, r18
     cf6:	80 83       	st	Z, r24
	break;
     cf8:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     cfa:	e7 e0       	ldi	r30, 0x07	; 7
     cfc:	f1 e0       	ldi	r31, 0x01	; 1
     cfe:	20 81       	ld	r18, Z
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	90 e0       	ldi	r25, 0x00	; 0
     d04:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <initToggleSwitchLED+0x15a>
     d0a:	88 0f       	add	r24, r24
     d0c:	99 1f       	adc	r25, r25
     d0e:	0a 94       	dec	r0
     d10:	e2 f7       	brpl	.-8      	; 0xd0a <initToggleSwitchLED+0x156>
     d12:	82 2b       	or	r24, r18
     d14:	80 83       	st	Z, r24
	break;
     d16:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     d18:	ea e0       	ldi	r30, 0x0A	; 10
     d1a:	f1 e0       	ldi	r31, 0x01	; 1
     d1c:	20 81       	ld	r18, Z
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     d26:	02 c0       	rjmp	.+4      	; 0xd2c <initToggleSwitchLED+0x178>
     d28:	88 0f       	add	r24, r24
     d2a:	99 1f       	adc	r25, r25
     d2c:	0a 94       	dec	r0
     d2e:	e2 f7       	brpl	.-8      	; 0xd28 <initToggleSwitchLED+0x174>
     d30:	82 2b       	or	r24, r18
     d32:	80 83       	st	Z, r24
     d34:	08 95       	ret

00000d36 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     d36:	28 2f       	mov	r18, r24
	switch (register_)
     d38:	e0 91 0e 02 	lds	r30, 0x020E	; 0x80020e <register_>
     d3c:	8e 2f       	mov	r24, r30
     d3e:	90 e0       	ldi	r25, 0x00	; 0
     d40:	fc 01       	movw	r30, r24
     d42:	e1 54       	subi	r30, 0x41	; 65
     d44:	f1 09       	sbc	r31, r1
     d46:	ec 30       	cpi	r30, 0x0C	; 12
     d48:	f1 05       	cpc	r31, r1
     d4a:	08 f0       	brcs	.+2      	; 0xd4e <setToggleSwitchLED+0x18>
     d4c:	53 c1       	rjmp	.+678    	; 0xff4 <setToggleSwitchLED+0x2be>
     d4e:	88 27       	eor	r24, r24
     d50:	e2 55       	subi	r30, 0x52	; 82
     d52:	ff 4f       	sbci	r31, 0xFF	; 255
     d54:	8f 4f       	sbci	r24, 0xFF	; 255
     d56:	6a c1       	rjmp	.+724    	; 0x102c <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     d58:	20 33       	cpi	r18, 0x30	; 48
     d5a:	71 f4       	brne	.+28     	; 0xd78 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     d5c:	22 b1       	in	r18, 0x02	; 2
     d5e:	81 e0       	ldi	r24, 0x01	; 1
     d60:	90 e0       	ldi	r25, 0x00	; 0
     d62:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     d66:	02 c0       	rjmp	.+4      	; 0xd6c <setToggleSwitchLED+0x36>
     d68:	88 0f       	add	r24, r24
     d6a:	99 1f       	adc	r25, r25
     d6c:	0a 94       	dec	r0
     d6e:	e2 f7       	brpl	.-8      	; 0xd68 <setToggleSwitchLED+0x32>
     d70:	80 95       	com	r24
     d72:	82 23       	and	r24, r18
     d74:	82 b9       	out	0x02, r24	; 2
     d76:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     d78:	22 b1       	in	r18, 0x02	; 2
     d7a:	81 e0       	ldi	r24, 0x01	; 1
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     d82:	02 c0       	rjmp	.+4      	; 0xd88 <setToggleSwitchLED+0x52>
     d84:	88 0f       	add	r24, r24
     d86:	99 1f       	adc	r25, r25
     d88:	0a 94       	dec	r0
     d8a:	e2 f7       	brpl	.-8      	; 0xd84 <setToggleSwitchLED+0x4e>
     d8c:	82 2b       	or	r24, r18
     d8e:	82 b9       	out	0x02, r24	; 2
     d90:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     d92:	20 33       	cpi	r18, 0x30	; 48
     d94:	71 f4       	brne	.+28     	; 0xdb2 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     d96:	25 b1       	in	r18, 0x05	; 5
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	90 e0       	ldi	r25, 0x00	; 0
     d9c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     da0:	02 c0       	rjmp	.+4      	; 0xda6 <setToggleSwitchLED+0x70>
     da2:	88 0f       	add	r24, r24
     da4:	99 1f       	adc	r25, r25
     da6:	0a 94       	dec	r0
     da8:	e2 f7       	brpl	.-8      	; 0xda2 <setToggleSwitchLED+0x6c>
     daa:	80 95       	com	r24
     dac:	82 23       	and	r24, r18
     dae:	85 b9       	out	0x05, r24	; 5
     db0:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     db2:	25 b1       	in	r18, 0x05	; 5
     db4:	81 e0       	ldi	r24, 0x01	; 1
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     dbc:	02 c0       	rjmp	.+4      	; 0xdc2 <setToggleSwitchLED+0x8c>
     dbe:	88 0f       	add	r24, r24
     dc0:	99 1f       	adc	r25, r25
     dc2:	0a 94       	dec	r0
     dc4:	e2 f7       	brpl	.-8      	; 0xdbe <setToggleSwitchLED+0x88>
     dc6:	82 2b       	or	r24, r18
     dc8:	85 b9       	out	0x05, r24	; 5
     dca:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     dcc:	20 33       	cpi	r18, 0x30	; 48
     dce:	71 f4       	brne	.+28     	; 0xdec <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     dd0:	28 b1       	in	r18, 0x08	; 8
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     dda:	02 c0       	rjmp	.+4      	; 0xde0 <setToggleSwitchLED+0xaa>
     ddc:	88 0f       	add	r24, r24
     dde:	99 1f       	adc	r25, r25
     de0:	0a 94       	dec	r0
     de2:	e2 f7       	brpl	.-8      	; 0xddc <setToggleSwitchLED+0xa6>
     de4:	80 95       	com	r24
     de6:	82 23       	and	r24, r18
     de8:	88 b9       	out	0x08, r24	; 8
     dea:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     dec:	28 b1       	in	r18, 0x08	; 8
     dee:	81 e0       	ldi	r24, 0x01	; 1
     df0:	90 e0       	ldi	r25, 0x00	; 0
     df2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     df6:	02 c0       	rjmp	.+4      	; 0xdfc <setToggleSwitchLED+0xc6>
     df8:	88 0f       	add	r24, r24
     dfa:	99 1f       	adc	r25, r25
     dfc:	0a 94       	dec	r0
     dfe:	e2 f7       	brpl	.-8      	; 0xdf8 <setToggleSwitchLED+0xc2>
     e00:	82 2b       	or	r24, r18
     e02:	88 b9       	out	0x08, r24	; 8
     e04:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     e06:	20 33       	cpi	r18, 0x30	; 48
     e08:	71 f4       	brne	.+28     	; 0xe26 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     e0a:	2b b1       	in	r18, 0x0b	; 11
     e0c:	81 e0       	ldi	r24, 0x01	; 1
     e0e:	90 e0       	ldi	r25, 0x00	; 0
     e10:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     e14:	02 c0       	rjmp	.+4      	; 0xe1a <setToggleSwitchLED+0xe4>
     e16:	88 0f       	add	r24, r24
     e18:	99 1f       	adc	r25, r25
     e1a:	0a 94       	dec	r0
     e1c:	e2 f7       	brpl	.-8      	; 0xe16 <setToggleSwitchLED+0xe0>
     e1e:	80 95       	com	r24
     e20:	82 23       	and	r24, r18
     e22:	8b b9       	out	0x0b, r24	; 11
     e24:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
     e26:	2b b1       	in	r18, 0x0b	; 11
     e28:	81 e0       	ldi	r24, 0x01	; 1
     e2a:	90 e0       	ldi	r25, 0x00	; 0
     e2c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     e30:	02 c0       	rjmp	.+4      	; 0xe36 <setToggleSwitchLED+0x100>
     e32:	88 0f       	add	r24, r24
     e34:	99 1f       	adc	r25, r25
     e36:	0a 94       	dec	r0
     e38:	e2 f7       	brpl	.-8      	; 0xe32 <setToggleSwitchLED+0xfc>
     e3a:	82 2b       	or	r24, r18
     e3c:	8b b9       	out	0x0b, r24	; 11
     e3e:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     e40:	20 33       	cpi	r18, 0x30	; 48
     e42:	71 f4       	brne	.+28     	; 0xe60 <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
     e44:	2e b1       	in	r18, 0x0e	; 14
     e46:	81 e0       	ldi	r24, 0x01	; 1
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     e4e:	02 c0       	rjmp	.+4      	; 0xe54 <setToggleSwitchLED+0x11e>
     e50:	88 0f       	add	r24, r24
     e52:	99 1f       	adc	r25, r25
     e54:	0a 94       	dec	r0
     e56:	e2 f7       	brpl	.-8      	; 0xe50 <setToggleSwitchLED+0x11a>
     e58:	80 95       	com	r24
     e5a:	82 23       	and	r24, r18
     e5c:	8e b9       	out	0x0e, r24	; 14
     e5e:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
     e60:	2e b1       	in	r18, 0x0e	; 14
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	90 e0       	ldi	r25, 0x00	; 0
     e66:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <setToggleSwitchLED+0x13a>
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	0a 94       	dec	r0
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <setToggleSwitchLED+0x136>
     e74:	82 2b       	or	r24, r18
     e76:	8e b9       	out	0x0e, r24	; 14
     e78:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     e7a:	20 33       	cpi	r18, 0x30	; 48
     e7c:	71 f4       	brne	.+28     	; 0xe9a <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
     e7e:	21 b3       	in	r18, 0x11	; 17
     e80:	81 e0       	ldi	r24, 0x01	; 1
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <setToggleSwitchLED+0x158>
     e8a:	88 0f       	add	r24, r24
     e8c:	99 1f       	adc	r25, r25
     e8e:	0a 94       	dec	r0
     e90:	e2 f7       	brpl	.-8      	; 0xe8a <setToggleSwitchLED+0x154>
     e92:	80 95       	com	r24
     e94:	82 23       	and	r24, r18
     e96:	81 bb       	out	0x11, r24	; 17
     e98:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
     e9a:	21 b3       	in	r18, 0x11	; 17
     e9c:	81 e0       	ldi	r24, 0x01	; 1
     e9e:	90 e0       	ldi	r25, 0x00	; 0
     ea0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     ea4:	02 c0       	rjmp	.+4      	; 0xeaa <setToggleSwitchLED+0x174>
     ea6:	88 0f       	add	r24, r24
     ea8:	99 1f       	adc	r25, r25
     eaa:	0a 94       	dec	r0
     eac:	e2 f7       	brpl	.-8      	; 0xea6 <setToggleSwitchLED+0x170>
     eae:	82 2b       	or	r24, r18
     eb0:	81 bb       	out	0x11, r24	; 17
     eb2:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     eb4:	20 33       	cpi	r18, 0x30	; 48
     eb6:	71 f4       	brne	.+28     	; 0xed4 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
     eb8:	24 b3       	in	r18, 0x14	; 20
     eba:	81 e0       	ldi	r24, 0x01	; 1
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <setToggleSwitchLED+0x192>
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	0a 94       	dec	r0
     eca:	e2 f7       	brpl	.-8      	; 0xec4 <setToggleSwitchLED+0x18e>
     ecc:	80 95       	com	r24
     ece:	82 23       	and	r24, r18
     ed0:	84 bb       	out	0x14, r24	; 20
     ed2:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
     ed4:	24 b3       	in	r18, 0x14	; 20
     ed6:	81 e0       	ldi	r24, 0x01	; 1
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <setToggleSwitchLED+0x1ae>
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <setToggleSwitchLED+0x1aa>
     ee8:	82 2b       	or	r24, r18
     eea:	84 bb       	out	0x14, r24	; 20
     eec:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
     eee:	20 33       	cpi	r18, 0x30	; 48
     ef0:	81 f4       	brne	.+32     	; 0xf12 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
     ef2:	e2 e0       	ldi	r30, 0x02	; 2
     ef4:	f1 e0       	ldi	r31, 0x01	; 1
     ef6:	20 81       	ld	r18, Z
     ef8:	81 e0       	ldi	r24, 0x01	; 1
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     f00:	02 c0       	rjmp	.+4      	; 0xf06 <setToggleSwitchLED+0x1d0>
     f02:	88 0f       	add	r24, r24
     f04:	99 1f       	adc	r25, r25
     f06:	0a 94       	dec	r0
     f08:	e2 f7       	brpl	.-8      	; 0xf02 <setToggleSwitchLED+0x1cc>
     f0a:	80 95       	com	r24
     f0c:	82 23       	and	r24, r18
     f0e:	80 83       	st	Z, r24
     f10:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
     f12:	e2 e0       	ldi	r30, 0x02	; 2
     f14:	f1 e0       	ldi	r31, 0x01	; 1
     f16:	20 81       	ld	r18, Z
     f18:	81 e0       	ldi	r24, 0x01	; 1
     f1a:	90 e0       	ldi	r25, 0x00	; 0
     f1c:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <setToggleSwitchLED+0x1f0>
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	0a 94       	dec	r0
     f28:	e2 f7       	brpl	.-8      	; 0xf22 <setToggleSwitchLED+0x1ec>
     f2a:	82 2b       	or	r24, r18
     f2c:	80 83       	st	Z, r24
     f2e:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
     f30:	20 33       	cpi	r18, 0x30	; 48
     f32:	81 f4       	brne	.+32     	; 0xf54 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
     f34:	e5 e0       	ldi	r30, 0x05	; 5
     f36:	f1 e0       	ldi	r31, 0x01	; 1
     f38:	20 81       	ld	r18, Z
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <setToggleSwitchLED+0x212>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <setToggleSwitchLED+0x20e>
     f4c:	80 95       	com	r24
     f4e:	82 23       	and	r24, r18
     f50:	80 83       	st	Z, r24
     f52:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
     f54:	e5 e0       	ldi	r30, 0x05	; 5
     f56:	f1 e0       	ldi	r31, 0x01	; 1
     f58:	20 81       	ld	r18, Z
     f5a:	81 e0       	ldi	r24, 0x01	; 1
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     f62:	02 c0       	rjmp	.+4      	; 0xf68 <setToggleSwitchLED+0x232>
     f64:	88 0f       	add	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	0a 94       	dec	r0
     f6a:	e2 f7       	brpl	.-8      	; 0xf64 <setToggleSwitchLED+0x22e>
     f6c:	82 2b       	or	r24, r18
     f6e:	80 83       	st	Z, r24
     f70:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
     f72:	20 33       	cpi	r18, 0x30	; 48
     f74:	81 f4       	brne	.+32     	; 0xf96 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
     f76:	e8 e0       	ldi	r30, 0x08	; 8
     f78:	f1 e0       	ldi	r31, 0x01	; 1
     f7a:	20 81       	ld	r18, Z
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     f84:	02 c0       	rjmp	.+4      	; 0xf8a <setToggleSwitchLED+0x254>
     f86:	88 0f       	add	r24, r24
     f88:	99 1f       	adc	r25, r25
     f8a:	0a 94       	dec	r0
     f8c:	e2 f7       	brpl	.-8      	; 0xf86 <setToggleSwitchLED+0x250>
     f8e:	80 95       	com	r24
     f90:	82 23       	and	r24, r18
     f92:	80 83       	st	Z, r24
     f94:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
     f96:	e8 e0       	ldi	r30, 0x08	; 8
     f98:	f1 e0       	ldi	r31, 0x01	; 1
     f9a:	20 81       	ld	r18, Z
     f9c:	81 e0       	ldi	r24, 0x01	; 1
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     fa4:	02 c0       	rjmp	.+4      	; 0xfaa <setToggleSwitchLED+0x274>
     fa6:	88 0f       	add	r24, r24
     fa8:	99 1f       	adc	r25, r25
     faa:	0a 94       	dec	r0
     fac:	e2 f7       	brpl	.-8      	; 0xfa6 <setToggleSwitchLED+0x270>
     fae:	82 2b       	or	r24, r18
     fb0:	80 83       	st	Z, r24
     fb2:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
     fb4:	20 33       	cpi	r18, 0x30	; 48
     fb6:	81 f4       	brne	.+32     	; 0xfd8 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
     fb8:	eb e0       	ldi	r30, 0x0B	; 11
     fba:	f1 e0       	ldi	r31, 0x01	; 1
     fbc:	20 81       	ld	r18, Z
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     fc6:	02 c0       	rjmp	.+4      	; 0xfcc <setToggleSwitchLED+0x296>
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	0a 94       	dec	r0
     fce:	e2 f7       	brpl	.-8      	; 0xfc8 <setToggleSwitchLED+0x292>
     fd0:	80 95       	com	r24
     fd2:	82 23       	and	r24, r18
     fd4:	80 83       	st	Z, r24
     fd6:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
     fd8:	eb e0       	ldi	r30, 0x0B	; 11
     fda:	f1 e0       	ldi	r31, 0x01	; 1
     fdc:	20 81       	ld	r18, Z
     fde:	81 e0       	ldi	r24, 0x01	; 1
     fe0:	90 e0       	ldi	r25, 0x00	; 0
     fe2:	00 90 0c 02 	lds	r0, 0x020C	; 0x80020c <pin_>
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <setToggleSwitchLED+0x2b6>
     fe8:	88 0f       	add	r24, r24
     fea:	99 1f       	adc	r25, r25
     fec:	0a 94       	dec	r0
     fee:	e2 f7       	brpl	.-8      	; 0xfe8 <setToggleSwitchLED+0x2b2>
     ff0:	82 2b       	or	r24, r18
     ff2:	80 83       	st	Z, r24
     ff4:	08 95       	ret

00000ff6 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
     ff6:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
     ff8:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
     ffa:	83 e0       	ldi	r24, 0x03	; 3
     ffc:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    1000:	e8 9a       	sbi	0x1d, 0	; 29
    1002:	08 95       	ret

00001004 <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    1004:	1f 92       	push	r1
    1006:	0f 92       	push	r0
    1008:	0f b6       	in	r0, 0x3f	; 63
    100a:	0f 92       	push	r0
    100c:	11 24       	eor	r1, r1
    100e:	8f 93       	push	r24
    1010:	9f 93       	push	r25
	 ZCDetected_ = 1;
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	90 e0       	ldi	r25, 0x00	; 0
    1016:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <ZCDetected_+0x1>
    101a:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <ZCDetected_>
    101e:	9f 91       	pop	r25
    1020:	8f 91       	pop	r24
    1022:	0f 90       	pop	r0
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	0f 90       	pop	r0
    1028:	1f 90       	pop	r1
    102a:	18 95       	reti

0000102c <__tablejump2__>:
    102c:	ee 0f       	add	r30, r30
    102e:	ff 1f       	adc	r31, r31
    1030:	88 1f       	adc	r24, r24
    1032:	8b bf       	out	0x3b, r24	; 59
    1034:	07 90       	elpm	r0, Z+
    1036:	f6 91       	elpm	r31, Z
    1038:	e0 2d       	mov	r30, r0
    103a:	19 94       	eijmp

0000103c <_exit>:
    103c:	f8 94       	cli

0000103e <__stop_program>:
    103e:	ff cf       	rjmp	.-2      	; 0x103e <__stop_program>
