#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Oct 17 17:03:37 2017
# Process ID: 18823
# Current directory: /home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.runs/impl_1
# Command line: vivado -log MAIN.vdi -applog -messageDb vivado.pb -mode batch -source MAIN.tcl -notrace
# Log file: /home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.runs/impl_1/MAIN.vdi
# Journal file: /home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source MAIN.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 209 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc]
WARNING: [Vivado 12-584] No ports matched 'DataOut[15]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[14]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[13]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[12]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[11]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[10]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[9]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[8]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[15]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[14]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[13]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[12]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[11]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[10]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[9]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DataOut[8]'. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.srcs/constrs_1/new/new.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in -259 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1306.453 ; gain = 64.031 ; free physical = 4309 ; free virtual = 21255
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 19737e27d

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-194] Inserted BUFG NewAddress_BUFG_inst to drive 32 load(s) on clock net NewAddress
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ab52d774

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3986 ; free virtual = 20933

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 2 cells.
Phase 2 Constant Propagation | Checksum: 173445092

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3985 ; free virtual = 20933

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 562 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 118234d5f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3985 ; free virtual = 20933

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3985 ; free virtual = 20933
Ending Logic Optimization Task | Checksum: 118234d5f

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3985 ; free virtual = 20933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 118234d5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1740.883 ; gain = 0.000 ; free physical = 3985 ; free virtual = 20932
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1740.883 ; gain = 506.465 ; free physical = 3985 ; free virtual = 20932
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 1772.898 ; gain = 0.000 ; free physical = 3984 ; free virtual = 20932
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.runs/impl_1/MAIN_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in -259 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.914 ; gain = 0.000 ; free physical = 3997 ; free virtual = 20948
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.914 ; gain = 0.000 ; free physical = 3997 ; free virtual = 20948

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 41c10915

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1804.914 ; gain = 0.000 ; free physical = 3997 ; free virtual = 20948
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 41c10915

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3997 ; free virtual = 20947

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 41c10915

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3997 ; free virtual = 20947

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: b4e7c422

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3997 ; free virtual = 20947
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10cbc5eb1

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3997 ; free virtual = 20947

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 19b60e822

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3996 ; free virtual = 20947
Phase 1.2 Build Placer Netlist Model | Checksum: 19b60e822

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3996 ; free virtual = 20947

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 19b60e822

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3996 ; free virtual = 20947
Phase 1.3 Constrain Clocks/Macros | Checksum: 19b60e822

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3996 ; free virtual = 20947
Phase 1 Placer Initialization | Checksum: 19b60e822

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1820.922 ; gain = 16.008 ; free physical = 3996 ; free virtual = 20947

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1be5b7cf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3988 ; free virtual = 20938

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1be5b7cf1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3988 ; free virtual = 20938

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10d067cfd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3988 ; free virtual = 20938

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ede73439

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3988 ; free virtual = 20938

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3984 ; free virtual = 20935
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3984 ; free virtual = 20935

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936
Phase 3.4 Small Shape Detail Placement | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936
Phase 3 Detail Placement | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 674b2dc8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: a1940e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a1940e06

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936
Ending Placer Task | Checksum: 9a5f6581

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.969 ; gain = 78.055 ; free physical = 3985 ; free virtual = 20936
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1882.969 ; gain = 0.000 ; free physical = 3981 ; free virtual = 20935
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1882.969 ; gain = 0.000 ; free physical = 3981 ; free virtual = 20932
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1882.969 ; gain = 0.000 ; free physical = 3981 ; free virtual = 20932
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1882.969 ; gain = 0.000 ; free physical = 3981 ; free virtual = 20932
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2017.01' and will expire in -259 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 841eab4 ConstDB: 0 ShapeSum: 921d7acd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2aa1ef7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1913.609 ; gain = 30.641 ; free physical = 3844 ; free virtual = 20795

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: c2aa1ef7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1919.598 ; gain = 36.629 ; free physical = 3815 ; free virtual = 20767
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14880ec9b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b3461826

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 266
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749
Phase 4 Rip-up And Reroute | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.271706 %
  Global Horizontal Routing Utilization  = 0.314862 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1097d5883

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16030ec83

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.863 ; gain = 53.895 ; free physical = 3797 ; free virtual = 20749

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1936.867 ; gain = 53.898 ; free physical = 3797 ; free virtual = 20749
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1936.867 ; gain = 0.000 ; free physical = 3795 ; free virtual = 20750
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dsplab/TEST_CODE_ANGLE_CALCULATE/TEST_CODE_ANGLE_CALCULATE.runs/impl_1/MAIN_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Oct 17 17:04:11 2017...
