# Instruction Processing

[TOC]



## Res
↗ [Memory Access](../../Memory/Memory%20Access.md)
↗ [Microoperations](Microoperations.md)

↗ [Instruction Set Architecture (ISA)](../../../🗣️%20Instruction%20Set%20Architecture%20(ISA)/Instruction%20Set%20Architecture%20(ISA).md)
↗ [Data Representations & Storage in CS](../../../../😤%20Number,%20Data%20and%20Math%20in%20Digital%20Systems/Data%20Representations%20&%20Storage%20in%20CS.md)



## Overview
Instruction Processing Level:

Software -> Program -> Instruction (ISA) -> Microinstruction (RTN)

![](../../../../../../../Assets/Pics/Screenshot%202023-03-21%20at%209.12.25%20PM.png)
<small>Instruction Processing Level</small>



## Instruction Cycle
> 👉 quick look at [👧🏽 MARIE](../../👧🏽%20MARIE.md) for gists of Instruction processing

![](../../../../../../../Assets/Pics/Screenshot%202023-03-03%20at%209.05.51%20AM.png)

### Fetch-Decode-Execute Cycle




## Instruction Level
#TODO 



## Interrupts
↗ [Interrupts](Interrupts.md)



## Ref
