-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--Y1__locked is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked at PLL_1
Y1__locked = PLL.LOCKED(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Y1__clk0 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0 at PLL_1
Y1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Y1__clk1 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1 at PLL_1
Y1__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());

--Y1__clk2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2 at PLL_1
Y1__clk2 = PLL.CLK2(.ENA(), .CLKSWITCH(), .ARESET(!_RST), .PFDENA(), .INCLK(SCLK), .INCLK());


--P4_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[0] = P4_q_b[0]_PORT_B_data_out[0];

--P4_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[7] = P4_q_b[0]_PORT_B_data_out[7];

--P4_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[6] = P4_q_b[0]_PORT_B_data_out[6];

--P4_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[5] = P4_q_b[0]_PORT_B_data_out[5];

--P4_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[4] = P4_q_b[0]_PORT_B_data_out[4];

--P4_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[3] = P4_q_b[0]_PORT_B_data_out[3];

--P4_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[2] = P4_q_b[0]_PORT_B_data_out[2];

--P4_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y6
P4_q_b[0]_PORT_A_data_in = BUS(G1L10, G1L9, G1L8, G1L7, G1L6, G1L5, G1L4, G1L3);
P4_q_b[0]_PORT_A_data_in_reg = DFFE(P4_q_b[0]_PORT_A_data_in, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P4_q_b[0]_PORT_A_address_reg = DFFE(P4_q_b[0]_PORT_A_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P4_q_b[0]_PORT_B_address_reg = DFFE(P4_q_b[0]_PORT_B_address, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_A_write_enable = N1_LLWS;
P4_q_b[0]_PORT_A_write_enable_reg = DFFE(P4_q_b[0]_PORT_A_write_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_PORT_B_read_enable = VCC;
P4_q_b[0]_PORT_B_read_enable_reg = DFFE(P4_q_b[0]_PORT_B_read_enable, P4_q_b[0]_clock_0, , , );
P4_q_b[0]_clock_0 = GLOBAL(A1L118);
P4_q_b[0]_PORT_B_data_out = MEMORY(P4_q_b[0]_PORT_A_data_in_reg, , P4_q_b[0]_PORT_A_address_reg, P4_q_b[0]_PORT_B_address_reg, P4_q_b[0]_PORT_A_write_enable_reg, P4_q_b[0]_PORT_B_read_enable_reg, , , P4_q_b[0]_clock_0, , , , , );
P4_q_b[1] = P4_q_b[0]_PORT_B_data_out[1];


--P2_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[0] = P2_q_b[0]_PORT_B_data_out[0];

--P2_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[7] = P2_q_b[0]_PORT_B_data_out[7];

--P2_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[6] = P2_q_b[0]_PORT_B_data_out[6];

--P2_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[5] = P2_q_b[0]_PORT_B_data_out[5];

--P2_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[4] = P2_q_b[0]_PORT_B_data_out[4];

--P2_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[3] = P2_q_b[0]_PORT_B_data_out[3];

--P2_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[2] = P2_q_b[0]_PORT_B_data_out[2];

--P2_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y5
P2_q_b[0]_PORT_A_data_in = BUS(G1L34, G1L33, G1L32, G1L31, G1L30, G1L29, G1L28, G1L27);
P2_q_b[0]_PORT_A_data_in_reg = DFFE(P2_q_b[0]_PORT_A_data_in, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P2_q_b[0]_PORT_A_address_reg = DFFE(P2_q_b[0]_PORT_A_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P2_q_b[0]_PORT_B_address_reg = DFFE(P2_q_b[0]_PORT_B_address, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_A_write_enable = N1_UMWS;
P2_q_b[0]_PORT_A_write_enable_reg = DFFE(P2_q_b[0]_PORT_A_write_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_PORT_B_read_enable = VCC;
P2_q_b[0]_PORT_B_read_enable_reg = DFFE(P2_q_b[0]_PORT_B_read_enable, P2_q_b[0]_clock_0, , , );
P2_q_b[0]_clock_0 = GLOBAL(A1L118);
P2_q_b[0]_PORT_B_data_out = MEMORY(P2_q_b[0]_PORT_A_data_in_reg, , P2_q_b[0]_PORT_A_address_reg, P2_q_b[0]_PORT_B_address_reg, P2_q_b[0]_PORT_A_write_enable_reg, P2_q_b[0]_PORT_B_read_enable_reg, , , P2_q_b[0]_clock_0, , , , , );
P2_q_b[1] = P2_q_b[0]_PORT_B_data_out[1];


--P3_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[0] = P3_q_b[0]_PORT_B_data_out[0];

--P3_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[7] = P3_q_b[0]_PORT_B_data_out[7];

--P3_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[6] = P3_q_b[0]_PORT_B_data_out[6];

--P3_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[5] = P3_q_b[0]_PORT_B_data_out[5];

--P3_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[4] = P3_q_b[0]_PORT_B_data_out[4];

--P3_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[3] = P3_q_b[0]_PORT_B_data_out[3];

--P3_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[2] = P3_q_b[0]_PORT_B_data_out[2];

--P3_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y7
P3_q_b[0]_PORT_A_data_in = BUS(G1L26, G1L24, G1L22, G1L20, G1L18, G1L16, G1L14, G1L12);
P3_q_b[0]_PORT_A_data_in_reg = DFFE(P3_q_b[0]_PORT_A_data_in, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P3_q_b[0]_PORT_A_address_reg = DFFE(P3_q_b[0]_PORT_A_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P3_q_b[0]_PORT_B_address_reg = DFFE(P3_q_b[0]_PORT_B_address, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_A_write_enable = N1_LMWS;
P3_q_b[0]_PORT_A_write_enable_reg = DFFE(P3_q_b[0]_PORT_A_write_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_PORT_B_read_enable = VCC;
P3_q_b[0]_PORT_B_read_enable_reg = DFFE(P3_q_b[0]_PORT_B_read_enable, P3_q_b[0]_clock_0, , , );
P3_q_b[0]_clock_0 = GLOBAL(A1L118);
P3_q_b[0]_PORT_B_data_out = MEMORY(P3_q_b[0]_PORT_A_data_in_reg, , P3_q_b[0]_PORT_A_address_reg, P3_q_b[0]_PORT_B_address_reg, P3_q_b[0]_PORT_A_write_enable_reg, P3_q_b[0]_PORT_B_read_enable_reg, , , P3_q_b[0]_clock_0, , , , , );
P3_q_b[1] = P3_q_b[0]_PORT_B_data_out[1];


--P1_q_b[0] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[0] at M4K_X11_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 8, Port A Width: 8, Port B Depth: 8, Port B Width: 8
--Port A Logical Depth: 8, Port A Logical Width: 8, Port B Logical Depth: 8, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[0] = P1_q_b[0]_PORT_B_data_out[0];

--P1_q_b[7] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[7] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[7] = P1_q_b[0]_PORT_B_data_out[7];

--P1_q_b[6] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[6] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[6] = P1_q_b[0]_PORT_B_data_out[6];

--P1_q_b[5] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[5] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[5] = P1_q_b[0]_PORT_B_data_out[5];

--P1_q_b[4] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[4] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[4] = P1_q_b[0]_PORT_B_data_out[4];

--P1_q_b[3] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[3] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[3] = P1_q_b[0]_PORT_B_data_out[3];

--P1_q_b[2] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[2] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[2] = P1_q_b[0]_PORT_B_data_out[2];

--P1_q_b[1] is fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[1] at M4K_X11_Y8
P1_q_b[0]_PORT_A_data_in = BUS(G1L42, G1L41, G1L40, G1L39, G1L38, G1L37, G1L36, G1L35);
P1_q_b[0]_PORT_A_data_in_reg = DFFE(P1_q_b[0]_PORT_A_data_in, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_address = BUS(M1_COUNT[0], M1_COUNT[1], M1_COUNT[2]);
P1_q_b[0]_PORT_A_address_reg = DFFE(P1_q_b[0]_PORT_A_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_address = BUS(M2_COUNT[0], M2_COUNT[1], M2_COUNT[2]);
P1_q_b[0]_PORT_B_address_reg = DFFE(P1_q_b[0]_PORT_B_address, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_A_write_enable = N1_UUWS;
P1_q_b[0]_PORT_A_write_enable_reg = DFFE(P1_q_b[0]_PORT_A_write_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_PORT_B_read_enable = VCC;
P1_q_b[0]_PORT_B_read_enable_reg = DFFE(P1_q_b[0]_PORT_B_read_enable, P1_q_b[0]_clock_0, , , );
P1_q_b[0]_clock_0 = GLOBAL(A1L118);
P1_q_b[0]_PORT_B_data_out = MEMORY(P1_q_b[0]_PORT_A_data_in_reg, , P1_q_b[0]_PORT_A_address_reg, P1_q_b[0]_PORT_B_address_reg, P1_q_b[0]_PORT_A_write_enable_reg, P1_q_b[0]_PORT_B_read_enable_reg, , , P1_q_b[0]_clock_0, , , , , );
P1_q_b[1] = P1_q_b[0]_PORT_B_data_out[1];


--HB1_INT_O_ is registers:u_registers|registers_istr:u_registers_istr|INT_O_ at LCFF_X17_Y6_N11
HB1_INT_O_ = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2),  ,  ,  , HB1_INT,  ,  , VCC);


--D1_BGACK is CPU_SM:u_CPU_SM|BGACK at LCFF_X21_Y6_N7
D1_BGACK = DFFEAS(R1L3, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_SIZE1 is CPU_SM:u_CPU_SM|SIZE1 at LCFF_X15_Y5_N15
D1_SIZE1 = DFFEAS(R1L66, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--A1L149 is _SIZ1~0 at LCCOMB_X15_Y5_N6
A1L149 = (!D1_SIZE1) # (!D1_BGACK);


--D1_BREQ is CPU_SM:u_CPU_SM|BREQ at LCFF_X20_Y5_N5
D1_BREQ = DFFEAS(R1L68, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_DACK_o is SCSI_SM:u_SCSI_SM|DACK_o at LCFF_X19_Y7_N29
F1_DACK_o = DFFEAS(Z1L7, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--F1_SCSI_CS_o is SCSI_SM:u_SCSI_SM|SCSI_CS_o at LCFF_X19_Y7_N11
F1_SCSI_CS_o = DFFEAS(Z1_WideOr30, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--GB1_CNTR_O[4] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4] at LCFF_X17_Y7_N29
GB1_CNTR_O[4] = DFFEAS(GB1L7, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--F1_RE_o is SCSI_SM:u_SCSI_SM|RE_o at LCFF_X19_Y7_N19
F1_RE_o = DFFEAS(Z1L20, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--A1L139 is _IOR~0 at LCCOMB_X19_Y7_N14
A1L139 = (GB1_CNTR_O[4]) # (F1_RE_o);


--F1_WE_o is SCSI_SM:u_SCSI_SM|WE_o at LCFF_X19_Y7_N13
F1_WE_o = DFFEAS(Z1L18, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--A1L141 is _IOW~0 at LCCOMB_X19_Y7_N26
A1L141 = (GB1_CNTR_O[4]) # (F1_WE_o);


--GB1L9 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0 at LCCOMB_X17_Y7_N8
GB1L9 = (!A1L120 & !_CS);


--GB1_CNTR_O[1] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1] at LCFF_X17_Y6_N5
GB1_CNTR_O[1] = DFFEAS(GB1L3, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--A1L144 is _LED_RD~0 at LCCOMB_X15_Y7_N12
A1L144 = (D1_BGACK & (((!GB1_CNTR_O[1])))) # (!D1_BGACK & (((!A1L116)) # (!GB1L9)));


--A1L146 is _LED_WR~0 at LCCOMB_X15_Y7_N10
A1L146 = (D1_BGACK & (((GB1_CNTR_O[1])))) # (!D1_BGACK & (((A1L116)) # (!GB1L9)));


--G1L2 is datapath:u_datapath|DOEL_~0 at LCCOMB_X15_Y7_N28
G1L2 = (D1_BGACK & GB1_CNTR_O[1]);


--G1_DATA_OE_ is datapath:u_datapath|DATA_OE_ at LCCOMB_X17_Y7_N26
G1_DATA_OE_ = (G1L2) # ((!A1L137 & (A1L116 & !_CS)));


--A1L89 is PDATA_OE_~0 at LCCOMB_X24_Y5_N16
A1L89 = (!F1_DACK_o & !F1_SCSI_CS_o);


--GB1_CNTR_O[2] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2] at LCFF_X17_Y6_N13
GB1_CNTR_O[2] = DFFEAS(GB1L5, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--HB1_INT is registers:u_registers|registers_istr:u_registers_istr|INT at LCCOMB_X17_Y6_N14
HB1_INT = (!INTA) # (!GB1_CNTR_O[2]);


--D1_STATE[0] is CPU_SM:u_CPU_SM|STATE[0] at LCFF_X18_Y5_N3
D1_STATE[0] = DFFEAS(S1L6, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[1] is CPU_SM:u_CPU_SM|STATE[1] at LCFF_X20_Y5_N17
D1_STATE[1] = DFFEAS(T1L8, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[3] is CPU_SM:u_CPU_SM|STATE[3] at LCFF_X18_Y5_N13
D1_STATE[3] = DFFEAS(V1L10, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[2] is CPU_SM:u_CPU_SM|STATE[2] at LCFF_X19_Y6_N23
D1_STATE[2] = DFFEAS(U1L10, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_BGRANT_ is CPU_SM:u_CPU_SM|BGRANT_ at LCFF_X21_Y6_N19
D1_BGRANT_ = DFFEAS(D1L3, GLOBAL(Y1L6), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_nCYCLEDONE is CPU_SM:u_CPU_SM|nCYCLEDONE at LCFF_X22_Y5_N23
D1_nCYCLEDONE = DFFEAS(D1L39, GLOBAL(Y1L6), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_STATE[4] is CPU_SM:u_CPU_SM|STATE[4] at LCFF_X19_Y5_N21
D1_STATE[4] = DFFEAS(W1L10, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--R1L1 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~0 at LCCOMB_X21_Y6_N20
R1L1 = (D1_STATE[4]) # ((!D1_STATE[2] & (D1_nCYCLEDONE & D1_BGRANT_)));


--R1L2 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~1 at LCCOMB_X21_Y6_N22
R1L2 = (D1_STATE[3] & ((D1_STATE[2] & ((!D1_STATE[1]) # (!R1L1))) # (!D1_STATE[2] & ((R1L1) # (D1_STATE[1]))))) # (!D1_STATE[3] & ((D1_STATE[2]) # ((R1L1 & D1_STATE[1]))));


--R1L3 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2 at LCCOMB_X21_Y6_N6
R1L3 = (D1_STATE[0]) # (R1L2);


--F1_CRESET_ is SCSI_SM:u_SCSI_SM|CRESET_ at LCFF_X20_Y7_N19
F1_CRESET_ = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2),  ,  ,  , Y1__locked,  ,  , VCC);


--R1L59 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0 at LCCOMB_X18_Y4_N22
R1L59 = (D1_STATE[0] & (D1_STATE[1] & (D1_STATE[2] $ (D1_STATE[4]))));


--R1L12 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0 at LCCOMB_X17_Y5_N18
R1L12 = (!D1_STATE[3] & D1_STATE[0]);


--R1L13 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1 at LCCOMB_X17_Y5_N16
R1L13 = (D1_STATE[4] & (R1L12 & (!D1_STATE[2] & D1_STATE[1])));


--R1L60 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~0 at LCCOMB_X18_Y4_N20
R1L60 = (_STERM & (((!R1L13)))) # (!_STERM & ((D1_STATE[3]) # ((!R1L59))));


--D1_DSACK_LATCHED_[0] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[0] at LCFF_X22_Y5_N29
D1_DSACK_LATCHED_[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2), !A1L120,  ,  , A1L77,  ,  , VCC);


--D1_DSACK_LATCHED_[1] is CPU_SM:u_CPU_SM|DSACK_LATCHED_[1] at LCFF_X22_Y5_N3
D1_DSACK_LATCHED_[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2), !A1L120,  ,  , DSK1_IN_,  ,  , VCC);


--W1L1 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0 at LCCOMB_X22_Y5_N0
W1L1 = (A1L134 & (!_BERR & ((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])))) # (!A1L134 & ((D1_DSACK_LATCHED_[1]) # ((D1_DSACK_LATCHED_[0]))));


--A1L77 is DSK0_IN_~0 at LCCOMB_X22_Y5_N18
A1L77 = (!A1L132) # (!_BERR);


--Q1L17 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~5 at LCCOMB_X17_Y5_N8
Q1L17 = (!D1_STATE[4] & (D1_STATE[3] & (D1_STATE[2] & D1_STATE[1])));


--R1L61 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~1 at LCCOMB_X19_Y6_N12
R1L61 = ((_STERM & ((A1L77) # (!W1L1)))) # (!Q1L17);


--D1_nDSACK is CPU_SM:u_CPU_SM|nDSACK at LCCOMB_X22_Y5_N28
D1_nDSACK = (!D1_DSACK_LATCHED_[0] & !D1_DSACK_LATCHED_[1]);


--R1L14 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2 at LCCOMB_X21_Y6_N4
R1L14 = (!D1_STATE[3] & (!D1_STATE[4] & (D1_STATE[0] & !D1_STATE[2])));


--R1L62 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2 at LCCOMB_X18_Y4_N10
R1L62 = (((!D1_nDSACK & _STERM)) # (!D1_STATE[1])) # (!R1L14);


--R1L15 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3 at LCCOMB_X17_Y5_N12
R1L15 = (!D1_STATE[4] & (R1L12 & (D1_STATE[2] & D1_STATE[1])));


--R1L63 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3 at LCCOMB_X18_Y4_N8
R1L63 = (((!R1L15 & !Q1L17)) # (!_STERM)) # (!D1_nDSACK);


--R1L16 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4 at LCCOMB_X18_Y4_N18
R1L16 = (!D1_STATE[1] & D1_STATE[4]);


--R1L17 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5 at LCCOMB_X18_Y4_N14
R1L17 = (D1_STATE[0] & (!D1_STATE[2] & (!D1_STATE[3] & R1L16)));


--Q1L13 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~6 at LCCOMB_X19_Y4_N22
Q1L13 = (D1_STATE[2] & (D1_STATE[4] & (!D1_STATE[1] & D1_STATE[0])));


--R1L64 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4 at LCCOMB_X19_Y4_N6
R1L64 = (!R1L17 & (!Q1L13 & R1L63));


--R1L65 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5 at LCCOMB_X19_Y4_N18
R1L65 = (R1L62 & (R1L61 & (R1L60 & R1L64)));


--Q1L25 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~7 at LCCOMB_X15_Y5_N20
Q1L25 = (D1_STATE[0] & (D1_STATE[3] & (!D1_STATE[4] & !D1_STATE[1])));


--R1L18 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6 at LCCOMB_X17_Y5_N20
R1L18 = (R1L14 & D1_STATE[1]);


--R1L54 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~0 at LCCOMB_X17_Y5_N4
R1L54 = (!R1L15 & (!R1L18 & ((!A1L77) # (!Q1L17))));


--Q1L23 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8 at LCCOMB_X21_Y6_N16
Q1L23 = (D1_STATE[3] & (!D1_STATE[4] & (!D1_STATE[0] & D1_STATE[1])));


--Q1L15 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~9 at LCCOMB_X20_Y5_N20
Q1L15 = (D1_STATE[0] & (D1_STATE[2] & (!D1_STATE[1] & !D1_STATE[4])));


--Q1L19 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~10 at LCCOMB_X15_Y5_N12
Q1L19 = (!D1_STATE[0] & (D1_STATE[3] & (D1_STATE[4] & D1_STATE[1])));


--R1L71 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d~0 at LCCOMB_X18_Y5_N4
R1L71 = (!Q1L15 & (!Q1L19 & !Q1L23));


--R1L55 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~1 at LCCOMB_X17_Y5_N2
R1L55 = ((Q1L25) # ((!R1L54 & W1L1))) # (!R1L71);


--Q1L16 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~11 at LCCOMB_X17_Y5_N0
Q1L16 = (!D1_STATE[4] & !D1_STATE[1]);


--R1L19 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7 at LCCOMB_X17_Y5_N26
R1L19 = (!D1_STATE[0] & (!D1_STATE[3] & (D1_STATE[2] & Q1L16)));


--K1_BO1 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1 at LCFF_X14_Y5_N11
K1_BO1 = DFFEAS(K1L5, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--K1_BO0 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0 at LCFF_X14_Y5_N9
K1_BO0 = DFFEAS(K1L2, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--EB1L1 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|Z2~0 at LCCOMB_X14_Y5_N28
EB1L1 = (K1_BO0 & K1_BO1);


--L1_FIFOEMPTY is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY at LCFF_X18_Y6_N23
L1_FIFOEMPTY = DFFEAS(L1L24, !GLOBAL(A1L118), Y1__locked,  ,  ,  ,  ,  ,  );


--H1_FLUSHFIFO is registers:u_registers|FLUSHFIFO at LCFF_X17_Y6_N17
H1_FLUSHFIFO = DFFEAS(H1L4, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--D1L25 is CPU_SM:u_CPU_SM|LASTWORD~0 at LCCOMB_X19_Y5_N10
D1L25 = (H1_FLUSHFIFO & ((K1_BO1) # (K1_BO0)));


--Q1L26 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0 at LCCOMB_X19_Y5_N6
Q1L26 = (D1_STATE[3] & (D1_STATE[4] & (!D1_STATE[1] & D1_STATE[2])));


--Q1_E[26] is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[26] at LCCOMB_X19_Y5_N28
Q1_E[26] = ((EB1L1) # ((L1_FIFOEMPTY) # (!D1L25))) # (!Q1L26);


--Q1L21 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~12 at LCCOMB_X15_Y5_N24
Q1L21 = (D1_STATE[4] & (!D1_STATE[3] & (D1_STATE[2] & !D1_STATE[0])));


--R1L56 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~2 at LCCOMB_X15_Y5_N18
R1L56 = (!Q1L21 & Q1_E[26]);


--R1L66 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6 at LCCOMB_X15_Y5_N14
R1L66 = ((!R1L19 & (R1L56 & !R1L55))) # (!R1L65);


--R1L20 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8 at LCCOMB_X21_Y6_N30
R1L20 = (!D1_STATE[3] & (!D1_STATE[4] & (!D1_STATE[0] & !D1_STATE[2])));


--R1L21 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9 at LCCOMB_X20_Y5_N2
R1L21 = (R1L20 & D1_STATE[1]);


--R1L22 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10 at LCCOMB_X19_Y4_N30
R1L22 = (!D1_STATE[0] & (D1_STATE[3] & !D1_STATE[2]));


--L1_FIFOFULL is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL at LCFF_X18_Y6_N31
L1_FIFOFULL = DFFEAS(L1L18, !GLOBAL(A1L118), Y1__locked,  ,  ,  ,  ,  ,  );


--D1_FLUSHFIFO is CPU_SM:u_CPU_SM|FLUSHFIFO at LCFF_X20_Y5_N25
D1_FLUSHFIFO = DFFEAS(D1L18, GLOBAL(Y1L6), F1_CRESET_,  ,  ,  ,  ,  ,  );


--R1L67 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~4 at LCCOMB_X20_Y5_N28
R1L67 = (L1_FIFOFULL) # ((D1_FLUSHFIFO & ((L1_FIFOEMPTY) # (D1L25))));


--D1_DMAENA is CPU_SM:u_CPU_SM|DMAENA at LCFF_X20_Y5_N27
D1_DMAENA = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6), F1_CRESET_,  ,  , GB1_CNTR_O[8],  ,  , VCC);


--Q1L2 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~13 at LCCOMB_X20_Y5_N26
Q1L2 = (!D1_STATE[1] & (R1L20 & (D1_DMAENA & GB1_CNTR_O[1])));


--R1L68 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~5 at LCCOMB_X20_Y5_N4
R1L68 = (R1L69) # ((R1L21) # ((Q1L2 & R1L67)));


--Z1_state_reg.s16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16 at LCFF_X20_Y7_N25
Z1_state_reg.s16 = DFFEAS(Z1L14, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_CCPUREQ is SCSI_SM:u_SCSI_SM|CCPUREQ at LCFF_X17_Y7_N7
F1_CCPUREQ = DFFEAS(FB1_WDREGREQ, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_RDFIFO_o is SCSI_SM:u_SCSI_SM|RDFIFO_o at LCFF_X20_Y6_N19
F1_RDFIFO_o = DFFEAS(F1L13, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--F1_CDREQ_ is SCSI_SM:u_SCSI_SM|CDREQ_ at LCFF_X20_Y7_N15
F1_CDREQ_ = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , DREQ_,  ,  , VCC);


--Z1L30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~0 at LCCOMB_X20_Y6_N24
Z1L30 = ((F1_RDFIFO_o) # ((F1_CCPUREQ) # (GB1_CNTR_O[1]))) # (!F1_CDREQ_);


--Z1L4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0 at LCCOMB_X20_Y7_N14
Z1L4 = (Z1_state_reg.s16 & (L1_FIFOEMPTY & !Z1L30));


--F1_RIFIFO_o is SCSI_SM:u_SCSI_SM|RIFIFO_o at LCFF_X20_Y6_N13
F1_RIFIFO_o = DFFEAS(F1L18, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--Z1L31 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~1 at LCCOMB_X20_Y6_N2
Z1L31 = (!F1_RIFIFO_o & (!F1_CCPUREQ & (F1_CDREQ_ & GB1_CNTR_O[1])));


--Z1_state_reg.s0 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0 at LCFF_X20_Y7_N7
Z1_state_reg.s0 = DFFEAS(Z1L11, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1L5 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1 at LCCOMB_X20_Y7_N20
Z1L5 = (!L1_FIFOFULL & (Z1L31 & !Z1_state_reg.s0));


--Z1_state_reg.s24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24 at LCFF_X20_Y7_N5
Z1_state_reg.s24 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1L5,  ,  , VCC);


--Z1_state_reg.s4 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4 at LCFF_X20_Y7_N1
Z1_state_reg.s4 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s24,  ,  , VCC);


--Z1_state_reg.s20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20 at LCFF_X20_Y7_N11
Z1_state_reg.s20 = DFFEAS(Z1L55, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1L6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2 at LCCOMB_X20_Y7_N0
Z1L6 = (!Z1_state_reg.s4 & (!Z1_state_reg.s20 & ((L1_FIFOFULL) # (!Z1_state_reg.s24))));


--Z1_state_reg.s2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2 at LCFF_X15_Y7_N3
Z1_state_reg.s2 = DFFEAS(Z1L37, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18 at LCFF_X15_Y7_N7
Z1_state_reg.s18 = DFFEAS(Z1L51, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s28 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28 at LCFF_X19_Y7_N27
Z1_state_reg.s28 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1L4,  ,  , VCC);


--Z1L27 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22~0 at LCCOMB_X15_Y7_N18
Z1L27 = (!Z1_state_reg.s18 & (!Z1_state_reg.s2 & !Z1_state_reg.s28));


--Z1L7 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3 at LCCOMB_X19_Y7_N28
Z1L7 = (((Z1L4) # (Z1L5)) # (!Z1L27)) # (!Z1L6);


--Z1_state_reg.s6 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6 at LCFF_X19_Y7_N23
Z1_state_reg.s6 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s26,  ,  , VCC);


--Z1_state_reg.s3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3 at LCFF_X19_Y7_N31
Z1_state_reg.s3 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s30,  ,  , VCC);


--Z1_state_reg.s10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10 at LCFF_X19_Y7_N21
Z1_state_reg.s10 = DFFEAS(Z1L44, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30 at LCFF_X19_Y7_N3
Z1_state_reg.s30 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s10,  ,  , VCC);


--Z1L29 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30~0 at LCCOMB_X19_Y7_N8
Z1L29 = (Z1_state_reg.s10) # ((Z1_state_reg.s30) # ((Z1_state_reg.s6) # (Z1_state_reg.s3)));


--Z1_state_reg.s8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8 at LCFF_X20_Y7_N9
Z1_state_reg.s8 = DFFEAS(Z1L12, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17 at LCFF_X19_Y7_N5
Z1_state_reg.s17 = DFFEAS(Z1L15, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s26 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26 at LCFF_X19_Y7_N25
Z1_state_reg.s26 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s17,  ,  , VCC);


--Z1_WideOr30 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30 at LCCOMB_X19_Y7_N10
Z1_WideOr30 = (Z1_state_reg.s8) # ((Z1L29) # ((Z1_state_reg.s17) # (Z1_state_reg.s26)));


--FB1L8 is registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0 at LCCOMB_X17_Y7_N30
FB1L8 = (GB1L9 & (ADDR[3] & (!ADDR[5] & !ADDR[6])));


--FB1L2 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0 at LCCOMB_X17_Y7_N22
FB1L2 = (!ADDR[2] & (FB1L8 & (!A1L116 & !ADDR[4])));


--GB1L7 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1 at LCCOMB_X17_Y7_N28
GB1L7 = (FB1L2 & (A1L20)) # (!FB1L2 & ((GB1_CNTR_O[4])));


--Z1_state_reg.s19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19 at LCFF_X18_Y7_N7
Z1_state_reg.s19 = DFFEAS(Z1L53, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1L19 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~0 at LCCOMB_X19_Y7_N2
Z1L19 = (!Z1_state_reg.s10 & (!Z1_state_reg.s19 & (!Z1_state_reg.s30 & !Z1_state_reg.s3)));


--Z1L20 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1 at LCCOMB_X19_Y7_N18
Z1L20 = (((Z1_state_reg.s8 & A1L116)) # (!Z1L19)) # (!Z1L6);


--Z1L15 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0 at LCCOMB_X19_Y7_N4
Z1L15 = (Z1_state_reg.s8 & !A1L116);


--Z1L18 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector24~0 at LCCOMB_X19_Y7_N12
Z1L18 = ((Z1_state_reg.s17) # ((Z1L15) # (Z1_state_reg.s26))) # (!Z1L27);


--GB1L3 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2 at LCCOMB_X17_Y6_N4
GB1L3 = (FB1L2 & ((A1L14))) # (!FB1L2 & (GB1_CNTR_O[1]));


--GB1L5 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~3 at LCCOMB_X17_Y6_N12
GB1L5 = (FB1L2 & ((A1L16))) # (!FB1L2 & (GB1_CNTR_O[2]));


--S1L1 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~0 at LCCOMB_X19_Y6_N20
S1L1 = (D1_STATE[3] & (R1L16 & (!D1_STATE[0] & D1_STATE[2])));


--R1L35 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0 at LCCOMB_X19_Y6_N8
R1L35 = (W1L1 & (A1L77 & ((S1L1) # (Q1L17))));


--H1_A1 is registers:u_registers|A1 at LCFF_X17_Y6_N21
H1_A1 = DFFEAS(H1L2, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--Q1L5 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~14 at LCCOMB_X21_Y6_N10
Q1L5 = (D1_nCYCLEDONE & (D1_BGRANT_ & H1_A1));


--S1L2 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~1 at LCCOMB_X18_Y5_N14
S1L2 = (Q1L18) # ((R1L35) # ((R1L21 & Q1L5)));


--Q1L11 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~15 at LCCOMB_X17_Y5_N28
Q1L11 = (D1_STATE[4] & (D1_STATE[3] & (!D1_STATE[2] & D1_STATE[0])));


--T1L9 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2b~0 at LCCOMB_X21_Y5_N6
T1L9 = (!_STERM & ((Q1L17) # ((Q1L13) # (Q1L11))));


--Q1L24 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~16 at LCCOMB_X15_Y5_N10
Q1L24 = (!D1_STATE[4] & D1_STATE[1]);


--R1L23 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11 at LCCOMB_X15_Y5_N22
R1L23 = (Q1L24 & (D1_STATE[3] & (!D1_STATE[2] & D1_STATE[0])));


--T1L1 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0 at LCCOMB_X15_Y5_N2
T1L1 = (!Q1L21 & (Q1_E[26] & ((!R1L23) # (!L1_FIFOFULL))));


--Q1L12 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~17 at LCCOMB_X15_Y5_N26
Q1L12 = (D1_STATE[3] & (!D1_STATE[2] & D1_STATE[0]));


--Q1L22 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~18 at LCCOMB_X15_Y5_N8
Q1L22 = (!D1_STATE[0] & (!D1_STATE[3] & (D1_STATE[4] & D1_STATE[1])));


--R1L45 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0 at LCCOMB_X15_Y5_N16
R1L45 = (!Q1L22 & ((L1_FIFOFULL) # ((!Q1L24) # (!Q1L12))));


--S1L3 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~2 at LCCOMB_X18_Y5_N8
S1L3 = (!Q1L25 & (R1L45 & !R1L19));


--D1_LASTWORD is CPU_SM:u_CPU_SM|LASTWORD at LCCOMB_X19_Y5_N16
D1_LASTWORD = (H1_FLUSHFIFO & (!L1_FIFOEMPTY & ((K1_BO0) # (K1_BO1))));


--R1L72 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0 at LCCOMB_X19_Y5_N26
R1L72 = (R1L16 & (D1_STATE[3] & (!L1_FIFOEMPTY & D1_STATE[2])));


--S1L4 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3 at LCCOMB_X19_Y5_N14
S1L4 = (S1L3 & (T1L1 & ((D1_LASTWORD) # (!R1L72))));


--S1L5 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~4 at LCCOMB_X18_Y5_N28
S1L5 = (Q1L15) # ((Q1L19) # ((T1L9) # (!S1L4)));


--R1L47 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0 at LCCOMB_X17_Y5_N6
R1L47 = (!Q1L11 & (((!D1_STATE[2]) # (!D1_STATE[3])) # (!Q1L24)));


--V1L11 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0 at LCCOMB_X17_Y5_N14
V1L11 = (R1L47 & (!R1L14 & !R1L15));


--Q1L10 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~19 at LCCOMB_X19_Y4_N26
Q1L10 = (D1_STATE[2] & (!D1_STATE[4] & (D1_STATE[3] & !D1_STATE[1])));


--S1L7 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0 at LCCOMB_X19_Y4_N0
S1L7 = (!R1L17 & (!Q1L13 & (!R1L13 & !Q1L10)));


--Q1L20 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[57]~20 at LCCOMB_X17_Y5_N24
Q1L20 = (D1_STATE[0] & (D1_STATE[3] & (D1_STATE[4] & !D1_STATE[1])));


--T1L10 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0 at LCCOMB_X21_Y5_N28
T1L10 = (!Q1L20 & (((A1L77) # (!W1L1)) # (!Q1L17)));


--S1L8 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~1 at LCCOMB_X18_Y5_N22
S1L8 = (((!V1L11 & D1_nDSACK)) # (!T1L10)) # (!S1L7);


--S1L6 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~5 at LCCOMB_X18_Y5_N2
S1L6 = (S1L2) # ((S1L5) # ((_STERM & S1L8)));


--T1L11 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~1 at LCCOMB_X17_Y5_N10
T1L11 = (D1_nDSACK & (((R1L15) # (R1L18)) # (!R1L47)));


--Q1L14 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~21 at LCCOMB_X19_Y4_N24
Q1L14 = (D1_STATE[2] & (D1_STATE[4] & !D1_STATE[1]));


--S1L9 is CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~2 at LCCOMB_X19_Y4_N28
S1L9 = (!R1L13 & (!R1L17 & ((!Q1L14) # (!D1_STATE[0]))));


--Q1L8 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~22 at LCCOMB_X18_Y5_N26
Q1L8 = (_STERM & ((T1L11) # ((!S1L9) # (!T1L10))));


--T1L2 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~1 at LCCOMB_X20_Y5_N18
T1L2 = (!D1_STATE[0] & (!GB1_CNTR_O[1] & (!D1_STATE[3] & D1_STATE[4])));


--D1_DREQ_ is CPU_SM:u_CPU_SM|DREQ_ at LCFF_X20_Y5_N11
D1_DREQ_ = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6), F1_CRESET_,  ,  , DREQ_,  ,  , VCC);


--T1L3 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~2 at LCCOMB_X20_Y5_N30
T1L3 = (D1_DREQ_ & (D1_DMAENA & (!D1_STATE[1] & T1L2)));


--T1L4 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~3 at LCCOMB_X20_Y5_N6
T1L4 = (!L1_FIFOEMPTY & ((T1L3) # ((!D1L25 & Q1L26))));


--R1L57 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3 at LCCOMB_X22_Y5_N30
R1L57 = (Q1L17 & ((!A1L132) # (!_BERR)));


--DSK1_IN_ is DSK1_IN_ at LCCOMB_X22_Y5_N16
DSK1_IN_ = (!A1L134) # (!_BERR);


--T1L5 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4 at LCCOMB_X22_Y5_N10
T1L5 = (DSK1_IN_ & ((Q1L11) # ((!D1_nDSACK & R1L57))));


--Q1L9 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~23 at LCCOMB_X19_Y5_N12
Q1L9 = (D1_STATE[3] & (D1_STATE[4] & (D1_STATE[1] & D1_STATE[2])));


--T1L6 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~5 at LCCOMB_X21_Y6_N26
T1L6 = (Q1L23) # ((!Q1L5 & (D1_STATE[1] & R1L20)));


--R1L36 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1 at LCCOMB_X18_Y5_N30
R1L36 = (!Q1L18 & (!T1L9 & ((D1_nDSACK) # (!Q1L15))));


--T1L7 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~6 at LCCOMB_X19_Y5_N24
T1L7 = (((T1L6) # (Q1L9)) # (!T1L1)) # (!R1L36);


--T1L8 is CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~7 at LCCOMB_X20_Y5_N16
T1L8 = (T1L4) # ((T1L7) # ((Q1L8) # (T1L5)));


--Q1L27 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1 at LCCOMB_X21_Y6_N28
Q1L27 = (D1_nCYCLEDONE & (D1_BGRANT_ & !H1_A1));


--Q1L28 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2 at LCCOMB_X19_Y6_N18
Q1L28 = (R1L22 & (Q1L16 & (D1_LASTWORD & Q1L27)));


--V1L1 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~0 at LCCOMB_X19_Y5_N8
V1L1 = (Q1L2 & ((R1L67) # ((EB1L1 & Q1L28)))) # (!Q1L2 & (EB1L1 & (Q1L28)));


--V1L2 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~1 at LCCOMB_X18_Y5_N24
V1L2 = (V1L1) # ((!_STERM & ((!S1L7) # (!V1L11))));


--Q1L4 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~24 at LCCOMB_X19_Y6_N16
Q1L4 = (R1L22 & (Q1L16 & (!D1_LASTWORD & Q1L27)));


--R1L48 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1 at LCCOMB_X22_Y5_N4
R1L48 = (!D1_DSACK_LATCHED_[1] & (!D1_DSACK_LATCHED_[0] & ((Q1L11) # (Q1L17))));


--V1L3 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~2 at LCCOMB_X21_Y5_N18
V1L3 = (_STERM & ((R1L48) # ((Q1L13) # (!T1L10))));


--Q1L29 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3 at LCCOMB_X22_Y5_N26
Q1L29 = (R1L14 & ((!_BERR) # (!A1L132)));


--V1L4 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~3 at LCCOMB_X21_Y5_N4
V1L4 = (Q1L15) # ((DSK1_IN_ & ((Q1L29) # (!R1L54))));


--V1L5 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~4 at LCCOMB_X21_Y5_N20
V1L5 = (Q1L4) # ((V1L3) # ((V1L4 & !D1_nDSACK)));


--Q1L6 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[21]~25 at LCCOMB_X19_Y5_N22
Q1L6 = (Q1L26 & (!L1_FIFOEMPTY & D1L25));


--U1L1 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0 at LCCOMB_X19_Y5_N2
U1L1 = (R1L16 & (!R1L22 & ((!Q1L6) # (!EB1L1)))) # (!R1L16 & (((!Q1L6)) # (!EB1L1)));


--V1L6 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~5 at LCCOMB_X19_Y5_N4
V1L6 = (((Q1L26 & L1_FIFOEMPTY)) # (!U1L1)) # (!R1L45);


--V1L7 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~6 at LCCOMB_X21_Y6_N2
V1L7 = (R1L22 & (Q1L16 & ((!D1_BGRANT_) # (!D1_nCYCLEDONE))));


--V1L8 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~7 at LCCOMB_X22_Y5_N20
V1L8 = (V1L7) # ((Q1L23) # ((Q1L11 & DSK1_IN_)));


--V1L9 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~8 at LCCOMB_X18_Y5_N0
V1L9 = (Q1L18) # ((V1L8) # ((R1L21 & Q1L5)));


--V1L10 is CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~9 at LCCOMB_X18_Y5_N12
V1L10 = (V1L6) # ((V1L9) # ((V1L2) # (V1L5)));


--W1L11 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0 at LCCOMB_X19_Y4_N2
W1L11 = (!R1L17 & (!Q1L10 & !R1L14));


--W1L12 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1 at LCCOMB_X19_Y6_N4
W1L12 = (!_STERM & ((R1L15) # ((R1L13) # (!W1L11))));


--U1L2 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~1 at LCCOMB_X20_Y6_N30
U1L2 = ((Q1L28 & ((!K1_BO1) # (!K1_BO0)))) # (!U1L1);


--U1L3 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~2 at LCCOMB_X15_Y5_N0
U1L3 = (Q1L19) # ((Q1L25) # ((R1L23 & L1_FIFOFULL)));


--U1L4 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~3 at LCCOMB_X19_Y5_N30
U1L4 = ((L1_FIFOEMPTY) # ((!K1_BO0 & !K1_BO1))) # (!H1_FLUSHFIFO);


--U1L11 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0 at LCCOMB_X19_Y4_N20
U1L11 = (D1_STATE[0] & (!D1_STATE[3] & ((D1_STATE[1]) # (!D1_STATE[2]))));


--R1L38 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0 at LCCOMB_X19_Y4_N12
R1L38 = (U1L11 & !D1_STATE[4]);


--U1L5 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~4 at LCCOMB_X19_Y5_N0
U1L5 = (Q1L26 & ((U1L4) # ((W1L1 & R1L38)))) # (!Q1L26 & (((W1L1 & R1L38))));


--R1L49 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0 at LCCOMB_X22_Y5_N6
R1L49 = (!Q1L9 & (((D1_DSACK_LATCHED_[1]) # (D1_DSACK_LATCHED_[0])) # (!Q1L15)));


--U1L6 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~5 at LCCOMB_X21_Y6_N0
U1L6 = ((Q1L5 & (R1L22 & Q1L16))) # (!R1L49);


--U1L7 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~6 at LCCOMB_X19_Y6_N0
U1L7 = (U1L6) # ((U1L5) # ((U1L3) # (U1L2)));


--W1L2 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1 at LCCOMB_X22_Y5_N24
W1L2 = (_BERR & (A1L132 & (Q1L17 & W1L1)));


--U1L8 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~7 at LCCOMB_X21_Y5_N2
U1L8 = (!D1_DSACK_LATCHED_[0] & (!D1_DSACK_LATCHED_[1] & ((R1L15) # (Q1L17))));


--U1L9 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~8 at LCCOMB_X21_Y5_N0
U1L9 = (R1L13) # ((U1L8) # ((Q1L13) # (W1L2)));


--U1L10 is CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~9 at LCCOMB_X19_Y6_N22
U1L10 = (W1L12) # ((U1L7) # ((_STERM & U1L9)));


--D1L38 is CPU_SM:u_CPU_SM|aCYCLEDONE_~0 at LCCOMB_X22_Y5_N14
D1L38 = (_BERR & (A1L120 & (_STERM & A1L132)));


--D1L39 is CPU_SM:u_CPU_SM|aCYCLEDONE_~1 at LCCOMB_X22_Y5_N22
D1L39 = (A1L134 & (D1L38 & A1L124));


--W1L3 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~2 at LCCOMB_X20_Y6_N16
W1L3 = (!R1L15 & (((!D1_STATE[1] & !A1L77)) # (!R1L14)));


--W1L4 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~3 at LCCOMB_X19_Y6_N26
W1L4 = (Q1L4) # ((Q1L28) # ((!W1L3 & W1L1)));


--W1L5 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~4 at LCCOMB_X21_Y6_N24
W1L5 = (Q1L23) # ((R1L20 & (D1_STATE[1] & Q1L27)));


--R1L39 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1 at LCCOMB_X21_Y5_N12
R1L39 = (!D1_DSACK_LATCHED_[1] & (Q1L11 & !D1_DSACK_LATCHED_[0]));


--W1L6 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~5 at LCCOMB_X21_Y5_N30
W1L6 = (W1L5) # ((_STERM & ((R1L39) # (!T1L10))));


--W1L7 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~6 at LCCOMB_X20_Y5_N10
W1L7 = (GB1_CNTR_O[1]) # ((D1_STATE[4] & (D1_DREQ_ & !L1_FIFOEMPTY)));


--W1L8 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~7 at LCCOMB_X20_Y5_N8
W1L8 = (D1_DMAENA & (!W1L7 & ((D1_STATE[4]) # (!D1_STATE[1])))) # (!D1_DMAENA & (D1_STATE[4]));


--W1L9 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~8 at LCCOMB_X20_Y5_N22
W1L9 = (W1L6) # ((!D1_STATE[0] & (W1L8 & !D1_STATE[3])));


--W1L10 is CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~9 at LCCOMB_X19_Y5_N20
W1L10 = (W1L4) # ((W1L12) # ((W1L9) # (!S1L4)));


--GB1L10 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4 at LCCOMB_X17_Y7_N0
GB1L10 = (!ADDR[6] & (!A1L120 & (ADDR[3] & !_CS)));


--FB1_h_0C is registers:u_registers|addr_decoder:u_addr_decoder|h_0C at LCCOMB_X17_Y7_N18
FB1_h_0C = (ADDR[2] & (GB1L10 & (!ADDR[5] & !ADDR[4])));


--F1_INCBO_o is SCSI_SM:u_SCSI_SM|INCBO_o at LCFF_X14_Y5_N5
F1_INCBO_o = DFFEAS(Z1_INCBO, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--K1L4 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0 at LCCOMB_X14_Y5_N22
K1L4 = (FB1_h_0C & (((A1L116 & !F1_INCBO_o)))) # (!FB1_h_0C & (!K1_BO0 & ((F1_INCBO_o))));


--K1L5 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1 at LCCOMB_X14_Y5_N10
K1L5 = (FB1_h_0C & ((K1L4 & ((K1_BO1))) # (!K1L4 & (!A1L62)))) # (!FB1_h_0C & ((K1_BO1 $ (K1L4))));


--K1L2 is fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0 at LCCOMB_X14_Y5_N8
K1L2 = F1_INCBO_o $ (K1_BO0);


--L1_UP[7] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7] at LCFF_X18_Y6_N3
L1_UP[7] = DFFEAS(L1L35, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6] at LCFF_X18_Y6_N7
L1_UP[6] = DFFEAS(L1L37, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5] at LCFF_X18_Y6_N9
L1_UP[5] = DFFEAS(L1L38, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4] at LCFF_X18_Y6_N19
L1_UP[4] = DFFEAS(L1L39, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1L20 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0 at LCCOMB_X18_Y6_N26
L1L20 = (!L1_UP[6] & (!L1_UP[4] & (!L1_UP[5] & !L1_UP[7])));


--L1_UP[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3] at LCFF_X18_Y6_N15
L1_UP[3] = DFFEAS(L1L40, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2] at LCFF_X18_Y6_N11
L1_UP[2] = DFFEAS(L1L41, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1] at LCFF_X18_Y6_N29
L1_UP[1] = DFFEAS(L1L42, GLOBAL(Y1L6), Y1__locked,  , L1L36,  ,  ,  ,  );


--L1_UP[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0] at LCFF_X18_Y6_N5
L1_UP[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6), Y1__locked,  , L1L36, D1_INCFIFO,  ,  , VCC);


--L1L21 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1 at LCCOMB_X18_Y6_N16
L1L21 = (!L1_UP[2] & (!L1_UP[0] & (!L1_UP[3] & !L1_UP[1])));


--L1_DOWN[6] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6] at LCFF_X19_Y6_N3
L1_DOWN[6] = DFFEAS(L1L15, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1_DOWN[5] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5] at LCFF_X20_Y6_N9
L1_DOWN[5] = DFFEAS(L1L13, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1_DOWN[4] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4] at LCFF_X20_Y6_N27
L1_DOWN[4] = DFFEAS(L1L11, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1_DOWN[3] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3] at LCFF_X20_Y6_N21
L1_DOWN[3] = DFFEAS(L1L9, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1L22 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2 at LCCOMB_X18_Y6_N24
L1L22 = (!L1_DOWN[6] & (!L1_DOWN[3] & (!L1_DOWN[4] & !L1_DOWN[5])));


--L1_DOWN[2] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2] at LCFF_X20_Y6_N29
L1_DOWN[2] = DFFEAS(L1L7, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1_DOWN[1] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1] at LCFF_X19_Y6_N29
L1_DOWN[1] = DFFEAS(L1L5, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1_DOWN[0] is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0] at LCFF_X19_Y6_N31
L1_DOWN[0] = DFFEAS(L1L3, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--L1L23 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3 at LCCOMB_X18_Y6_N0
L1L23 = (!L1_DOWN[1] & (!L1_DOWN[2] & !L1_DOWN[0]));


--L1L24 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4 at LCCOMB_X18_Y6_N22
L1L24 = (((!L1L23) # (!L1L22)) # (!L1L20)) # (!L1L21);


--FB1L3 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0 at LCCOMB_X17_Y7_N12
FB1L3 = (GB1L9 & (!ADDR[3] & (!ADDR[5] & !ADDR[6])));


--FB1L4 is registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1 at LCCOMB_X17_Y6_N26
FB1L4 = (GB1_CNTR_O[1] & (ADDR[4] & ADDR[2]));


--D1_STOPFLUSH is CPU_SM:u_CPU_SM|STOPFLUSH at LCFF_X20_Y5_N1
D1_STOPFLUSH = DFFEAS(R1L73, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--H1L4 is registers:u_registers|FLUSHFIFO~0 at LCCOMB_X17_Y6_N16
H1L4 = (FB1L3 & ((FB1L4) # ((H1_FLUSHFIFO & !D1_STOPFLUSH)))) # (!FB1L3 & (((H1_FLUSHFIFO & !D1_STOPFLUSH))));


--L1L16 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~0 at LCCOMB_X18_Y6_N12
L1L16 = (L1_UP[6] & (L1_UP[4] & (L1_UP[5] & L1_UP[7])));


--L1L17 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~1 at LCCOMB_X18_Y6_N20
L1L17 = (L1_UP[3] & L1_UP[2]);


--L1L18 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~2 at LCCOMB_X18_Y6_N30
L1L18 = (L1L16 & (L1_UP[0] & (L1L17 & L1_UP[1])));


--GB1_CNTR_O[8] is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8] at LCFF_X17_Y7_N21
GB1_CNTR_O[8] = DFFEAS(GB1L12, !GLOBAL(Y1L2), Y1__locked,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s1 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1 at LCFF_X15_Y7_N17
Z1_state_reg.s1 = DFFEAS(Z1L35, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1L14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0 at LCCOMB_X20_Y7_N24
Z1L14 = (Z1_state_reg.s1) # ((!F1_CCPUREQ & (!GB1_CNTR_O[1] & !Z1_state_reg.s0)));


--FB1_WDREGREQ is registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ at LCCOMB_X17_Y7_N6
FB1_WDREGREQ = (ADDR[6] & (!A1L120 & !_CS));


--F1_RDFIFO_d is SCSI_SM:u_SCSI_SM|RDFIFO_d at LCFF_X20_Y6_N23
F1_RDFIFO_d = DFFEAS(Z1L2, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--D1_INCFIFO is CPU_SM:u_CPU_SM|INCFIFO at LCFF_X19_Y6_N15
D1_INCFIFO = DFFEAS(R1L37, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_DECFIFO is CPU_SM:u_CPU_SM|DECFIFO at LCFF_X19_Y6_N25
D1_DECFIFO = DFFEAS(R1L7, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1L13 is SCSI_SM:u_SCSI_SM|RDFIFO_o~0 at LCCOMB_X20_Y6_N18
F1L13 = (!D1_DECFIFO & ((F1_RDFIFO_o) # ((!D1_INCFIFO & F1_RDFIFO_d))));


--DREQ_ is DREQ_ at LCCOMB_X20_Y7_N18
DREQ_ = (GB1_CNTR_O[8] & !_DREQ);


--F1_RIFIFO_d is SCSI_SM:u_SCSI_SM|RIFIFO_d at LCFF_X20_Y6_N7
F1_RIFIFO_d = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4),  ,  ,  , Z1L3,  ,  , VCC);


--F1L17 is SCSI_SM:u_SCSI_SM|RIFIFO_o~0 at LCCOMB_X20_Y6_N6
F1L17 = (F1_RIFIFO_d & !F1_RDFIFO_d);


--F1L18 is SCSI_SM:u_SCSI_SM|RIFIFO_o~1 at LCCOMB_X20_Y6_N12
F1L18 = (D1_DECFIFO & (((F1_RIFIFO_o)))) # (!D1_DECFIFO & (!D1_INCFIFO & ((F1_RIFIFO_o) # (F1L17))));


--Z1_state_reg.s14 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s14 at LCFF_X20_Y7_N17
Z1_state_reg.s14 = DFFEAS(Z1L13, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1_state_reg.s25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s25 at LCFF_X20_Y7_N31
Z1_state_reg.s25 = DFFEAS(Z1L16, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_CDSACK_ is SCSI_SM:u_SCSI_SM|CDSACK_ at LCFF_X20_Y7_N3
F1_CDSACK_ = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , F1_nLS2CPU,  ,  , VCC);


--Z1L8 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0 at LCCOMB_X20_Y7_N2
Z1L8 = (Z1_state_reg.s14 & (((!Z1_state_reg.s0) # (!F1_CDSACK_)))) # (!Z1_state_reg.s14 & (Z1_state_reg.s25 & ((!Z1_state_reg.s0) # (!F1_CDSACK_))));


--Z1L9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~1 at LCCOMB_X20_Y7_N28
Z1L9 = (Z1_state_reg.s16 & (!F1_CCPUREQ & ((Z1L30) # (!L1_FIFOEMPTY))));


--Z1_state_reg.s12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12 at LCFF_X20_Y7_N23
Z1_state_reg.s12 = DFFEAS(Z1L46, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--Z1L32 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~2 at LCCOMB_X20_Y7_N26
Z1L32 = (GB1_CNTR_O[1] & !F1_CCPUREQ);


--Z1L10 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~2 at LCCOMB_X20_Y7_N12
Z1L10 = (Z1L32 & (!Z1_state_reg.s0 & ((L1_FIFOFULL) # (!Z1L31))));


--Z1L11 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~3 at LCCOMB_X20_Y7_N6
Z1L11 = (!Z1L10 & (!Z1L8 & (!Z1_state_reg.s12 & !Z1L9)));


--Z1L21 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2 at LCCOMB_X19_Y7_N22
Z1L21 = (A1L116 & Z1_state_reg.s8);


--Z1L12 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0 at LCCOMB_X20_Y7_N8
Z1L12 = (F1_CCPUREQ & ((Z1_state_reg.s16) # (!Z1_state_reg.s0)));


--AS_O_ is AS_O_ at LCFF_X13_Y5_N17
AS_O_ = DFFEAS(A1L8, !GLOBAL(A1L118),  ,  ,  ,  ,  ,  ,  );


--DS_O_ is DS_O_ at LCFF_X13_Y5_N13
DS_O_ = DFFEAS(A1L80, !GLOBAL(A1L118),  ,  ,  ,  ,  ,  ,  );


--JB1_REG_DSK_ is registers:u_registers|registers_term:u_registers_term|REG_DSK_ at LCFF_X21_Y7_N3
JB1_REG_DSK_ = DFFEAS(JB1L4, GLOBAL(Y1L2), !A1L120,  ,  ,  ,  ,  ,  );


--F1_nLS2CPU is SCSI_SM:u_SCSI_SM|nLS2CPU at LCFF_X18_Y7_N1
F1_nLS2CPU = DFFEAS(F1L24, GLOBAL(Y1L6), !A1L120,  ,  ,  ,  ,  ,  );


--A1L135 is _DSACK_IO~4 at LCCOMB_X21_Y7_N22
A1L135 = (!F1_nLS2CPU & !JB1_REG_DSK_);


--BB1_LD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0] at LCFF_X10_Y6_N5
BB1_LD_LATCH[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[7],  ,  , VCC);


--HB1_ISTR_O[0] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0] at LCFF_X17_Y6_N3
HB1_ISTR_O[0] = DFFEAS(HB1L14, !GLOBAL(Y1L2),  ,  ,  ,  ,  ,  ,  );


--FB1L5 is registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0 at LCCOMB_X17_Y7_N16
FB1L5 = (ADDR[2] & ADDR[4]);


--D1_F2CPUL is CPU_SM:u_CPU_SM|F2CPUL at LCFF_X18_Y4_N25
D1_F2CPUL = DFFEAS(R1L32, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_S2CPU_o is SCSI_SM:u_SCSI_SM|S2CPU_o at LCFF_X19_Y7_N7
F1_S2CPU_o = DFFEAS(Z1L22, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--BB1L1 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~0 at LCCOMB_X17_Y6_N10
BB1L1 = (!D1_F2CPUL & !F1_S2CPU_o);


--BB1L2 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1 at LCCOMB_X17_Y6_N22
BB1L2 = (BB1L1 & (A1L116 & (FB1L5 & FB1L8)));


--BB1L10 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~2 at LCCOMB_X13_Y6_N24
BB1L10 = (D1_F2CPUL & !F1_S2CPU_o);


--BB1L3 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3 at LCCOMB_X10_Y6_N4
BB1L3 = (BB1L10 & ((BB1_LD_LATCH[0]) # ((HB1_ISTR_O[0] & BB1L2)))) # (!BB1L10 & (HB1_ISTR_O[0] & ((BB1L2))));


--BB1_LD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1] at LCFF_X12_Y6_N9
BB1_LD_LATCH[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[6],  ,  , VCC);


--FB1L1 is registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0 at LCCOMB_X17_Y6_N18
FB1L1 = (FB1L8 & (!ADDR[4] & (A1L116 & !ADDR[2])));


--BB1L4 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4 at LCCOMB_X13_Y6_N12
BB1L4 = (!D1_F2CPUL & (!F1_S2CPU_o & FB1L1));


--BB1L5 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5 at LCCOMB_X12_Y6_N8
BB1L5 = (BB1L10 & ((BB1_LD_LATCH[1]) # ((BB1L4 & GB1_CNTR_O[1])))) # (!BB1L10 & (BB1L4 & ((GB1_CNTR_O[1]))));


--HB1_ISTR_O[1] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1] at LCFF_X14_Y6_N21
HB1_ISTR_O[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2),  ,  ,  , HB1_FF,  ,  , VCC);


--BB1L6 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6 at LCCOMB_X14_Y6_N20
BB1L6 = (BB1L5) # ((BB1L2 & (HB1_ISTR_O[1] & !FB1L1)));


--BB1L7 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7 at LCCOMB_X17_Y7_N10
BB1L7 = (ADDR[2] & (BB1L1 & (A1L116 & !ADDR[4])));


--BB1L8 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8 at LCCOMB_X13_Y6_N22
BB1L8 = (BB1L4 & ((GB1_CNTR_O[2]) # ((FB1L3 & BB1L7)))) # (!BB1L4 & (((FB1L3 & BB1L7))));


--BB1_LD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2] at LCFF_X12_Y6_N13
BB1_LD_LATCH[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[5],  ,  , VCC);


--BB1L9 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~9 at LCCOMB_X12_Y6_N12
BB1L9 = (BB1L8) # ((D1_F2CPUL & (!F1_S2CPU_o & BB1_LD_LATCH[2])));


--BB1_LD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3] at LCFF_X12_Y6_N11
BB1_LD_LATCH[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[4],  ,  , VCC);


--BB1L11 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~10 at LCCOMB_X12_Y6_N10
BB1L11 = (D1_F2CPUL & (BB1_LD_LATCH[3] & !F1_S2CPU_o));


--BB1_LD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4] at LCFF_X13_Y6_N15
BB1_LD_LATCH[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[3],  ,  , VCC);


--BB1L12 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~11 at LCCOMB_X13_Y6_N14
BB1L12 = (BB1L4 & ((GB1_CNTR_O[4]) # ((BB1L10 & BB1_LD_LATCH[4])))) # (!BB1L4 & (BB1L10 & (BB1_LD_LATCH[4])));


--HB1_ISTR_O[4] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4] at LCFF_X14_Y6_N29
HB1_ISTR_O[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2),  ,  ,  , HB1_INT_P,  ,  , VCC);


--BB1L13 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~12 at LCCOMB_X14_Y6_N28
BB1L13 = (BB1L12) # ((BB1L2 & (HB1_ISTR_O[4] & !FB1L1)));


--HB1_ISTR_O[5] is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5] at LCFF_X17_Y6_N27
HB1_ISTR_O[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L2),  ,  ,  , HB1_INT_F,  ,  , VCC);


--BB1_LD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5] at LCFF_X10_Y6_N17
BB1_LD_LATCH[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[2],  ,  , VCC);


--BB1L14 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~13 at LCCOMB_X10_Y6_N16
BB1L14 = (BB1L10 & ((BB1_LD_LATCH[5]) # ((HB1_ISTR_O[5] & BB1L2)))) # (!BB1L10 & (HB1_ISTR_O[5] & ((BB1L2))));


--BB1_LD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6] at LCFF_X10_Y6_N9
BB1_LD_LATCH[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[1],  ,  , VCC);


--BB1L15 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~14 at LCCOMB_X10_Y6_N8
BB1L15 = (BB1L10 & ((BB1_LD_LATCH[6]) # ((HB1_ISTR_O[5] & BB1L2)))) # (!BB1L10 & (HB1_ISTR_O[5] & ((BB1L2))));


--BB1_LD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7] at LCFF_X10_Y6_N1
BB1_LD_LATCH[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P4_q_b[0],  ,  , VCC);


--BB1L16 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~15 at LCCOMB_X10_Y6_N0
BB1L16 = (BB1L10 & ((BB1_LD_LATCH[7]) # ((HB1_ISTR_O[5] & BB1L2)))) # (!BB1L10 & (HB1_ISTR_O[5] & ((BB1L2))));


--CB1_SCSI_DATA_LATCHED[0] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0] at LCFF_X14_Y6_N31
CB1_SCSI_DATA_LATCHED[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU, A1L92,  ,  , VCC);


--BB1_LD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8] at LCFF_X10_Y7_N15
BB1_LD_LATCH[8] = DFFEAS(BB1L52, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L17 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16 at LCCOMB_X14_Y6_N18
BB1L17 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[0])))) # (!F1_S2CPU_o & (BB1_LD_LATCH[8] & ((D1_F2CPUL))));


--BB1L18 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~17 at LCCOMB_X17_Y6_N0
BB1L18 = (BB1L17) # ((BB1L1 & (FB1L1 & GB1_CNTR_O[8])));


--CB1_SCSI_DATA_LATCHED[1] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1] at LCFF_X12_Y7_N31
CB1_SCSI_DATA_LATCHED[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU, A1L94,  ,  , VCC);


--BB1_LD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9] at LCFF_X12_Y7_N25
BB1_LD_LATCH[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[6],  ,  , VCC);


--BB1L19 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~18 at LCCOMB_X12_Y7_N24
BB1L19 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[1])) # (!F1_S2CPU_o & (((BB1_LD_LATCH[9] & D1_F2CPUL))));


--CB1_SCSI_DATA_LATCHED[2] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2] at LCFF_X14_Y6_N13
CB1_SCSI_DATA_LATCHED[2] = DFFEAS(CB1L5, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--BB1_LD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10] at LCFF_X10_Y7_N25
BB1_LD_LATCH[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[5],  ,  , VCC);


--BB1L20 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~19 at LCCOMB_X14_Y6_N0
BB1L20 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[2])))) # (!F1_S2CPU_o & (BB1_LD_LATCH[10] & (D1_F2CPUL)));


--CB1_SCSI_DATA_LATCHED[3] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3] at LCFF_X12_Y7_N21
CB1_SCSI_DATA_LATCHED[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU, A1L98,  ,  , VCC);


--BB1_LD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11] at LCFF_X10_Y7_N11
BB1_LD_LATCH[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[4],  ,  , VCC);


--BB1L21 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~20 at LCCOMB_X12_Y7_N8
BB1L21 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[3])) # (!F1_S2CPU_o & (((BB1_LD_LATCH[11] & D1_F2CPUL))));


--CB1_SCSI_DATA_LATCHED[4] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4] at LCFF_X14_Y6_N25
CB1_SCSI_DATA_LATCHED[4] = DFFEAS(CB1L8, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--BB1_LD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12] at LCFF_X10_Y7_N27
BB1_LD_LATCH[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[3],  ,  , VCC);


--BB1L22 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~21 at LCCOMB_X13_Y6_N0
BB1L22 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[4])))) # (!F1_S2CPU_o & (BB1_LD_LATCH[12] & ((D1_F2CPUL))));


--CB1_SCSI_DATA_LATCHED[5] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5] at LCFF_X14_Y6_N27
CB1_SCSI_DATA_LATCHED[5] = DFFEAS(CB1L10, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--BB1_LD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13] at LCFF_X10_Y7_N17
BB1_LD_LATCH[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[2],  ,  , VCC);


--BB1L23 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~22 at LCCOMB_X14_Y6_N2
BB1L23 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[5])))) # (!F1_S2CPU_o & (BB1_LD_LATCH[13] & (D1_F2CPUL)));


--CB1_SCSI_DATA_LATCHED[6] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6] at LCFF_X14_Y6_N15
CB1_SCSI_DATA_LATCHED[6] = DFFEAS(CB1L12, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU,  ,  ,  ,  );


--BB1_LD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14] at LCFF_X10_Y7_N19
BB1_LD_LATCH[14] = DFFEAS(BB1L59, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L24 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~23 at LCCOMB_X14_Y6_N22
BB1L24 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[6])) # (!F1_S2CPU_o & (((D1_F2CPUL & BB1_LD_LATCH[14]))));


--CB1_SCSI_DATA_LATCHED[7] is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7] at LCFF_X14_Y6_N9
CB1_SCSI_DATA_LATCHED[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(A1L118), F1_S2CPU_o,  , F1_nLS2CPU, A1L106,  ,  , VCC);


--BB1_LD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15] at LCFF_X12_Y7_N19
BB1_LD_LATCH[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L6),  ,  , D1_PAS, P3_q_b[0],  ,  , VCC);


--BB1L25 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~24 at LCCOMB_X13_Y6_N8
BB1L25 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[7])) # (!F1_S2CPU_o & (((BB1_LD_LATCH[15] & D1_F2CPUL))));


--BB1_UD_LATCH[0] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0] at LCFF_X10_Y6_N29
BB1_UD_LATCH[0] = DFFEAS(BB1L78, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--D1_F2CPUH is CPU_SM:u_CPU_SM|F2CPUH at LCFF_X18_Y4_N5
D1_F2CPUH = DFFEAS(R1L28, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--BB1L26 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25 at LCCOMB_X14_Y6_N16
BB1L26 = (BB1_UD_LATCH[0] & (D1_F2CPUH & !F1_S2CPU_o));


--BB1_UD_LATCH[1] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1] at LCFF_X12_Y6_N5
BB1_UD_LATCH[1] = DFFEAS(BB1L79, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L27 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26 at LCCOMB_X14_Y6_N8
BB1L27 = (BB1_UD_LATCH[1] & (!F1_S2CPU_o & D1_F2CPUH));


--BB1_UD_LATCH[2] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2] at LCFF_X12_Y6_N15
BB1_UD_LATCH[2] = DFFEAS(BB1L80, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L28 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~27 at LCCOMB_X13_Y6_N26
BB1L28 = (BB1_UD_LATCH[2] & (D1_F2CPUH & !F1_S2CPU_o));


--BB1_UD_LATCH[3] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3] at LCFF_X12_Y6_N27
BB1_UD_LATCH[3] = DFFEAS(BB1L81, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L29 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~28 at LCCOMB_X14_Y6_N10
BB1L29 = (BB1_UD_LATCH[3] & (D1_F2CPUH & !F1_S2CPU_o));


--BB1_UD_LATCH[4] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4] at LCFF_X10_Y5_N1
BB1_UD_LATCH[4] = DFFEAS(BB1L82, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L30 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~29 at LCCOMB_X14_Y6_N6
BB1L30 = (BB1_UD_LATCH[4] & (D1_F2CPUH & !F1_S2CPU_o));


--BB1_UD_LATCH[5] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5] at LCFF_X10_Y6_N23
BB1_UD_LATCH[5] = DFFEAS(BB1L83, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L31 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~30 at LCCOMB_X18_Y8_N16
BB1L31 = (D1_F2CPUH & (BB1_UD_LATCH[5] & !F1_S2CPU_o));


--BB1_UD_LATCH[6] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6] at LCFF_X10_Y6_N7
BB1_UD_LATCH[6] = DFFEAS(BB1L84, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L32 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~31 at LCCOMB_X18_Y8_N4
BB1L32 = (D1_F2CPUH & (BB1_UD_LATCH[6] & !F1_S2CPU_o));


--BB1_UD_LATCH[7] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7] at LCFF_X10_Y6_N11
BB1_UD_LATCH[7] = DFFEAS(BB1L85, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L33 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~32 at LCCOMB_X18_Y8_N0
BB1L33 = (D1_F2CPUH & (BB1_UD_LATCH[7] & !F1_S2CPU_o));


--BB1_UD_LATCH[8] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8] at LCFF_X10_Y7_N9
BB1_UD_LATCH[8] = DFFEAS(BB1L86, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L34 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~33 at LCCOMB_X13_Y6_N6
BB1L34 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[0])) # (!F1_S2CPU_o & (((BB1_UD_LATCH[8] & D1_F2CPUH))));


--BB1_UD_LATCH[9] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9] at LCFF_X10_Y7_N21
BB1_UD_LATCH[9] = DFFEAS(BB1L87, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L35 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~34 at LCCOMB_X12_Y7_N2
BB1L35 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[1])))) # (!F1_S2CPU_o & (D1_F2CPUH & (BB1_UD_LATCH[9])));


--BB1_UD_LATCH[10] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10] at LCFF_X10_Y7_N3
BB1_UD_LATCH[10] = DFFEAS(BB1L88, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L36 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~35 at LCCOMB_X13_Y6_N20
BB1L36 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[2])) # (!F1_S2CPU_o & (((BB1_UD_LATCH[10] & D1_F2CPUH))));


--BB1_UD_LATCH[11] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11] at LCFF_X10_Y7_N13
BB1_UD_LATCH[11] = DFFEAS(BB1L89, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L37 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~36 at LCCOMB_X12_Y6_N2
BB1L37 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[3])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((BB1_UD_LATCH[11]))));


--BB1_UD_LATCH[12] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12] at LCFF_X10_Y7_N5
BB1_UD_LATCH[12] = DFFEAS(BB1L90, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L38 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~37 at LCCOMB_X13_Y6_N30
BB1L38 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[4])) # (!F1_S2CPU_o & (((BB1_UD_LATCH[12] & D1_F2CPUH))));


--BB1_UD_LATCH[13] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13] at LCFF_X10_Y7_N1
BB1_UD_LATCH[13] = DFFEAS(BB1L91, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L39 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~38 at LCCOMB_X12_Y6_N16
BB1L39 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[5])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((BB1_UD_LATCH[13]))));


--BB1_UD_LATCH[14] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14] at LCFF_X10_Y7_N7
BB1_UD_LATCH[14] = DFFEAS(BB1L92, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L40 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~39 at LCCOMB_X12_Y6_N22
BB1L40 = (F1_S2CPU_o & (((CB1_SCSI_DATA_LATCHED[6])))) # (!F1_S2CPU_o & (D1_F2CPUH & ((BB1_UD_LATCH[14]))));


--BB1_UD_LATCH[15] is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15] at LCFF_X10_Y7_N29
BB1_UD_LATCH[15] = DFFEAS(BB1L93, GLOBAL(Y1L6),  ,  , D1_PAS,  ,  ,  ,  );


--BB1L41 is datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~40 at LCCOMB_X13_Y6_N16
BB1L41 = (F1_S2CPU_o & (CB1_SCSI_DATA_LATCHED[7])) # (!F1_S2CPU_o & (((BB1_UD_LATCH[15] & D1_F2CPUH))));


--D1_DIEH is CPU_SM:u_CPU_SM|DIEH at LCFF_X18_Y5_N7
D1_DIEH = DFFEAS(R1L10, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--CB1L14 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0 at LCCOMB_X12_Y8_N22
CB1L14 = (ADDR[3] & (A1L44 & (D1_DIEH))) # (!ADDR[3] & (((A1L12))));


--F1_CPU2S_o is SCSI_SM:u_SCSI_SM|CPU2S_o at LCFF_X19_Y7_N1
F1_CPU2S_o = DFFEAS(Z1L24, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--F1_F2S_o is SCSI_SM:u_SCSI_SM|F2S_o at LCFF_X15_Y7_N27
F1_F2S_o = DFFEAS(Z1_WideOr22, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--CB1L15 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~1 at LCCOMB_X10_Y6_N24
CB1L15 = (K1_BO1 & (((K1_BO0)))) # (!K1_BO1 & ((K1_BO0 & ((P3_q_b[7]))) # (!K1_BO0 & (P1_q_b[7]))));


--CB1L16 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~2 at LCCOMB_X10_Y6_N30
CB1L16 = (CB1L15 & (((P4_q_b[7])) # (!K1_BO1))) # (!CB1L15 & (K1_BO1 & ((P2_q_b[7]))));


--CB1L17 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~3 at LCCOMB_X9_Y6_N16
CB1L17 = (F1_F2S_o & (CB1L16 & ((!F1_CPU2S_o)))) # (!F1_F2S_o & (((CB1L14 & F1_CPU2S_o))));


--CB1L18 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4 at LCCOMB_X12_Y7_N10
CB1L18 = (ADDR[3] & (D1_DIEH & ((A1L46)))) # (!ADDR[3] & (((A1L14))));


--CB1L19 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~5 at LCCOMB_X12_Y7_N12
CB1L19 = (K1_BO0 & (((P3_q_b[6]) # (K1_BO1)))) # (!K1_BO0 & (P1_q_b[6] & ((!K1_BO1))));


--CB1L20 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~6 at LCCOMB_X12_Y6_N28
CB1L20 = (CB1L19 & (((P4_q_b[6]) # (!K1_BO1)))) # (!CB1L19 & (P2_q_b[6] & ((K1_BO1))));


--CB1L21 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~7 at LCCOMB_X9_Y6_N4
CB1L21 = (F1_F2S_o & (((CB1L20 & !F1_CPU2S_o)))) # (!F1_F2S_o & (CB1L18 & ((F1_CPU2S_o))));


--CB1L22 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8 at LCCOMB_X13_Y8_N24
CB1L22 = (ADDR[3] & (D1_DIEH & ((A1L48)))) # (!ADDR[3] & (((A1L16))));


--CB1L23 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~9 at LCCOMB_X10_Y7_N24
CB1L23 = (K1_BO0 & ((K1_BO1) # ((P3_q_b[5])))) # (!K1_BO0 & (!K1_BO1 & ((P1_q_b[5]))));


--CB1L24 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~10 at LCCOMB_X12_Y6_N18
CB1L24 = (CB1L23 & (((P4_q_b[5]) # (!K1_BO1)))) # (!CB1L23 & (P2_q_b[5] & ((K1_BO1))));


--CB1L25 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~11 at LCCOMB_X13_Y6_N4
CB1L25 = (F1_CPU2S_o & (CB1L22 & (!F1_F2S_o))) # (!F1_CPU2S_o & (((F1_F2S_o & CB1L24))));


--CB1L26 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12 at LCCOMB_X12_Y8_N30
CB1L26 = (ADDR[3] & (A1L50 & (D1_DIEH))) # (!ADDR[3] & (((A1L18))));


--CB1L27 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~13 at LCCOMB_X10_Y7_N10
CB1L27 = (K1_BO0 & (((P3_q_b[4]) # (K1_BO1)))) # (!K1_BO0 & (P1_q_b[4] & ((!K1_BO1))));


--CB1L28 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~14 at LCCOMB_X12_Y6_N30
CB1L28 = (CB1L27 & (((P4_q_b[4]) # (!K1_BO1)))) # (!CB1L27 & (P2_q_b[4] & ((K1_BO1))));


--CB1L29 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~15 at LCCOMB_X12_Y6_N24
CB1L29 = (F1_F2S_o & (((!F1_CPU2S_o & CB1L28)))) # (!F1_F2S_o & (CB1L26 & (F1_CPU2S_o)));


--CB1L30 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16 at LCCOMB_X13_Y8_N28
CB1L30 = (ADDR[3] & (D1_DIEH & ((A1L52)))) # (!ADDR[3] & (((A1L20))));


--CB1L31 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~17 at LCCOMB_X10_Y7_N26
CB1L31 = (K1_BO0 & ((K1_BO1) # ((P3_q_b[3])))) # (!K1_BO0 & (!K1_BO1 & ((P1_q_b[3]))));


--CB1L32 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~18 at LCCOMB_X10_Y5_N10
CB1L32 = (K1_BO1 & ((CB1L31 & ((P4_q_b[3]))) # (!CB1L31 & (P2_q_b[3])))) # (!K1_BO1 & (CB1L31));


--CB1L33 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~19 at LCCOMB_X9_Y6_N22
CB1L33 = (F1_F2S_o & (((CB1L32 & !F1_CPU2S_o)))) # (!F1_F2S_o & (CB1L30 & ((F1_CPU2S_o))));


--CB1L34 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20 at LCCOMB_X12_Y8_N24
CB1L34 = (ADDR[3] & (A1L54 & (D1_DIEH))) # (!ADDR[3] & (((A1L22))));


--CB1L35 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~21 at LCCOMB_X10_Y7_N16
CB1L35 = (K1_BO0 & ((K1_BO1) # ((P3_q_b[2])))) # (!K1_BO0 & (!K1_BO1 & ((P1_q_b[2]))));


--CB1L36 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~22 at LCCOMB_X10_Y5_N4
CB1L36 = (CB1L35 & ((P4_q_b[2]) # ((!K1_BO1)))) # (!CB1L35 & (((P2_q_b[2] & K1_BO1))));


--CB1L37 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~23 at LCCOMB_X12_Y6_N20
CB1L37 = (F1_CPU2S_o & (CB1L34 & ((!F1_F2S_o)))) # (!F1_CPU2S_o & (((CB1L36 & F1_F2S_o))));


--CB1L38 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24 at LCCOMB_X10_Y8_N24
CB1L38 = (ADDR[3] & (((A1L56 & D1_DIEH)))) # (!ADDR[3] & (A1L24));


--CB1L39 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~25 at LCCOMB_X10_Y7_N22
CB1L39 = (K1_BO0 & ((K1_BO1) # ((P3_q_b[1])))) # (!K1_BO0 & (!K1_BO1 & (P1_q_b[1])));


--CB1L40 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~26 at LCCOMB_X10_Y6_N26
CB1L40 = (CB1L39 & (((P4_q_b[1]) # (!K1_BO1)))) # (!CB1L39 & (P2_q_b[1] & ((K1_BO1))));


--CB1L41 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~27 at LCCOMB_X9_Y6_N10
CB1L41 = (F1_F2S_o & (((CB1L40 & !F1_CPU2S_o)))) # (!F1_F2S_o & (CB1L38 & ((F1_CPU2S_o))));


--CB1L42 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28 at LCCOMB_X10_Y8_N28
CB1L42 = (ADDR[3] & (D1_DIEH & (A1L58))) # (!ADDR[3] & (((A1L26))));


--CB1L43 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~29 at LCCOMB_X10_Y6_N14
CB1L43 = (K1_BO1 & (((K1_BO0)))) # (!K1_BO1 & ((K1_BO0 & (P3_q_b[0])) # (!K1_BO0 & ((P1_q_b[0])))));


--CB1L44 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~30 at LCCOMB_X10_Y6_N2
CB1L44 = (K1_BO1 & ((CB1L43 & (P4_q_b[0])) # (!CB1L43 & ((P2_q_b[0]))))) # (!K1_BO1 & (((CB1L43))));


--CB1L45 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~31 at LCCOMB_X10_Y7_N30
CB1L45 = (F1_CPU2S_o & (((CB1L42 & !F1_F2S_o)))) # (!F1_CPU2S_o & (CB1L44 & ((F1_F2S_o))));


--H1L2 is registers:u_registers|A1~0 at LCCOMB_X17_Y6_N20
H1L2 = (FB1_h_0C & ((A1L116 & (H1_A1)) # (!A1L116 & ((A1L62))))) # (!FB1_h_0C & (((H1_A1))));


--Z1_INCBO is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO at LCCOMB_X14_Y5_N4
Z1_INCBO = (Z1_state_reg.s12) # (Z1_state_reg.s1);


--L1L35 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0 at LCCOMB_X18_Y6_N2
L1L35 = (D1_INCFIFO & ((L1_UP[6]) # (L1_DOWN[0])));


--L1L36 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1 at LCCOMB_X18_Y6_N4
L1L36 = (D1_INCFIFO) # ((D1_DECFIFO & ((!L1L20) # (!L1L21))));


--L1L37 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2 at LCCOMB_X18_Y6_N6
L1L37 = (D1_INCFIFO & ((L1_DOWN[1]) # (L1_UP[5])));


--L1L38 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3 at LCCOMB_X18_Y6_N8
L1L38 = (D1_INCFIFO & ((L1_DOWN[2]) # (L1_UP[4])));


--L1L39 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4 at LCCOMB_X18_Y6_N18
L1L39 = (D1_INCFIFO & ((L1_UP[3]) # (L1_DOWN[3])));


--L1L40 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5 at LCCOMB_X18_Y6_N14
L1L40 = (D1_INCFIFO & ((L1_DOWN[4]) # (L1_UP[2])));


--L1L41 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6 at LCCOMB_X18_Y6_N10
L1L41 = (D1_INCFIFO & ((L1_DOWN[5]) # (L1_UP[1])));


--L1L42 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7 at LCCOMB_X18_Y6_N28
L1L42 = (D1_INCFIFO & ((L1_DOWN[6]) # (L1_UP[0])));


--L1L15 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~0 at LCCOMB_X19_Y6_N2
L1L15 = (D1_DECFIFO & ((L1_UP[1]) # ((L1_DOWN[5])))) # (!D1_DECFIFO & (((L1_DOWN[6]))));


--L1L13 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]~1 at LCCOMB_X20_Y6_N8
L1L13 = (D1_DECFIFO & ((L1_DOWN[4]) # ((L1_UP[2])))) # (!D1_DECFIFO & (((L1_DOWN[5]))));


--L1L11 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~2 at LCCOMB_X20_Y6_N26
L1L11 = (D1_DECFIFO & ((L1_DOWN[3]) # ((L1_UP[3])))) # (!D1_DECFIFO & (((L1_DOWN[4]))));


--L1L9 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~3 at LCCOMB_X20_Y6_N20
L1L9 = (D1_DECFIFO & ((L1_DOWN[2]) # ((L1_UP[4])))) # (!D1_DECFIFO & (((L1_DOWN[3]))));


--L1L7 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~4 at LCCOMB_X20_Y6_N28
L1L7 = (D1_DECFIFO & ((L1_UP[5]) # ((L1_DOWN[1])))) # (!D1_DECFIFO & (((L1_DOWN[2]))));


--L1L5 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~5 at LCCOMB_X19_Y6_N28
L1L5 = (D1_DECFIFO & ((L1_UP[6]) # ((L1_DOWN[0])))) # (!D1_DECFIFO & (((L1_DOWN[1]))));


--L1L3 is fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~6 at LCCOMB_X19_Y6_N30
L1L3 = (D1_DECFIFO & ((L1_UP[7]))) # (!D1_DECFIFO & (L1_DOWN[0]));


--Q1L3 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~26 at LCCOMB_X20_Y5_N12
Q1L3 = (!L1_FIFOEMPTY & (!L1_FIFOFULL & (D1_FLUSHFIFO & !D1L25)));


--R1L73 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1 at LCCOMB_X20_Y5_N0
R1L73 = (Q1L28) # ((R1L72) # ((Q1L2 & Q1L3)));


--GB1L11 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5 at LCCOMB_X17_Y7_N24
GB1L11 = (GB1_CNTR_O[8] & (((!ADDR[5]) # (!GB1L10)) # (!FB1L5)));


--GB1L12 is registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6 at LCCOMB_X17_Y7_N20
GB1L12 = (GB1L11) # ((ADDR[4] & (!ADDR[2] & FB1L3)));


--Z1L2 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0 at LCCOMB_X20_Y6_N22
Z1L2 = (Z1_state_reg.s1 & (K1_BO1 & K1_BO0));


--R1L33 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0 at LCCOMB_X20_Y6_N10
R1L33 = (R1L14 & (((D1_STATE[1]) # (!_BERR)) # (!A1L132)));


--R1L34 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1 at LCCOMB_X19_Y6_N6
R1L34 = (_STERM & (((R1L33 & W1L1)))) # (!_STERM & (((R1L33 & W1L1)) # (!W1L11)));


--R1L37 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2 at LCCOMB_X19_Y6_N14
R1L37 = (R1L35) # (((!R1L34 & F1_RIFIFO_o)) # (!R1L36));


--R1L7 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0 at LCCOMB_X19_Y6_N24
R1L7 = (R1L34) # ((F1_RDFIFO_o & (!R1L35 & R1L36)));


--Z1L3 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0 at LCCOMB_X20_Y6_N14
Z1L3 = (K1_BO0 & (Z1_state_reg.s12 & K1_BO1));


--Z1_state_reg.s22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s22 at LCFF_X19_Y7_N17
Z1_state_reg.s22 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s6,  ,  , VCC);


--Z1L13 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0 at LCCOMB_X20_Y7_N16
Z1L13 = (Z1_state_reg.s22) # ((F1_CDSACK_ & Z1_state_reg.s14));


--Z1_state_reg.s9 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s9 at LCFF_X19_Y7_N15
Z1_state_reg.s9 = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Y1L4), F1_CRESET_,  ,  , Z1_state_reg.s19,  ,  , VCC);


--Z1L16 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector19~0 at LCCOMB_X20_Y7_N30
Z1L16 = (Z1_state_reg.s9) # ((F1_CDSACK_ & Z1_state_reg.s25));


--D1_PAS is CPU_SM:u_CPU_SM|PAS at LCFF_X10_Y6_N21
D1_PAS = DFFEAS(R1L44, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--D1_PDS is CPU_SM:u_CPU_SM|PDS at LCFF_X21_Y5_N25
D1_PDS = DFFEAS(R1L43, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--JB1_TERM_COUNTER[2] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2] at LCFF_X21_Y7_N1
JB1_TERM_COUNTER[2] = DFFEAS(JB1L9, !GLOBAL(Y1L2),  ,  ,  ,  ,  ,  ,  );


--JB1_TERM_COUNTER[0] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0] at LCFF_X21_Y7_N13
JB1_TERM_COUNTER[0] = DFFEAS(JB1L10, !GLOBAL(Y1L2),  ,  ,  ,  ,  ,  ,  );


--JB1_TERM_COUNTER[1] is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1] at LCFF_X21_Y7_N11
JB1_TERM_COUNTER[1] = DFFEAS(JB1L11, !GLOBAL(Y1L2),  ,  ,  ,  ,  ,  ,  );


--JB1L4 is registers:u_registers|registers_term:u_registers_term|REG_DSK_~0 at LCCOMB_X21_Y7_N2
JB1L4 = (JB1_REG_DSK_) # ((JB1_TERM_COUNTER[1] & (!JB1_TERM_COUNTER[2] & JB1_TERM_COUNTER[0])));


--F1L24 is SCSI_SM:u_SCSI_SM|nLS2CPU~0 at LCCOMB_X18_Y7_N0
F1L24 = (Z1_state_reg.s19) # ((F1_nLS2CPU) # (Z1_state_reg.s6));


--HB1_FE is registers:u_registers|registers_istr:u_registers_istr|FE at LCFF_X17_Y6_N31
HB1_FE = DFFEAS(HB1L2, !GLOBAL(Y1L2), Y1__locked,  , HB1L7,  ,  ,  ,  );


--R1L25 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0 at LCCOMB_X21_Y5_N16
R1L25 = (D1_DSACK_LATCHED_[1] & (((DSK1_IN_)))) # (!D1_DSACK_LATCHED_[1] & ((D1_DSACK_LATCHED_[0] & (DSK1_IN_)) # (!D1_DSACK_LATCHED_[0] & ((_STERM)))));


--R1L29 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0 at LCCOMB_X18_Y4_N28
R1L29 = (R1L17) # ((R1L19) # ((R1L38 & R1L25)));


--R1L30 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1 at LCCOMB_X18_Y4_N12
R1L30 = (R1L14) # ((R1L59 & !D1_STATE[3]));


--R1L42 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0 at LCCOMB_X19_Y5_N18
R1L42 = (R1L56 & (U1L1 & ((!L1_FIFOEMPTY) # (!Q1L26))));


--R1L31 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2 at LCCOMB_X18_Y4_N16
R1L31 = (!Q1L10 & (R1L42 & ((!_STERM) # (!R1L13))));


--R1L32 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3 at LCCOMB_X18_Y4_N24
R1L32 = ((R1L29) # ((R1L30 & !_STERM))) # (!R1L31);


--Z1L22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector26~0 at LCCOMB_X19_Y7_N6
Z1L22 = (Z1_state_reg.s25) # ((Z1L21) # ((Z1_state_reg.s9) # (!Z1L19)));


--HB1_FF is registers:u_registers|registers_istr:u_registers_istr|FF at LCFF_X17_Y6_N7
HB1_FF = DFFEAS(HB1L4, !GLOBAL(Y1L2), Y1__locked,  , HB1L7,  ,  ,  ,  );


--HB1_INT_P is registers:u_registers|registers_istr:u_registers_istr|INT_P at LCFF_X17_Y6_N9
HB1_INT_P = DFFEAS(HB1L11, !GLOBAL(Y1L2), Y1__locked,  , HB1L7,  ,  ,  ,  );


--HB1_INT_F is registers:u_registers|registers_istr:u_registers_istr|INT_F at LCFF_X17_Y6_N25
HB1_INT_F = DFFEAS(HB1L8, !GLOBAL(Y1L2), Y1__locked,  , HB1L7,  ,  ,  ,  );


--D1_BRIDGEOUT is CPU_SM:u_CPU_SM|BRIDGEOUT at LCFF_X10_Y6_N13
D1_BRIDGEOUT = DFFEAS(R1L6, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--BB1L78 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0 at LCCOMB_X10_Y6_N28
BB1L78 = (D1_BRIDGEOUT & (P4_q_b[7])) # (!D1_BRIDGEOUT & ((P2_q_b[7])));


--R1L24 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0 at LCCOMB_X18_Y4_N0
R1L24 = (D1_STATE[0] & (!D1_STATE[3] & (D1_STATE[1] $ (!D1_STATE[2]))));


--R1L26 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1 at LCCOMB_X18_Y4_N26
R1L26 = (R1L24 & (R1L25 & !D1_STATE[4]));


--R1L27 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2 at LCCOMB_X18_Y4_N2
R1L27 = (D1_STATE[3] & (((!D1_STATE[1] & R1L14)))) # (!D1_STATE[3] & ((R1L59) # ((!D1_STATE[1] & R1L14))));


--R1L28 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~3 at LCCOMB_X18_Y4_N4
R1L28 = ((R1L26) # ((!_STERM & R1L27))) # (!R1L31);


--BB1L79 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1 at LCCOMB_X12_Y6_N4
BB1L79 = (D1_BRIDGEOUT & (P4_q_b[6])) # (!D1_BRIDGEOUT & ((P2_q_b[6])));


--BB1L80 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2 at LCCOMB_X12_Y6_N14
BB1L80 = (D1_BRIDGEOUT & (P4_q_b[5])) # (!D1_BRIDGEOUT & ((P2_q_b[5])));


--BB1L81 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3 at LCCOMB_X12_Y6_N26
BB1L81 = (D1_BRIDGEOUT & (P4_q_b[4])) # (!D1_BRIDGEOUT & ((P2_q_b[4])));


--BB1L82 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4 at LCCOMB_X10_Y5_N0
BB1L82 = (D1_BRIDGEOUT & ((P4_q_b[3]))) # (!D1_BRIDGEOUT & (P2_q_b[3]));


--BB1L83 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5 at LCCOMB_X10_Y6_N22
BB1L83 = (D1_BRIDGEOUT & (P4_q_b[2])) # (!D1_BRIDGEOUT & ((P2_q_b[2])));


--BB1L84 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6 at LCCOMB_X10_Y6_N6
BB1L84 = (D1_BRIDGEOUT & (P4_q_b[1])) # (!D1_BRIDGEOUT & ((P2_q_b[1])));


--BB1L85 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7 at LCCOMB_X10_Y6_N10
BB1L85 = (D1_BRIDGEOUT & (P4_q_b[0])) # (!D1_BRIDGEOUT & ((P2_q_b[0])));


--BB1L86 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8 at LCCOMB_X10_Y7_N8
BB1L86 = (D1_BRIDGEOUT & (P3_q_b[7])) # (!D1_BRIDGEOUT & ((P1_q_b[7])));


--BB1L87 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9 at LCCOMB_X10_Y7_N20
BB1L87 = (D1_BRIDGEOUT & (P3_q_b[6])) # (!D1_BRIDGEOUT & ((P1_q_b[6])));


--BB1L88 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10 at LCCOMB_X10_Y7_N2
BB1L88 = (D1_BRIDGEOUT & (P3_q_b[5])) # (!D1_BRIDGEOUT & ((P1_q_b[5])));


--BB1L89 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11 at LCCOMB_X10_Y7_N12
BB1L89 = (D1_BRIDGEOUT & (P3_q_b[4])) # (!D1_BRIDGEOUT & ((P1_q_b[4])));


--BB1L90 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12 at LCCOMB_X10_Y7_N4
BB1L90 = (D1_BRIDGEOUT & (P3_q_b[3])) # (!D1_BRIDGEOUT & ((P1_q_b[3])));


--BB1L91 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13 at LCCOMB_X10_Y7_N0
BB1L91 = (D1_BRIDGEOUT & (P3_q_b[2])) # (!D1_BRIDGEOUT & ((P1_q_b[2])));


--BB1L92 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14 at LCCOMB_X10_Y7_N6
BB1L92 = (D1_BRIDGEOUT & (P3_q_b[1])) # (!D1_BRIDGEOUT & ((P1_q_b[1])));


--BB1L93 is datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15 at LCCOMB_X10_Y7_N28
BB1L93 = (D1_BRIDGEOUT & ((P3_q_b[0]))) # (!D1_BRIDGEOUT & (P1_q_b[0]));


--R1L8 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0 at LCCOMB_X21_Y5_N26
R1L8 = (Q1L20) # ((R1L48) # ((Q1L14 & R1L12)));


--R1L9 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0 at LCCOMB_X21_Y5_N22
R1L9 = (_STERM & (((!R1L8)))) # (!_STERM & (R1L47 & ((!Q1L13))));


--R1L50 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1 at LCCOMB_X18_Y5_N18
R1L50 = (R1L45 & (!Q1L19 & (!Q1L23 & !Q1L25)));


--R1L10 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1 at LCCOMB_X18_Y5_N6
R1L10 = (Q1L15) # (((T1L5) # (!R1L9)) # (!R1L50));


--Z1L24 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector28~0 at LCCOMB_X19_Y7_N0
Z1L24 = (Z1_state_reg.s6) # ((Z1_state_reg.s17) # ((Z1L15) # (Z1_state_reg.s26)));


--Z1_WideOr22 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22 at LCCOMB_X15_Y7_N26
Z1_WideOr22 = (Z1_state_reg.s18) # ((Z1_state_reg.s2) # ((Z1_state_reg.s1) # (Z1_state_reg.s28)));


--LLW is LLW at LCFF_X13_Y5_N31
LLW = DFFEAS(A1L86, !GLOBAL(A1L118),  ,  ,  ,  ,  ,  ,  );


--N1_LLWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS at LCCOMB_X14_Y5_N24
N1_LLWS = (LLW) # ((F1_RE_o & (F1_DACK_o & EB1L1)));


--D1_BRIDGEIN is CPU_SM:u_CPU_SM|BRIDGEIN at LCFF_X18_Y5_N21
D1_BRIDGEIN = DFFEAS(R1_nBRIDGEIN_d, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--AB1_UD_LATCH[0] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0] at LCFF_X12_Y8_N15
AB1_UD_LATCH[0] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L44,  ,  , VCC);


--D1_DIEL is CPU_SM:u_CPU_SM|DIEL at LCFF_X18_Y5_N17
D1_DIEL = DFFEAS(R1L11, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--G1_bDIEL is datapath:u_datapath|bDIEL at LCCOMB_X10_Y8_N20
G1_bDIEL = (D1_DIEL) # (F1_CPU2S_o);


--AB1L1 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0 at LCCOMB_X12_Y8_N14
AB1L1 = (G1_bDIEL & (((A1L12)))) # (!G1_bDIEL & (D1_BRIDGEIN & (AB1_UD_LATCH[0])));


--F1_S2F_o is SCSI_SM:u_SCSI_SM|S2F_o at LCFF_X14_Y7_N9
F1_S2F_o = DFFEAS(Z1L23, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--G1L3 is datapath:u_datapath|FIFO_ID[0]~0 at LCCOMB_X10_Y6_N18
G1L3 = (F1_S2F_o & (A1L92)) # (!F1_S2F_o & ((AB1L1)));


--M1_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0] at LCFF_X14_Y5_N17
M1_COUNT[0] = DFFEAS(M1L3, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--M1_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1] at LCFF_X14_Y5_N15
M1_COUNT[1] = DFFEAS(M1L5, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--M1_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2] at LCFF_X14_Y5_N1
M1_COUNT[2] = DFFEAS(M1L8, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--M2_COUNT[0] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0] at LCFF_X14_Y5_N31
M2_COUNT[0] = DFFEAS(M2L3, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--M2_COUNT[1] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1] at LCFF_X14_Y5_N19
M2_COUNT[1] = DFFEAS(M2L5, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--M2_COUNT[2] is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2] at LCFF_X14_Y5_N21
M2_COUNT[2] = DFFEAS(M2L8, GLOBAL(Y1L6), Y1__locked,  ,  ,  ,  ,  ,  );


--LHW is LHW at LCFF_X13_Y5_N25
LHW = DFFEAS(A1L84, !GLOBAL(A1L118),  ,  ,  ,  ,  ,  ,  );


--N1L2 is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0 at LCCOMB_X13_Y5_N14
N1L2 = (F1_RE_o & F1_DACK_o);


--N1_UMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS at LCCOMB_X12_Y5_N10
N1_UMWS = (LHW) # ((K1_BO0 & (N1L2 & !K1_BO1)));


--G1L27 is datapath:u_datapath|FIFO_ID[16]~1 at LCCOMB_X12_Y8_N8
G1L27 = (F1_S2F_o & (((A1L92)))) # (!F1_S2F_o & (A1L44 & (D1_DIEH)));


--N1_LMWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS at LCCOMB_X12_Y5_N24
N1_LMWS = (LLW) # ((!K1_BO0 & (N1L2 & K1_BO1)));


--G1L11 is datapath:u_datapath|FIFO_ID[8]~2 at LCCOMB_X12_Y8_N12
G1L11 = (F1_S2F_o & (A1L92)) # (!F1_S2F_o & (((G1_bDIEL & A1L28))));


--AB1_UD_LATCH[8] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8] at LCFF_X12_Y8_N7
AB1_UD_LATCH[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L60,  ,  , VCC);


--AB1L8 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~1 at LCCOMB_X10_Y8_N8
AB1L8 = (!D1_DIEL & (D1_BRIDGEIN & !F1_CPU2S_o));


--G1L12 is datapath:u_datapath|FIFO_ID[8]~3 at LCCOMB_X12_Y8_N6
G1L12 = (G1L11) # ((!F1_S2F_o & (AB1L8 & AB1_UD_LATCH[8])));


--N1_UUWS is fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS at LCCOMB_X12_Y5_N8
N1_UUWS = (LHW) # ((!K1_BO0 & (N1L2 & !K1_BO1)));


--G1L35 is datapath:u_datapath|FIFO_ID[24]~4 at LCCOMB_X12_Y8_N0
G1L35 = (F1_S2F_o & (((A1L92)))) # (!F1_S2F_o & (A1L60 & (D1_DIEH)));


--AB1_UD_LATCH[1] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1] at LCFF_X13_Y8_N19
AB1_UD_LATCH[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L46,  ,  , VCC);


--AB1L2 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2 at LCCOMB_X13_Y8_N18
AB1L2 = (G1_bDIEL & (A1L14)) # (!G1_bDIEL & (((AB1_UD_LATCH[1] & D1_BRIDGEIN))));


--G1L4 is datapath:u_datapath|FIFO_ID[1]~5 at LCCOMB_X12_Y7_N14
G1L4 = (F1_S2F_o & (A1L94)) # (!F1_S2F_o & ((AB1L2)));


--G1L28 is datapath:u_datapath|FIFO_ID[17]~6 at LCCOMB_X12_Y7_N16
G1L28 = (F1_S2F_o & (((A1L94)))) # (!F1_S2F_o & (D1_DIEH & ((A1L46))));


--G1L13 is datapath:u_datapath|FIFO_ID[9]~7 at LCCOMB_X12_Y7_N22
G1L13 = (F1_S2F_o & (((A1L94)))) # (!F1_S2F_o & (A1L30 & (G1_bDIEL)));


--AB1_UD_LATCH[9] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9] at LCFF_X13_Y8_N17
AB1_UD_LATCH[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L62,  ,  , VCC);


--G1L14 is datapath:u_datapath|FIFO_ID[9]~8 at LCCOMB_X13_Y8_N16
G1L14 = (G1L13) # ((!F1_S2F_o & (AB1_UD_LATCH[9] & AB1L8)));


--G1L36 is datapath:u_datapath|FIFO_ID[25]~9 at LCCOMB_X12_Y7_N26
G1L36 = (F1_S2F_o & (((A1L94)))) # (!F1_S2F_o & (A1L62 & ((D1_DIEH))));


--AB1_UD_LATCH[2] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2] at LCFF_X13_Y8_N1
AB1_UD_LATCH[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L48,  ,  , VCC);


--AB1L3 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~3 at LCCOMB_X13_Y8_N0
AB1L3 = (G1_bDIEL & (A1L16)) # (!G1_bDIEL & (((AB1_UD_LATCH[2] & D1_BRIDGEIN))));


--G1L5 is datapath:u_datapath|FIFO_ID[2]~10 at LCCOMB_X13_Y8_N20
G1L5 = (F1_S2F_o & (A1L96)) # (!F1_S2F_o & ((AB1L3)));


--G1L29 is datapath:u_datapath|FIFO_ID[18]~11 at LCCOMB_X13_Y8_N12
G1L29 = (F1_S2F_o & (A1L96)) # (!F1_S2F_o & (((A1L48 & D1_DIEH))));


--G1L15 is datapath:u_datapath|FIFO_ID[10]~12 at LCCOMB_X13_Y8_N2
G1L15 = (F1_S2F_o & (A1L96)) # (!F1_S2F_o & (((G1_bDIEL & A1L32))));


--AB1_UD_LATCH[10] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10] at LCFF_X13_Y8_N23
AB1_UD_LATCH[10] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L64,  ,  , VCC);


--G1L16 is datapath:u_datapath|FIFO_ID[10]~13 at LCCOMB_X13_Y8_N22
G1L16 = (G1L15) # ((!F1_S2F_o & (AB1_UD_LATCH[10] & AB1L8)));


--G1L37 is datapath:u_datapath|FIFO_ID[26]~14 at LCCOMB_X13_Y8_N10
G1L37 = (F1_S2F_o & (A1L96)) # (!F1_S2F_o & (((A1L64 & D1_DIEH))));


--AB1_UD_LATCH[3] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3] at LCFF_X12_Y8_N29
AB1_UD_LATCH[3] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L50,  ,  , VCC);


--AB1L4 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~4 at LCCOMB_X12_Y8_N28
AB1L4 = (G1_bDIEL & (((A1L18)))) # (!G1_bDIEL & (D1_BRIDGEIN & (AB1_UD_LATCH[3])));


--G1L6 is datapath:u_datapath|FIFO_ID[3]~15 at LCCOMB_X12_Y7_N4
G1L6 = (F1_S2F_o & (A1L98)) # (!F1_S2F_o & ((AB1L4)));


--G1L30 is datapath:u_datapath|FIFO_ID[19]~16 at LCCOMB_X12_Y7_N28
G1L30 = (F1_S2F_o & (((A1L98)))) # (!F1_S2F_o & (D1_DIEH & ((A1L50))));


--G1L17 is datapath:u_datapath|FIFO_ID[11]~17 at LCCOMB_X12_Y7_N0
G1L17 = (F1_S2F_o & (A1L98)) # (!F1_S2F_o & (((G1_bDIEL & A1L34))));


--AB1_UD_LATCH[11] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11] at LCFF_X12_Y8_N17
AB1_UD_LATCH[11] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L66,  ,  , VCC);


--G1L18 is datapath:u_datapath|FIFO_ID[11]~18 at LCCOMB_X12_Y8_N16
G1L18 = (G1L17) # ((!F1_S2F_o & (AB1L8 & AB1_UD_LATCH[11])));


--G1L38 is datapath:u_datapath|FIFO_ID[27]~19 at LCCOMB_X12_Y7_N6
G1L38 = (F1_S2F_o & (((A1L98)))) # (!F1_S2F_o & (A1L66 & ((D1_DIEH))));


--AB1_UD_LATCH[4] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4] at LCFF_X13_Y8_N15
AB1_UD_LATCH[4] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L52,  ,  , VCC);


--AB1L5 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~5 at LCCOMB_X13_Y8_N14
AB1L5 = (G1_bDIEL & (A1L20)) # (!G1_bDIEL & (((AB1_UD_LATCH[4] & D1_BRIDGEIN))));


--G1L7 is datapath:u_datapath|FIFO_ID[4]~20 at LCCOMB_X13_Y8_N4
G1L7 = (F1_S2F_o & (A1L100)) # (!F1_S2F_o & ((AB1L5)));


--G1L31 is datapath:u_datapath|FIFO_ID[20]~21 at LCCOMB_X13_Y8_N30
G1L31 = (F1_S2F_o & (A1L100)) # (!F1_S2F_o & (((A1L52 & D1_DIEH))));


--G1L19 is datapath:u_datapath|FIFO_ID[12]~22 at LCCOMB_X13_Y8_N26
G1L19 = (F1_S2F_o & (((A1L100)))) # (!F1_S2F_o & (A1L36 & (G1_bDIEL)));


--AB1_UD_LATCH[12] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12] at LCFF_X13_Y8_N7
AB1_UD_LATCH[12] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L68,  ,  , VCC);


--G1L20 is datapath:u_datapath|FIFO_ID[12]~23 at LCCOMB_X13_Y8_N6
G1L20 = (G1L19) # ((!F1_S2F_o & (AB1_UD_LATCH[12] & AB1L8)));


--G1L39 is datapath:u_datapath|FIFO_ID[28]~24 at LCCOMB_X13_Y8_N8
G1L39 = (F1_S2F_o & (A1L100)) # (!F1_S2F_o & (((A1L68 & D1_DIEH))));


--AB1_UD_LATCH[5] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5] at LCFF_X12_Y8_N11
AB1_UD_LATCH[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L54,  ,  , VCC);


--AB1L6 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~6 at LCCOMB_X12_Y8_N10
AB1L6 = (G1_bDIEL & (((A1L22)))) # (!G1_bDIEL & (D1_BRIDGEIN & (AB1_UD_LATCH[5])));


--G1L8 is datapath:u_datapath|FIFO_ID[5]~25 at LCCOMB_X12_Y8_N20
G1L8 = (F1_S2F_o & (A1L102)) # (!F1_S2F_o & ((AB1L6)));


--G1L32 is datapath:u_datapath|FIFO_ID[21]~26 at LCCOMB_X12_Y8_N18
G1L32 = (F1_S2F_o & (((A1L102)))) # (!F1_S2F_o & (D1_DIEH & (A1L54)));


--G1L21 is datapath:u_datapath|FIFO_ID[13]~27 at LCCOMB_X12_Y8_N26
G1L21 = (F1_S2F_o & (((A1L102)))) # (!F1_S2F_o & (G1_bDIEL & (A1L38)));


--AB1_UD_LATCH[13] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13] at LCFF_X12_Y8_N3
AB1_UD_LATCH[13] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L70,  ,  , VCC);


--G1L22 is datapath:u_datapath|FIFO_ID[13]~28 at LCCOMB_X12_Y8_N2
G1L22 = (G1L21) # ((!F1_S2F_o & (AB1L8 & AB1_UD_LATCH[13])));


--G1L40 is datapath:u_datapath|FIFO_ID[29]~29 at LCCOMB_X12_Y8_N4
G1L40 = (F1_S2F_o & (((A1L102)))) # (!F1_S2F_o & (D1_DIEH & (A1L70)));


--AB1_UD_LATCH[6] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6] at LCFF_X10_Y8_N19
AB1_UD_LATCH[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L56,  ,  , VCC);


--AB1L7 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~7 at LCCOMB_X10_Y8_N18
AB1L7 = (G1_bDIEL & (A1L24)) # (!G1_bDIEL & (((AB1_UD_LATCH[6] & D1_BRIDGEIN))));


--G1L9 is datapath:u_datapath|FIFO_ID[6]~30 at LCCOMB_X10_Y8_N30
G1L9 = (F1_S2F_o & (A1L104)) # (!F1_S2F_o & ((AB1L7)));


--G1L33 is datapath:u_datapath|FIFO_ID[22]~31 at LCCOMB_X10_Y8_N22
G1L33 = (F1_S2F_o & (A1L104)) # (!F1_S2F_o & (((A1L56 & D1_DIEH))));


--G1L23 is datapath:u_datapath|FIFO_ID[14]~32 at LCCOMB_X10_Y8_N10
G1L23 = (F1_S2F_o & (((A1L104)))) # (!F1_S2F_o & (G1_bDIEL & ((A1L40))));


--AB1_UD_LATCH[14] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14] at LCFF_X10_Y8_N17
AB1_UD_LATCH[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L72,  ,  , VCC);


--G1L24 is datapath:u_datapath|FIFO_ID[14]~33 at LCCOMB_X10_Y8_N16
G1L24 = (G1L23) # ((!F1_S2F_o & (AB1L8 & AB1_UD_LATCH[14])));


--G1L41 is datapath:u_datapath|FIFO_ID[30]~34 at LCCOMB_X10_Y8_N0
G1L41 = (F1_S2F_o & (((A1L104)))) # (!F1_S2F_o & (A1L72 & (D1_DIEH)));


--AB1_UD_LATCH[7] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7] at LCFF_X10_Y8_N27
AB1_UD_LATCH[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L58,  ,  , VCC);


--AB1L9 is datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~8 at LCCOMB_X10_Y8_N26
AB1L9 = (G1_bDIEL & (A1L26)) # (!G1_bDIEL & (((AB1_UD_LATCH[7] & D1_BRIDGEIN))));


--G1L10 is datapath:u_datapath|FIFO_ID[7]~35 at LCCOMB_X10_Y8_N4
G1L10 = (F1_S2F_o & (A1L106)) # (!F1_S2F_o & ((AB1L9)));


--G1L34 is datapath:u_datapath|FIFO_ID[23]~36 at LCCOMB_X10_Y8_N2
G1L34 = (F1_S2F_o & (((A1L106)))) # (!F1_S2F_o & (A1L58 & ((D1_DIEH))));


--G1L25 is datapath:u_datapath|FIFO_ID[15]~37 at LCCOMB_X10_Y8_N6
G1L25 = (F1_S2F_o & (((A1L106)))) # (!F1_S2F_o & (G1_bDIEL & ((A1L42))));


--AB1_UD_LATCH[15] is datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15] at LCFF_X10_Y8_N15
AB1_UD_LATCH[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Y1L4),  ,  , !DS_O_, A1L74,  ,  , VCC);


--G1L26 is datapath:u_datapath|FIFO_ID[15]~38 at LCCOMB_X10_Y8_N14
G1L26 = (G1L25) # ((!F1_S2F_o & (AB1L8 & AB1_UD_LATCH[15])));


--G1L42 is datapath:u_datapath|FIFO_ID[31]~39 at LCCOMB_X10_Y8_N12
G1L42 = (F1_S2F_o & (A1L106)) # (!F1_S2F_o & (((D1_DIEH & A1L74))));


--R1L40 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2 at LCCOMB_X21_Y5_N8
R1L40 = (Q1L20) # ((D1_nDSACK & ((Q1L11) # (Q1L17))));


--R1L41 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3 at LCCOMB_X17_Y5_N22
R1L41 = (R1L40) # (((R1L38 & D1_nDSACK)) # (!S1L7));


--R1L58 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~4 at LCCOMB_X22_Y5_N12
R1L58 = (!D1_DSACK_LATCHED_[1] & (Q1L15 & !D1_DSACK_LATCHED_[0]));


--R1L43 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1 at LCCOMB_X21_Y5_N24
R1L43 = ((R1L58) # ((R1L41 & _STERM))) # (!R1L50);


--R1L44 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~2 at LCCOMB_X10_Y6_N20
R1L44 = (R1L19) # ((R1L43) # (!R1L42));


--JB1L2 is registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0 at LCCOMB_X17_Y7_N2
JB1L2 = (ADDR[6]) # ((FB1_h_0C) # ((A1L120) # (_CS)));


--JB1L1 is registers:u_registers|registers_term:u_registers_term|Add0~0 at LCCOMB_X21_Y7_N6
JB1L1 = (JB1_TERM_COUNTER[1] & JB1_TERM_COUNTER[0]);


--JB1L9 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0 at LCCOMB_X21_Y7_N0
JB1L9 = (!A1L120 & (JB1_TERM_COUNTER[2] $ (((JB1L1 & !JB1L2)))));


--JB1L10 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1 at LCCOMB_X21_Y7_N12
JB1L10 = (!A1L120 & (JB1L2 $ (!JB1_TERM_COUNTER[0])));


--JB1L11 is registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2 at LCCOMB_X21_Y7_N10
JB1L11 = (!A1L120 & (JB1_TERM_COUNTER[1] $ (((JB1_TERM_COUNTER[0] & !JB1L2)))));


--HB1L2 is registers:u_registers|registers_istr:u_registers_istr|FE~0 at LCCOMB_X17_Y6_N30
HB1L2 = (FB1L8 & (A1L116 & (FB1L5 & L1_FIFOEMPTY)));


--HB1L7 is registers:u_registers|registers_istr:u_registers_istr|INT_F~0 at LCCOMB_X17_Y6_N28
HB1L7 = (FB1L8 & (ADDR[4] & ((A1L116) # (!ADDR[2]))));


--HB1L4 is registers:u_registers|registers_istr:u_registers_istr|FF~0 at LCCOMB_X17_Y6_N6
HB1L4 = (FB1L8 & (A1L116 & (FB1L5 & L1_FIFOFULL)));


--HB1L11 is registers:u_registers|registers_istr:u_registers_istr|INT_P~0 at LCCOMB_X17_Y6_N8
HB1L11 = (FB1L8 & (FB1L5 & (A1L116 & !HB1_INT)));


--HB1L8 is registers:u_registers|registers_istr:u_registers_istr|INT_F~1 at LCCOMB_X17_Y6_N24
HB1L8 = (FB1L8 & (A1L116 & (FB1L5 & INTA)));


--R1L4 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0 at LCCOMB_X18_Y4_N30
R1L4 = (D1_STATE[0] & (!D1_STATE[2] & (D1_STATE[1] $ (D1_STATE[4]))));


--R1L5 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0 at LCCOMB_X18_Y4_N6
R1L5 = (_STERM & (((R1L17)))) # (!_STERM & (!D1_STATE[3] & ((R1L4))));


--R1L6 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1 at LCCOMB_X10_Y6_N12
R1L6 = (R1L5) # ((R1L19) # ((R1L18 & R1L25)));


--D1_PLLW is CPU_SM:u_CPU_SM|PLLW at LCFF_X21_Y5_N11
D1_PLLW = DFFEAS(R1L53, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--R1_nBRIDGEIN_d is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d at LCCOMB_X18_Y5_N20
R1_nBRIDGEIN_d = (Q1L18) # ((Q1L9) # (!R1L71));


--R1L11 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0 at LCCOMB_X18_Y5_N16
R1L11 = ((Q1L25) # ((R1L35) # (!R1L9))) # (!R1L45);


--Z1L23 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector27~0 at LCCOMB_X14_Y7_N8
Z1L23 = (Z1_state_reg.s12) # (!Z1L6);


--D1_INCNI is CPU_SM:u_CPU_SM|INCNI at LCFF_X15_Y5_N31
D1_INCNI = DFFEAS(D1L21, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_INCNI_o is SCSI_SM:u_SCSI_SM|INCNI_o at LCFF_X14_Y5_N13
F1_INCNI_o = DFFEAS(Z1L25, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--M1L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~0 at LCCOMB_X14_Y5_N16
M1L3 = M1_COUNT[0] $ (((F1_INCNI_o) # (D1_INCNI)));


--M1L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1 at LCCOMB_X14_Y5_N14
M1L5 = M1_COUNT[1] $ (((M1_COUNT[0] & ((F1_INCNI_o) # (D1_INCNI)))));


--M1L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2 at LCCOMB_X14_Y5_N2
M1L7 = (!M1_COUNT[0]) # (!M1_COUNT[1]);


--M1L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~3 at LCCOMB_X14_Y5_N0
M1L8 = M1_COUNT[2] $ (((!M1L7 & ((F1_INCNI_o) # (D1_INCNI)))));


--D1_INCNO is CPU_SM:u_CPU_SM|INCNO at LCFF_X15_Y5_N5
D1_INCNO = DFFEAS(D1L23, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--F1_INCNO_o is SCSI_SM:u_SCSI_SM|INCNO_o at LCFF_X14_Y5_N7
F1_INCNO_o = DFFEAS(Z1L17, GLOBAL(Y1L4),  ,  ,  ,  ,  ,  ,  );


--M2L3 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~0 at LCCOMB_X14_Y5_N30
M2L3 = M2_COUNT[0] $ (((F1_INCNO_o) # (D1_INCNO)));


--M2L5 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~1 at LCCOMB_X14_Y5_N18
M2L5 = M2_COUNT[1] $ (((M2_COUNT[0] & ((F1_INCNO_o) # (D1_INCNO)))));


--M2L7 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2 at LCCOMB_X14_Y5_N26
M2L7 = (!M2_COUNT[0]) # (!M2_COUNT[1]);


--M2L8 is fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3 at LCCOMB_X14_Y5_N20
M2L8 = M2_COUNT[2] $ (((!M2L7 & ((F1_INCNO_o) # (D1_INCNO)))));


--D1_PLHW is CPU_SM:u_CPU_SM|PLHW at LCFF_X18_Y5_N11
D1_PLHW = DFFEAS(R1L46, GLOBAL(Y1L4), F1_CRESET_,  ,  ,  ,  ,  ,  );


--R1L51 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2 at LCCOMB_X21_Y5_N14
R1L51 = (_STERM & ((Q1L20) # ((Q1L14 & R1L12))));


--R1L52 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3 at LCCOMB_X22_Y5_N8
R1L52 = (R1L51) # (((R1L48 & _STERM)) # (!R1L49));


--R1L53 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4 at LCCOMB_X21_Y5_N10
R1L53 = ((R1L52) # ((W1L2 & _STERM))) # (!R1L50);


--Z1L25 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~0 at LCCOMB_X14_Y5_N12
Z1L25 = (Z1_state_reg.s24 & ((L1_FIFOFULL) # ((Z1_state_reg.s12 & EB1L1)))) # (!Z1_state_reg.s24 & (((Z1_state_reg.s12 & EB1L1))));


--Z1L17 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~0 at LCCOMB_X14_Y5_N6
Z1L17 = (Z1_state_reg.s24 & ((L1_FIFOFULL) # ((EB1L1 & Z1_state_reg.s1)))) # (!Z1_state_reg.s24 & (EB1L1 & ((Z1_state_reg.s1))));


--R1L46 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1 at LCCOMB_X18_Y5_N10
R1L46 = ((_STERM & ((R1L39) # (Q1L20)))) # (!R1L45);


--R1L69 is CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~6 at LCCOMB_X20_Y5_N14
R1L69 = (!D1_STATE[4] & (!D1_STATE[1] & R1L22));


--Q1L18 is CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~27 at LCCOMB_X17_Y5_N30
Q1L18 = (!D1_STATE[0] & (D1_STATE[2] & D1_STATE[1]));


--D1L3 is CPU_SM:u_CPU_SM|BGRANT_~0 at LCCOMB_X21_Y6_N18
D1L3 = !_BG;


--A1L8 is AS_O_~0 at LCCOMB_X13_Y5_N16
A1L8 = !D1_PAS;


--A1L80 is DS_O_~0 at LCCOMB_X13_Y5_N12
A1L80 = !D1_PDS;


--HB1L14 is registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]~0 at LCCOMB_X17_Y6_N2
HB1L14 = !HB1_FE;


--A1L116 is R_W_IO~0 at PIN_69
--operation mode is bidir

A1L116 = R_W_IO;

--R_W_IO is R_W_IO at PIN_69
--operation mode is bidir

R_W_IO_tri_out = TRI(!GB1_CNTR_O[1], D1_BGACK);
R_W_IO = BIDIR(R_W_IO_tri_out);


--A1L120 is _AS_IO~0 at PIN_72
--operation mode is bidir

A1L120 = _AS_IO;

--_AS_IO is _AS_IO at PIN_72
--operation mode is bidir

_AS_IO_tri_out = TRI(AS_O_, D1_BGACK);
_AS_IO = BIDIR(_AS_IO_tri_out);


--A1L137 is _DS_IO~0 at PIN_71
--operation mode is bidir

A1L137 = _DS_IO;

--_DS_IO is _DS_IO at PIN_71
--operation mode is bidir

_DS_IO_tri_out = TRI(DS_O_, D1_BGACK);
_DS_IO = BIDIR(_DS_IO_tri_out);


--A1L132 is _DSACK_IO[0]~0 at PIN_144
--operation mode is bidir

A1L132 = _DSACK_IO[0];

--_DSACK_IO[0] is _DSACK_IO[0] at PIN_144
--operation mode is bidir

_DSACK_IO[0] = BIDIR(OPNDRN(A1L135));


--A1L134 is _DSACK_IO[1]~1 at PIN_74
--operation mode is bidir

A1L134 = _DSACK_IO[1];

--_DSACK_IO[1] is _DSACK_IO[1] at PIN_74
--operation mode is bidir

_DSACK_IO[1] = BIDIR(OPNDRN(A1L135));


--A1L12 is DATA_IO[0]~0 at PIN_137
--operation mode is bidir

A1L12 = DATA_IO[0];

--DATA_IO[0] is DATA_IO[0] at PIN_137
--operation mode is bidir

DATA_IO[0]_tri_out = TRI(BB1L3, G1_DATA_OE_);
DATA_IO[0] = BIDIR(DATA_IO[0]_tri_out);


--A1L14 is DATA_IO[1]~1 at PIN_139
--operation mode is bidir

A1L14 = DATA_IO[1];

--DATA_IO[1] is DATA_IO[1] at PIN_139
--operation mode is bidir

DATA_IO[1]_tri_out = TRI(BB1L6, G1_DATA_OE_);
DATA_IO[1] = BIDIR(DATA_IO[1]_tri_out);


--A1L16 is DATA_IO[2]~2 at PIN_141
--operation mode is bidir

A1L16 = DATA_IO[2];

--DATA_IO[2] is DATA_IO[2] at PIN_141
--operation mode is bidir

DATA_IO[2]_tri_out = TRI(BB1L9, G1_DATA_OE_);
DATA_IO[2] = BIDIR(DATA_IO[2]_tri_out);


--A1L18 is DATA_IO[3]~3 at PIN_142
--operation mode is bidir

A1L18 = DATA_IO[3];

--DATA_IO[3] is DATA_IO[3] at PIN_142
--operation mode is bidir

DATA_IO[3]_tri_out = TRI(BB1L11, G1_DATA_OE_);
DATA_IO[3] = BIDIR(DATA_IO[3]_tri_out);


--A1L20 is DATA_IO[4]~4 at PIN_143
--operation mode is bidir

A1L20 = DATA_IO[4];

--DATA_IO[4] is DATA_IO[4] at PIN_143
--operation mode is bidir

DATA_IO[4]_tri_out = TRI(BB1L13, G1_DATA_OE_);
DATA_IO[4] = BIDIR(DATA_IO[4]_tri_out);


--A1L22 is DATA_IO[5]~5 at PIN_136
--operation mode is bidir

A1L22 = DATA_IO[5];

--DATA_IO[5] is DATA_IO[5] at PIN_136
--operation mode is bidir

DATA_IO[5]_tri_out = TRI(BB1L14, G1_DATA_OE_);
DATA_IO[5] = BIDIR(DATA_IO[5]_tri_out);


--A1L24 is DATA_IO[6]~6 at PIN_134
--operation mode is bidir

A1L24 = DATA_IO[6];

--DATA_IO[6] is DATA_IO[6] at PIN_134
--operation mode is bidir

DATA_IO[6]_tri_out = TRI(BB1L15, G1_DATA_OE_);
DATA_IO[6] = BIDIR(DATA_IO[6]_tri_out);


--A1L26 is DATA_IO[7]~7 at PIN_135
--operation mode is bidir

A1L26 = DATA_IO[7];

--DATA_IO[7] is DATA_IO[7] at PIN_135
--operation mode is bidir

DATA_IO[7]_tri_out = TRI(BB1L16, G1_DATA_OE_);
DATA_IO[7] = BIDIR(DATA_IO[7]_tri_out);


--A1L28 is DATA_IO[8]~8 at PIN_133
--operation mode is bidir

A1L28 = DATA_IO[8];

--DATA_IO[8] is DATA_IO[8] at PIN_133
--operation mode is bidir

DATA_IO[8]_tri_out = TRI(BB1L18, G1_DATA_OE_);
DATA_IO[8] = BIDIR(DATA_IO[8]_tri_out);


--A1L30 is DATA_IO[9]~9 at PIN_132
--operation mode is bidir

A1L30 = DATA_IO[9];

--DATA_IO[9] is DATA_IO[9] at PIN_132
--operation mode is bidir

DATA_IO[9]_tri_out = TRI(BB1L19, G1_DATA_OE_);
DATA_IO[9] = BIDIR(DATA_IO[9]_tri_out);


--A1L32 is DATA_IO[10]~10 at PIN_126
--operation mode is bidir

A1L32 = DATA_IO[10];

--DATA_IO[10] is DATA_IO[10] at PIN_126
--operation mode is bidir

DATA_IO[10]_tri_out = TRI(BB1L20, G1_DATA_OE_);
DATA_IO[10] = BIDIR(DATA_IO[10]_tri_out);


--A1L34 is DATA_IO[11]~11 at PIN_122
--operation mode is bidir

A1L34 = DATA_IO[11];

--DATA_IO[11] is DATA_IO[11] at PIN_122
--operation mode is bidir

DATA_IO[11]_tri_out = TRI(BB1L21, G1_DATA_OE_);
DATA_IO[11] = BIDIR(DATA_IO[11]_tri_out);


--A1L36 is DATA_IO[12]~12 at PIN_129
--operation mode is bidir

A1L36 = DATA_IO[12];

--DATA_IO[12] is DATA_IO[12] at PIN_129
--operation mode is bidir

DATA_IO[12]_tri_out = TRI(BB1L22, G1_DATA_OE_);
DATA_IO[12] = BIDIR(DATA_IO[12]_tri_out);


--A1L38 is DATA_IO[13]~13 at PIN_121
--operation mode is bidir

A1L38 = DATA_IO[13];

--DATA_IO[13] is DATA_IO[13] at PIN_121
--operation mode is bidir

DATA_IO[13]_tri_out = TRI(BB1L23, G1_DATA_OE_);
DATA_IO[13] = BIDIR(DATA_IO[13]_tri_out);


--A1L40 is DATA_IO[14]~14 at PIN_125
--operation mode is bidir

A1L40 = DATA_IO[14];

--DATA_IO[14] is DATA_IO[14] at PIN_125
--operation mode is bidir

DATA_IO[14]_tri_out = TRI(BB1L24, G1_DATA_OE_);
DATA_IO[14] = BIDIR(DATA_IO[14]_tri_out);


--A1L42 is DATA_IO[15]~15 at PIN_120
--operation mode is bidir

A1L42 = DATA_IO[15];

--DATA_IO[15] is DATA_IO[15] at PIN_120
--operation mode is bidir

DATA_IO[15]_tri_out = TRI(BB1L25, G1_DATA_OE_);
DATA_IO[15] = BIDIR(DATA_IO[15]_tri_out);


--A1L44 is DATA_IO[16]~16 at PIN_118
--operation mode is bidir

A1L44 = DATA_IO[16];

--DATA_IO[16] is DATA_IO[16] at PIN_118
--operation mode is bidir

DATA_IO[16]_tri_out = TRI(BB1L26, G1_DATA_OE_);
DATA_IO[16] = BIDIR(DATA_IO[16]_tri_out);


--A1L46 is DATA_IO[17]~17 at PIN_119
--operation mode is bidir

A1L46 = DATA_IO[17];

--DATA_IO[17] is DATA_IO[17] at PIN_119
--operation mode is bidir

DATA_IO[17]_tri_out = TRI(BB1L27, G1_DATA_OE_);
DATA_IO[17] = BIDIR(DATA_IO[17]_tri_out);


--A1L48 is DATA_IO[18]~18 at PIN_114
--operation mode is bidir

A1L48 = DATA_IO[18];

--DATA_IO[18] is DATA_IO[18] at PIN_114
--operation mode is bidir

DATA_IO[18]_tri_out = TRI(BB1L28, G1_DATA_OE_);
DATA_IO[18] = BIDIR(DATA_IO[18]_tri_out);


--A1L50 is DATA_IO[19]~19 at PIN_115
--operation mode is bidir

A1L50 = DATA_IO[19];

--DATA_IO[19] is DATA_IO[19] at PIN_115
--operation mode is bidir

DATA_IO[19]_tri_out = TRI(BB1L29, G1_DATA_OE_);
DATA_IO[19] = BIDIR(DATA_IO[19]_tri_out);


--A1L52 is DATA_IO[20]~20 at PIN_112
--operation mode is bidir

A1L52 = DATA_IO[20];

--DATA_IO[20] is DATA_IO[20] at PIN_112
--operation mode is bidir

DATA_IO[20]_tri_out = TRI(BB1L30, G1_DATA_OE_);
DATA_IO[20] = BIDIR(DATA_IO[20]_tri_out);


--A1L54 is DATA_IO[21]~21 at PIN_113
--operation mode is bidir

A1L54 = DATA_IO[21];

--DATA_IO[21] is DATA_IO[21] at PIN_113
--operation mode is bidir

DATA_IO[21]_tri_out = TRI(BB1L31, G1_DATA_OE_);
DATA_IO[21] = BIDIR(DATA_IO[21]_tri_out);


--A1L56 is DATA_IO[22]~22 at PIN_104
--operation mode is bidir

A1L56 = DATA_IO[22];

--DATA_IO[22] is DATA_IO[22] at PIN_104
--operation mode is bidir

DATA_IO[22]_tri_out = TRI(BB1L32, G1_DATA_OE_);
DATA_IO[22] = BIDIR(DATA_IO[22]_tri_out);


--A1L58 is DATA_IO[23]~23 at PIN_103
--operation mode is bidir

A1L58 = DATA_IO[23];

--DATA_IO[23] is DATA_IO[23] at PIN_103
--operation mode is bidir

DATA_IO[23]_tri_out = TRI(BB1L33, G1_DATA_OE_);
DATA_IO[23] = BIDIR(DATA_IO[23]_tri_out);


--A1L60 is DATA_IO[24]~24 at PIN_4
--operation mode is bidir

A1L60 = DATA_IO[24];

--DATA_IO[24] is DATA_IO[24] at PIN_4
--operation mode is bidir

DATA_IO[24]_tri_out = TRI(BB1L34, G1_DATA_OE_);
DATA_IO[24] = BIDIR(DATA_IO[24]_tri_out);


--A1L62 is DATA_IO[25]~25 at PIN_8
--operation mode is bidir

A1L62 = DATA_IO[25];

--DATA_IO[25] is DATA_IO[25] at PIN_8
--operation mode is bidir

DATA_IO[25]_tri_out = TRI(BB1L35, G1_DATA_OE_);
DATA_IO[25] = BIDIR(DATA_IO[25]_tri_out);


--A1L64 is DATA_IO[26]~26 at PIN_57
--operation mode is bidir

A1L64 = DATA_IO[26];

--DATA_IO[26] is DATA_IO[26] at PIN_57
--operation mode is bidir

DATA_IO[26]_tri_out = TRI(BB1L36, G1_DATA_OE_);
DATA_IO[26] = BIDIR(DATA_IO[26]_tri_out);


--A1L66 is DATA_IO[27]~27 at PIN_52
--operation mode is bidir

A1L66 = DATA_IO[27];

--DATA_IO[27] is DATA_IO[27] at PIN_52
--operation mode is bidir

DATA_IO[27]_tri_out = TRI(BB1L37, G1_DATA_OE_);
DATA_IO[27] = BIDIR(DATA_IO[27]_tri_out);


--A1L68 is DATA_IO[28]~28 at PIN_58
--operation mode is bidir

A1L68 = DATA_IO[28];

--DATA_IO[28] is DATA_IO[28] at PIN_58
--operation mode is bidir

DATA_IO[28]_tri_out = TRI(BB1L38, G1_DATA_OE_);
DATA_IO[28] = BIDIR(DATA_IO[28]_tri_out);


--A1L70 is DATA_IO[29]~29 at PIN_25
--operation mode is bidir

A1L70 = DATA_IO[29];

--DATA_IO[29] is DATA_IO[29] at PIN_25
--operation mode is bidir

DATA_IO[29]_tri_out = TRI(BB1L39, G1_DATA_OE_);
DATA_IO[29] = BIDIR(DATA_IO[29]_tri_out);


--A1L72 is DATA_IO[30]~30 at PIN_24
--operation mode is bidir

A1L72 = DATA_IO[30];

--DATA_IO[30] is DATA_IO[30] at PIN_24
--operation mode is bidir

DATA_IO[30]_tri_out = TRI(BB1L40, G1_DATA_OE_);
DATA_IO[30] = BIDIR(DATA_IO[30]_tri_out);


--A1L74 is DATA_IO[31]~31 at PIN_27
--operation mode is bidir

A1L74 = DATA_IO[31];

--DATA_IO[31] is DATA_IO[31] at PIN_27
--operation mode is bidir

DATA_IO[31]_tri_out = TRI(BB1L41, G1_DATA_OE_);
DATA_IO[31] = BIDIR(DATA_IO[31]_tri_out);


--A1L124 is _BGACK_IO~0 at PIN_75
--operation mode is bidir

A1L124 = _BGACK_IO;

--_BGACK_IO is _BGACK_IO at PIN_75
--operation mode is bidir

_BGACK_IO = BIDIR(OPNDRN(!D1_BGACK));


--A1L92 is PD_PORT[0]~0 at PIN_51
--operation mode is bidir

A1L92 = PD_PORT[0];

--PD_PORT[0] is PD_PORT[0] at PIN_51
--operation mode is bidir

PD_PORT[0]_tri_out = TRI(CB1L17, A1L89);
PD_PORT[0] = BIDIR(PD_PORT[0]_tri_out);


--A1L94 is PD_PORT[1]~1 at PIN_48
--operation mode is bidir

A1L94 = PD_PORT[1];

--PD_PORT[1] is PD_PORT[1] at PIN_48
--operation mode is bidir

PD_PORT[1]_tri_out = TRI(CB1L21, A1L89);
PD_PORT[1] = BIDIR(PD_PORT[1]_tri_out);


--A1L96 is PD_PORT[2]~2 at PIN_47
--operation mode is bidir

A1L96 = PD_PORT[2];

--PD_PORT[2] is PD_PORT[2] at PIN_47
--operation mode is bidir

PD_PORT[2]_tri_out = TRI(CB1L25, A1L89);
PD_PORT[2] = BIDIR(PD_PORT[2]_tri_out);


--A1L98 is PD_PORT[3]~3 at PIN_45
--operation mode is bidir

A1L98 = PD_PORT[3];

--PD_PORT[3] is PD_PORT[3] at PIN_45
--operation mode is bidir

PD_PORT[3]_tri_out = TRI(CB1L29, A1L89);
PD_PORT[3] = BIDIR(PD_PORT[3]_tri_out);


--A1L100 is PD_PORT[4]~4 at PIN_44
--operation mode is bidir

A1L100 = PD_PORT[4];

--PD_PORT[4] is PD_PORT[4] at PIN_44
--operation mode is bidir

PD_PORT[4]_tri_out = TRI(CB1L33, A1L89);
PD_PORT[4] = BIDIR(PD_PORT[4]_tri_out);


--A1L102 is PD_PORT[5]~5 at PIN_43
--operation mode is bidir

A1L102 = PD_PORT[5];

--PD_PORT[5] is PD_PORT[5] at PIN_43
--operation mode is bidir

PD_PORT[5]_tri_out = TRI(CB1L37, A1L89);
PD_PORT[5] = BIDIR(PD_PORT[5]_tri_out);


--A1L104 is PD_PORT[6]~6 at PIN_40
--operation mode is bidir

A1L104 = PD_PORT[6];

--PD_PORT[6] is PD_PORT[6] at PIN_40
--operation mode is bidir

PD_PORT[6]_tri_out = TRI(CB1L41, A1L89);
PD_PORT[6] = BIDIR(PD_PORT[6]_tri_out);


--A1L106 is PD_PORT[7]~7 at PIN_42
--operation mode is bidir

A1L106 = PD_PORT[7];

--PD_PORT[7] is PD_PORT[7] at PIN_42
--operation mode is bidir

PD_PORT[7]_tri_out = TRI(CB1L45, A1L89);
PD_PORT[7] = BIDIR(PD_PORT[7]_tri_out);


--PD_PORT[8] is PD_PORT[8] at PIN_41
--operation mode is bidir

PD_PORT[8]_tri_out = TRI(CB1L17, A1L89);
PD_PORT[8] = BIDIR(PD_PORT[8]_tri_out);


--PD_PORT[9] is PD_PORT[9] at PIN_31
--operation mode is bidir

PD_PORT[9]_tri_out = TRI(CB1L21, A1L89);
PD_PORT[9] = BIDIR(PD_PORT[9]_tri_out);


--PD_PORT[10] is PD_PORT[10] at PIN_32
--operation mode is bidir

PD_PORT[10]_tri_out = TRI(CB1L25, A1L89);
PD_PORT[10] = BIDIR(PD_PORT[10]_tri_out);


--PD_PORT[11] is PD_PORT[11] at PIN_28
--operation mode is bidir

PD_PORT[11]_tri_out = TRI(CB1L29, A1L89);
PD_PORT[11] = BIDIR(PD_PORT[11]_tri_out);


--PD_PORT[12] is PD_PORT[12] at PIN_30
--operation mode is bidir

PD_PORT[12]_tri_out = TRI(CB1L33, A1L89);
PD_PORT[12] = BIDIR(PD_PORT[12]_tri_out);


--PD_PORT[13] is PD_PORT[13] at PIN_67
--operation mode is bidir

PD_PORT[13]_tri_out = TRI(CB1L37, A1L89);
PD_PORT[13] = BIDIR(PD_PORT[13]_tri_out);


--PD_PORT[14] is PD_PORT[14] at PIN_65
--operation mode is bidir

PD_PORT[14]_tri_out = TRI(CB1L41, A1L89);
PD_PORT[14] = BIDIR(PD_PORT[14]_tri_out);


--PD_PORT[15] is PD_PORT[15] at PIN_26
--operation mode is bidir

PD_PORT[15]_tri_out = TRI(CB1L45, A1L89);
PD_PORT[15] = BIDIR(PD_PORT[15]_tri_out);


--INT is INT at PIN_64
--operation mode is output

INT = OUTPUT(!HB1_INT_O_);


--_SIZ1 is _SIZ1 at PIN_59
--operation mode is output

_SIZ1 = OUTPUT(A1L149);


--BR is BR at PIN_87
--operation mode is output

BR = OUTPUT(D1_BREQ);


--_DMAEN is _DMAEN at PIN_60
--operation mode is output

_DMAEN = OUTPUT(!D1_BGACK);


--_DACK is _DACK at PIN_79
--operation mode is output

_DACK = OUTPUT(!F1_DACK_o);


--_CSS is _CSS at PIN_80
--operation mode is output

_CSS = OUTPUT(!F1_SCSI_CS_o);


--_IOR is _IOR at PIN_86
--operation mode is output

_IOR = OUTPUT(!A1L139);


--_IOW is _IOW at PIN_81
--operation mode is output

_IOW = OUTPUT(!A1L141);


--_LED_RD is _LED_RD at PIN_7
--operation mode is output

_LED_RD = OUTPUT(A1L144);


--_LED_WR is _LED_WR at PIN_9
--operation mode is output

_LED_WR = OUTPUT(A1L146);


--_LED_DMA is _LED_DMA at PIN_3
--operation mode is output

_LED_DMA = OUTPUT(!D1_BGACK);


--OWN is OWN at PIN_70
--operation mode is output

OWN = OUTPUT(D1_BGACK);


--DATA_OE_ is DATA_OE_ at PIN_55
--operation mode is output

DATA_OE_ = OUTPUT(G1_DATA_OE_);


--PDATA_OE_ is PDATA_OE_ at PIN_63
--operation mode is output

PDATA_OE_ = OUTPUT(A1L89);


--_CS is _CS at PIN_92
--operation mode is input

_CS = INPUT();


--INTA is INTA at PIN_94
--operation mode is input

INTA = INPUT();


--_STERM is _STERM at PIN_91
--operation mode is input

_STERM = INPUT();


--_BERR is _BERR at PIN_53
--operation mode is input

_BERR = INPUT();


--ADDR[3] is ADDR[3] at PIN_100
--operation mode is input

ADDR[3] = INPUT();


--ADDR[5] is ADDR[5] at PIN_99
--operation mode is input

ADDR[5] = INPUT();


--ADDR[6] is ADDR[6] at PIN_96
--operation mode is input

ADDR[6] = INPUT();


--ADDR[2] is ADDR[2] at PIN_97
--operation mode is input

ADDR[2] = INPUT();


--ADDR[4] is ADDR[4] at PIN_93
--operation mode is input

ADDR[4] = INPUT();


--_RST is _RST at PIN_73
--operation mode is input

_RST = INPUT();


--SCLK is SCLK at PIN_17
--operation mode is input

SCLK = INPUT();


--_BG is _BG at PIN_101
--operation mode is input

_BG = INPUT();


--_DREQ is _DREQ at PIN_88
--operation mode is input

_DREQ = INPUT();





--Y1L6 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk2~clkctrl at CLKCTRL_G1
Y1L6 = cycloneii_clkctrl(.INCLK[0] = Y1__clk2) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--Y1L2 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
Y1L2 = cycloneii_clkctrl(.INCLK[0] = Y1__clk0) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--A1L118 is SCLK~clkctrl at CLKCTRL_G0
A1L118 = cycloneii_clkctrl(.INCLK[0] = SCLK) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--Y1L4 is PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_clk1~clkctrl at CLKCTRL_G2
Y1L4 = cycloneii_clkctrl(.INCLK[0] = Y1__clk1) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--BB1L52 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]~feeder at LCCOMB_X10_Y7_N14
BB1L52 = P3_q_b[7];


--BB1L59 is datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]~feeder at LCCOMB_X10_Y7_N18
BB1L59 = P3_q_b[1];


--D1L18 is CPU_SM:u_CPU_SM|FLUSHFIFO~feeder at LCCOMB_X20_Y5_N24
D1L18 = H1_FLUSHFIFO;


--Z1L55 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20~feeder at LCCOMB_X20_Y7_N10
Z1L55 = Z1_state_reg.s4;


--Z1L46 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12~feeder at LCCOMB_X20_Y7_N22
Z1L46 = Z1_state_reg.s20;


--Z1L51 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18~feeder at LCCOMB_X15_Y7_N6
Z1L51 = Z1_state_reg.s2;


--Z1L35 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1~feeder at LCCOMB_X15_Y7_N16
Z1L35 = Z1_state_reg.s18;


--Z1L37 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2~feeder at LCCOMB_X15_Y7_N2
Z1L37 = Z1_state_reg.s28;


--Z1L53 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19~feeder at LCCOMB_X18_Y7_N6
Z1L53 = Z1_state_reg.s3;


--D1L21 is CPU_SM:u_CPU_SM|INCNI~feeder at LCCOMB_X15_Y5_N30
D1L21 = R1L23;


--Z1L44 is SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10~feeder at LCCOMB_X19_Y7_N20
Z1L44 = Z1L21;


--D1L23 is CPU_SM:u_CPU_SM|INCNO~feeder at LCCOMB_X15_Y5_N4
D1L23 = R1L34;


--A1L86 is LLW~feeder at LCCOMB_X13_Y5_N30
A1L86 = D1_PLLW;


--A1L84 is LHW~feeder at LCCOMB_X13_Y5_N24
A1L84 = D1_PLHW;


--CB1L5 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]~feeder at LCCOMB_X14_Y6_N12
CB1L5 = A1L96;


--CB1L8 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]~feeder at LCCOMB_X14_Y6_N24
CB1L8 = A1L100;


--CB1L10 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]~feeder at LCCOMB_X14_Y6_N26
CB1L10 = A1L102;


--CB1L12 is datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]~feeder at LCCOMB_X14_Y6_N14
CB1L12 = A1L104;


