[INF:CM0023] Creating log file ../../build/regression/NoParamSubs/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<158> s<157> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<22> s<2> l<1:1> el<1:7>
n<dut> u<2> t<StringConst> p<22> s<21> l<1:8> el<1:11>
n<> u<3> t<PortDir_Out> p<18> s<17> l<1:12> el<1:18>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<1:19> el<1:24>
n<1> u<5> t<IntConst> p<6> l<1:26> el<1:27>
n<> u<6> t<Primary_literal> p<7> c<5> l<1:26> el<1:27>
n<> u<7> t<Constant_primary> p<8> c<6> l<1:26> el<1:27>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<1:26> el<1:27>
n<0> u<9> t<IntConst> p<10> l<1:28> el<1:29>
n<> u<10> t<Primary_literal> p<11> c<9> l<1:28> el<1:29>
n<> u<11> t<Constant_primary> p<12> c<10> l<1:28> el<1:29>
n<> u<12> t<Constant_expression> p<13> c<11> l<1:28> el<1:29>
n<> u<13> t<Constant_range> p<14> c<8> l<1:26> el<1:29>
n<> u<14> t<Packed_dimension> p<15> c<13> l<1:25> el<1:30>
n<> u<15> t<Data_type> p<16> c<4> l<1:19> el<1:30>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<1:19> el<1:30>
n<> u<17> t<Net_port_type> p<18> c<16> l<1:19> el<1:30>
n<> u<18> t<Net_port_header> p<20> c<3> s<19> l<1:12> el<1:30>
n<a> u<19> t<StringConst> p<20> l<1:31> el<1:32>
n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<1:12> el<1:32>
n<> u<21> t<List_of_port_declarations> p<22> c<20> l<1:11> el<1:33>
n<> u<22> t<Module_ansi_header> p<66> c<1> s<50> l<1:1> el<1:34>
n<> u<23> t<IntVec_TypeLogic> p<34> s<33> l<2:14> el<2:19>
n<1> u<24> t<IntConst> p<25> l<2:21> el<2:22>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:21> el<2:22>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:21> el<2:22>
n<> u<27> t<Constant_expression> p<32> c<26> s<31> l<2:21> el<2:22>
n<0> u<28> t<IntConst> p<29> l<2:23> el<2:24>
n<> u<29> t<Primary_literal> p<30> c<28> l<2:23> el<2:24>
n<> u<30> t<Constant_primary> p<31> c<29> l<2:23> el<2:24>
n<> u<31> t<Constant_expression> p<32> c<30> l<2:23> el<2:24>
n<> u<32> t<Constant_range> p<33> c<27> l<2:21> el<2:24>
n<> u<33> t<Packed_dimension> p<34> c<32> l<2:20> el<2:25>
n<> u<34> t<Data_type> p<35> c<23> l<2:14> el<2:25>
n<> u<35> t<Data_type_or_implicit> p<45> c<34> s<44> l<2:14> el<2:25>
n<P> u<36> t<StringConst> p<43> s<42> l<2:26> el<2:27>
n<0> u<37> t<IntConst> p<38> l<2:30> el<2:31>
n<> u<38> t<Primary_literal> p<39> c<37> l<2:30> el<2:31>
n<> u<39> t<Constant_primary> p<40> c<38> l<2:30> el<2:31>
n<> u<40> t<Constant_expression> p<41> c<39> l<2:30> el<2:31>
n<> u<41> t<Constant_mintypmax_expression> p<42> c<40> l<2:30> el<2:31>
n<> u<42> t<Constant_param_expression> p<43> c<41> l<2:30> el<2:31>
n<> u<43> t<Param_assignment> p<44> c<36> l<2:26> el<2:31>
n<> u<44> t<List_of_param_assignments> p<45> c<43> l<2:26> el<2:31>
n<> u<45> t<Parameter_declaration> p<46> c<35> l<2:4> el<2:31>
n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<2:4> el<2:32>
n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<2:4> el<2:32>
n<> u<48> t<Module_common_item> p<49> c<47> l<2:4> el<2:32>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<2:4> el<2:32>
n<> u<50> t<Non_port_module_item> p<66> c<49> s<65> l<2:4> el<2:32>
n<a> u<51> t<StringConst> p<52> l<3:11> el<3:12>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<3:11> el<3:12>
n<> u<53> t<Constant_bit_select> p<54> l<3:13> el<3:13>
n<> u<54> t<Constant_select> p<55> c<53> l<3:13> el<3:13>
n<> u<55> t<Net_lvalue> p<60> c<52> s<59> l<3:11> el<3:12>
n<P> u<56> t<StringConst> p<57> l<3:15> el<3:16>
n<> u<57> t<Primary_literal> p<58> c<56> l<3:15> el<3:16>
n<> u<58> t<Primary> p<59> c<57> l<3:15> el<3:16>
n<> u<59> t<Expression> p<60> c<58> l<3:15> el<3:16>
n<> u<60> t<Net_assignment> p<61> c<55> l<3:11> el<3:16>
n<> u<61> t<List_of_net_assignments> p<62> c<60> l<3:11> el<3:16>
n<> u<62> t<Continuous_assign> p<63> c<61> l<3:4> el<3:17>
n<> u<63> t<Module_common_item> p<64> c<62> l<3:4> el<3:17>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<3:4> el<3:17>
n<> u<65> t<Non_port_module_item> p<66> c<64> l<3:4> el<3:17>
n<> u<66> t<Module_declaration> p<67> c<22> l<1:1> el<4:10>
n<> u<67> t<Description> p<157> c<66> s<156> l<1:1> el<4:10>
n<> u<68> t<Module_keyword> p<89> s<69> l<6:1> el<6:7>
n<top> u<69> t<StringConst> p<89> s<88> l<6:8> el<6:11>
n<> u<70> t<PortDir_Out> p<85> s<84> l<6:12> el<6:18>
n<> u<71> t<IntVec_TypeLogic> p<82> s<81> l<6:19> el<6:24>
n<1> u<72> t<IntConst> p<73> l<6:26> el<6:27>
n<> u<73> t<Primary_literal> p<74> c<72> l<6:26> el<6:27>
n<> u<74> t<Constant_primary> p<75> c<73> l<6:26> el<6:27>
n<> u<75> t<Constant_expression> p<80> c<74> s<79> l<6:26> el<6:27>
n<0> u<76> t<IntConst> p<77> l<6:28> el<6:29>
n<> u<77> t<Primary_literal> p<78> c<76> l<6:28> el<6:29>
n<> u<78> t<Constant_primary> p<79> c<77> l<6:28> el<6:29>
n<> u<79> t<Constant_expression> p<80> c<78> l<6:28> el<6:29>
n<> u<80> t<Constant_range> p<81> c<75> l<6:26> el<6:29>
n<> u<81> t<Packed_dimension> p<82> c<80> l<6:25> el<6:30>
n<> u<82> t<Data_type> p<83> c<71> l<6:19> el<6:30>
n<> u<83> t<Data_type_or_implicit> p<84> c<82> l<6:19> el<6:30>
n<> u<84> t<Net_port_type> p<85> c<83> l<6:19> el<6:30>
n<> u<85> t<Net_port_header> p<87> c<70> s<86> l<6:12> el<6:30>
n<o> u<86> t<StringConst> p<87> l<6:31> el<6:32>
n<> u<87> t<Ansi_port_declaration> p<88> c<85> l<6:12> el<6:32>
n<> u<88> t<List_of_port_declarations> p<89> c<87> l<6:11> el<6:33>
n<> u<89> t<Module_ansi_header> p<155> c<68> s<126> l<6:1> el<6:34>
n<> u<90> t<IntVec_TypeLogic> p<101> s<100> l<7:14> el<7:19>
n<1> u<91> t<IntConst> p<92> l<7:21> el<7:22>
n<> u<92> t<Primary_literal> p<93> c<91> l<7:21> el<7:22>
n<> u<93> t<Constant_primary> p<94> c<92> l<7:21> el<7:22>
n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<7:21> el<7:22>
n<0> u<95> t<IntConst> p<96> l<7:23> el<7:24>
n<> u<96> t<Primary_literal> p<97> c<95> l<7:23> el<7:24>
n<> u<97> t<Constant_primary> p<98> c<96> l<7:23> el<7:24>
n<> u<98> t<Constant_expression> p<99> c<97> l<7:23> el<7:24>
n<> u<99> t<Constant_range> p<100> c<94> l<7:21> el<7:24>
n<> u<100> t<Packed_dimension> p<101> c<99> l<7:20> el<7:25>
n<> u<101> t<Data_type> p<102> c<90> l<7:14> el<7:25>
n<> u<102> t<Data_type_or_implicit> p<121> c<101> s<120> l<7:14> el<7:25>
n<X> u<103> t<StringConst> p<119> s<118> l<7:26> el<7:27>
n<0> u<104> t<IntConst> p<105> l<7:32> el<7:33>
n<> u<105> t<Primary_literal> p<106> c<104> l<7:32> el<7:33>
n<> u<106> t<Primary> p<107> c<105> l<7:32> el<7:33>
n<> u<107> t<Expression> p<112> c<106> s<111> l<7:32> el<7:33>
n<1> u<108> t<IntConst> p<109> l<7:35> el<7:36>
n<> u<109> t<Primary_literal> p<110> c<108> l<7:35> el<7:36>
n<> u<110> t<Primary> p<111> c<109> l<7:35> el<7:36>
n<> u<111> t<Expression> p<112> c<110> l<7:35> el<7:36>
n<> u<112> t<Assignment_pattern> p<113> c<107> l<7:30> el<7:37>
n<> u<113> t<Assignment_pattern_expression> p<114> c<112> l<7:30> el<7:37>
n<> u<114> t<Constant_assignment_pattern_expression> p<115> c<113> l<7:30> el<7:37>
n<> u<115> t<Constant_primary> p<116> c<114> l<7:30> el<7:37>
n<> u<116> t<Constant_expression> p<117> c<115> l<7:30> el<7:37>
n<> u<117> t<Constant_mintypmax_expression> p<118> c<116> l<7:30> el<7:37>
n<> u<118> t<Constant_param_expression> p<119> c<117> l<7:30> el<7:37>
n<> u<119> t<Param_assignment> p<120> c<103> l<7:26> el<7:37>
n<> u<120> t<List_of_param_assignments> p<121> c<119> l<7:26> el<7:37>
n<> u<121> t<Parameter_declaration> p<122> c<102> l<7:4> el<7:37>
n<> u<122> t<Package_or_generate_item_declaration> p<123> c<121> l<7:4> el<7:38>
n<> u<123> t<Module_or_generate_item_declaration> p<124> c<122> l<7:4> el<7:38>
n<> u<124> t<Module_common_item> p<125> c<123> l<7:4> el<7:38>
n<> u<125> t<Module_or_generate_item> p<126> c<124> l<7:4> el<7:38>
n<> u<126> t<Non_port_module_item> p<155> c<125> s<154> l<7:4> el<7:38>
n<dut> u<127> t<StringConst> p<152> s<139> l<8:4> el<8:7>
n<P> u<128> t<StringConst> p<137> s<136> l<9:8> el<9:9>
n<X> u<129> t<StringConst> p<130> l<9:11> el<9:12>
n<> u<130> t<Primary_literal> p<131> c<129> l<9:11> el<9:12>
n<> u<131> t<Primary> p<132> c<130> l<9:11> el<9:12>
n<> u<132> t<Expression> p<134> c<131> l<9:11> el<9:12>
n<> u<133> t<Unary_Tilda> p<134> s<132> l<9:10> el<9:11>
n<> u<134> t<Expression> p<135> c<133> l<9:10> el<9:12>
n<> u<135> t<Mintypmax_expression> p<136> c<134> l<9:10> el<9:12>
n<> u<136> t<Param_expression> p<137> c<135> l<9:10> el<9:12>
n<> u<137> t<Named_parameter_assignment> p<138> c<128> l<9:7> el<9:13>
n<> u<138> t<List_of_parameter_assignments> p<139> c<137> l<9:7> el<9:13>
n<> u<139> t<Parameter_value_assignment> p<152> c<138> s<151> l<8:8> el<10:5>
n<u_dut> u<140> t<StringConst> p<141> l<10:6> el<10:11>
n<> u<141> t<Name_of_instance> p<151> c<140> s<150> l<10:6> el<10:11>
n<a> u<142> t<StringConst> p<149> s<147> l<11:8> el<11:9>
n<o> u<143> t<StringConst> p<144> l<11:10> el<11:11>
n<> u<144> t<Primary_literal> p<145> c<143> l<11:10> el<11:11>
n<> u<145> t<Primary> p<146> c<144> l<11:10> el<11:11>
n<> u<146> t<Expression> p<149> c<145> s<148> l<11:10> el<11:11>
n<> u<147> t<OpenParens> p<149> s<146> l<11:9> el<11:10>
n<> u<148> t<CloseParens> p<149> l<11:11> el<11:12>
n<> u<149> t<Named_port_connection> p<150> c<142> l<11:7> el<11:12>
n<> u<150> t<List_of_port_connections> p<151> c<149> l<11:7> el<11:12>
n<> u<151> t<Hierarchical_instance> p<152> c<141> l<10:6> el<12:5>
n<> u<152> t<Module_instantiation> p<153> c<127> l<8:4> el<12:6>
n<> u<153> t<Module_or_generate_item> p<154> c<152> l<8:4> el<12:6>
n<> u<154> t<Non_port_module_item> p<155> c<153> l<8:4> el<12:6>
n<> u<155> t<Module_declaration> p<156> c<89> l<6:1> el<13:10>
n<> u<156> t<Description> p<157> c<155> l<6:1> el<13:10>
n<> u<157> t<Source_text> p<158> c<67> l<1:1> el<13:10>
n<> u<158> t<Top_level_rule> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:6: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@dut".

[INF:CP0303] dut.sv:6: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:6: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/NoParamSubs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.P), line:2:26, endln:2:27, parent:work@dut
    |UINT:0
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:19, parent:work@dut.P
      |vpiRange:
      \_range: , line:2:21, endln:2:24
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:P
    |vpiFullName:work@dut.P
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:31, parent:work@dut
    |vpiRhs:
    \_constant: , line:2:30, endln:2:31
      |vpiDecompile:0
      |vpiSize:2
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19, parent:work@dut.P
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.P), line:2:26, endln:2:27, parent:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.a), line:1:31, endln:1:32, parent:work@dut
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:36
  |vpiPort:
  \_port: (a), line:1:31, endln:1:32, parent:work@dut
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.a), line:1:31, endln:1:32, parent:work@dut
  |vpiContAssign:
  \_cont_assign: , line:3:11, endln:3:16, parent:work@dut
    |vpiRhs:
    \_ref_obj: (work@dut.P), line:3:15, endln:3:16
      |vpiName:P
      |vpiFullName:work@dut.P
    |vpiLhs:
    \_ref_obj: (work@dut.a), line:3:11, endln:3:12
      |vpiName:a
      |vpiFullName:work@dut.a
      |vpiActual:
      \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32, parent:work@top.u_dut
        |vpiTypespec:
        \_logic_typespec: , line:1:19, endln:1:24
          |vpiRange:
          \_range: , line:1:26, endln:1:29
            |vpiLeftRange:
            \_constant: , line:1:26, endln:1:27
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:28, endln:1:29
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiNetType:36
|uhdmallModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:13:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:26, endln:7:27, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:19, parent:work@top.X
      |vpiRange:
      \_range: , line:7:21, endln:7:24
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:37, parent:work@top
    |vpiRhs:
    \_operation: , line:7:30, endln:7:37
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:26, endln:7:27, parent:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:6:31, endln:6:32, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiPort:
  \_port: (o), line:6:31, endln:6:32, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:6:31, endln:6:32, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:6:1: , endln:13:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.X), line:7:26, endln:7:27, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:7:14, endln:7:19, parent:work@top.X
      |vpiRange:
      \_range: , line:7:21, endln:7:24
        |vpiLeftRange:
        \_constant: , line:7:21, endln:7:22
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:23, endln:7:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:37, parent:work@top
    |vpiRhs:
    \_operation: , line:7:30, endln:7:37
      |vpiTypespec:
      \_logic_typespec: , line:7:14, endln:7:19
        |vpiRange:
        \_range: , line:7:21, endln:7:24
          |vpiLeftRange:
          \_constant: , line:7:21, endln:7:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:23, endln:7:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiOpType:75
      |vpiReordered:1
      |vpiOperand:
      \_constant: , line:7:35, endln:7:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.X), line:7:26, endln:7:27, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:6:31, endln:6:32, parent:work@top
    |vpiTypespec:
    \_logic_typespec: , line:6:19, endln:6:24
      |vpiRange:
      \_range: , line:6:26, endln:6:29
        |vpiLeftRange:
        \_constant: , line:6:26, endln:6:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:28, endln:6:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:6:31, endln:6:32, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:6:31, endln:6:32, parent:o
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:6:31, endln:6:32, parent:work@top
    |vpiTypedef:
    \_logic_typespec: , line:6:19, endln:6:24
      |vpiRange:
      \_range: , line:6:26, endln:6:29, parent:o
        |vpiLeftRange:
        \_constant: , line:6:26, endln:6:27
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:6:28, endln:6:29
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:13:10
  |vpiModule:
  \_module: work@dut (work@top.u_dut) dut.sv:8:4: , endln:12:6, parent:work@top
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.P), line:2:26, endln:2:27, parent:work@top.u_dut
      |UINT:0
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:19, parent:work@top.u_dut.P
        |vpiRange:
        \_range: , line:2:21, endln:2:24
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:P
      |vpiFullName:work@top.u_dut.P
    |vpiParamAssign:
    \_param_assign: , line:2:26, endln:2:31, parent:work@top.u_dut
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:9:10, endln:9:12
        |vpiOpType:4
        |vpiOperand:
        \_ref_obj: (X), line:9:11, endln:9:12
          |vpiName:X
          |vpiActual:
          \_operation: , line:7:30, endln:7:37
      |vpiLhs:
      \_parameter: (work@top.u_dut.P), line:2:26, endln:2:27, parent:work@top.u_dut
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32, parent:work@top.u_dut
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:6:1: , endln:13:10
    |vpiPort:
    \_port: (a), line:1:31, endln:1:32, parent:work@top.u_dut
      |vpiName:a
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@top.o), line:11:10, endln:11:11, parent:a
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiActual:
        \_logic_net: (work@top.o), line:6:31, endln:6:32, parent:work@top
      |vpiLowConn:
      \_ref_obj: (work@top.u_dut.a), line:11:8, endln:11:9, parent:a
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32, parent:work@top.u_dut
      |vpiTypedef:
      \_logic_typespec: , line:1:19, endln:1:24
        |vpiRange:
        \_range: , line:1:26, endln:1:29, parent:a
          |vpiLeftRange:
          \_constant: , line:1:26, endln:1:27
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:28, endln:1:29
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dut (work@top.u_dut) dut.sv:8:4: , endln:12:6, parent:work@top
    |vpiContAssign:
    \_cont_assign: , line:3:11, endln:3:16, parent:work@top.u_dut
      |vpiRhs:
      \_ref_obj: (work@top.u_dut.P), line:3:15, endln:3:16
        |vpiName:P
        |vpiFullName:work@top.u_dut.P
        |vpiActual:
        \_operation: , line:9:10, endln:9:12
      |vpiLhs:
      \_ref_obj: (work@top.u_dut.a), line:3:11, endln:3:12
        |vpiName:a
        |vpiFullName:work@top.u_dut.a
        |vpiActual:
        \_logic_net: (work@top.u_dut.a), line:1:31, endln:1:32, parent:work@top.u_dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/NoParamSubs/dut.sv | ${SURELOG_DIR}/build/regression/NoParamSubs/roundtrip/dut_000.sv | 7 | 13 | 

