
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/gap/bc-12.trace.gz
.gz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3491099 heartbeat IPC: 2.86443 cumulative IPC: 2.86443 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6461521 heartbeat IPC: 3.36652 cumulative IPC: 3.09525 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 9423019 heartbeat IPC: 3.37667 cumulative IPC: 3.18369 (Simulation time: 0 hr 1 min 3 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 12381317 heartbeat IPC: 3.38032 cumulative IPC: 3.23067 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 15336483 heartbeat IPC: 3.3839 cumulative IPC: 3.2602 (Simulation time: 0 hr 1 min 44 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 15336483 (Simulation time: 0 hr 1 min 44 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 85177753 heartbeat IPC: 0.143182 cumulative IPC: 0.143182 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 156063147 heartbeat IPC: 0.141073 cumulative IPC: 0.142119 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 226994620 heartbeat IPC: 0.140981 cumulative IPC: 0.141738 (Simulation time: 0 hr 3 min 29 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 298481763 heartbeat IPC: 0.139885 cumulative IPC: 0.14127 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 369525552 heartbeat IPC: 0.140758 cumulative IPC: 0.141168 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 440917717 heartbeat IPC: 0.140071 cumulative IPC: 0.140984 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 511387699 heartbeat IPC: 0.141904 cumulative IPC: 0.141114 (Simulation time: 0 hr 5 min 53 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 583028328 heartbeat IPC: 0.139586 cumulative IPC: 0.140922 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 653182263 heartbeat IPC: 0.142544 cumulative IPC: 0.1411 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 724681420 heartbeat IPC: 0.139862 cumulative IPC: 0.140975 (Simulation time: 0 hr 7 min 46 sec) 
Heartbeat CPU 0 instructions: 160000001 cycles: 794496059 heartbeat IPC: 0.143236 cumulative IPC: 0.141178 (Simulation time: 0 hr 8 min 23 sec) 
Heartbeat CPU 0 instructions: 170000003 cycles: 863229827 heartbeat IPC: 0.145489 cumulative IPC: 0.141527 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 933929821 heartbeat IPC: 0.141443 cumulative IPC: 0.141521 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 190000000 cycles: 1001158273 heartbeat IPC: 0.148747 cumulative IPC: 0.142013 (Simulation time: 0 hr 10 min 14 sec) 
Heartbeat CPU 0 instructions: 200000000 cycles: 1073934266 heartbeat IPC: 0.137408 cumulative IPC: 0.141697 (Simulation time: 0 hr 10 min 50 sec) 
Heartbeat CPU 0 instructions: 210000002 cycles: 1146611933 heartbeat IPC: 0.137594 cumulative IPC: 0.141433 (Simulation time: 0 hr 11 min 26 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 1219369845 heartbeat IPC: 0.137442 cumulative IPC: 0.141192 (Simulation time: 0 hr 12 min 1 sec) 
Heartbeat CPU 0 instructions: 230000001 cycles: 1292272076 heartbeat IPC: 0.13717 cumulative IPC: 0.140962 (Simulation time: 0 hr 12 min 36 sec) 
Heartbeat CPU 0 instructions: 240000001 cycles: 1365545705 heartbeat IPC: 0.136475 cumulative IPC: 0.140719 (Simulation time: 0 hr 13 min 12 sec) 
Heartbeat CPU 0 instructions: 250000003 cycles: 1438519448 heartbeat IPC: 0.137036 cumulative IPC: 0.14053 (Simulation time: 0 hr 13 min 47 sec) 
Finished CPU 0 instructions: 200000002 cycles: 1423182965 cumulative IPC: 0.14053 (Simulation time: 0 hr 13 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.14053 instructions: 200000002 cycles: 1423182965
ITLB TOTAL     ACCESS:   36667634  HIT:   36667634  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   36667634  HIT:   36667634  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   36967627	FORWARD:          0	MERGED:     299994	TO_CACHE:   36667633

DTLB TOTAL     ACCESS:   59679575  HIT:   51173491  MISS:    8506084  HIT %:    85.7471  MISS %:    14.2529   MPKI: 42.5304
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   59679575  HIT:   51173491  MISS:    8506084  HIT %:    85.7471  MISS %:    14.2529   MPKI: 42.5304
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 19.0208 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.140074
DTLB MSHR FULL: 0.000189054
DTLB RQ	ACCESS:   65490707	FORWARD:          0	MERGED:    5275853	TO_CACHE:   60214854

STLB TOTAL     ACCESS:    9607522  HIT:    6257520  MISS:    3350002  HIT %:    65.1315  MISS %:    34.8685   MPKI: 16.75
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:    8506084  HIT:    5156506  MISS:    3349578  HIT %:    60.6214  MISS %:    39.3786   MPKI: 16.7479
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    1101438  HIT:    1101014  MISS:        424  HIT %:    99.9615  MISS %:  0.0384951   MPKI: 0.00212
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        200  USELESS:        224
STLB USEFUL LOAD PREFETCHES:        200 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        200 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 25.3647 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.157321
STLB MSHR FULL: 0
STLB RQ	ACCESS:   11658937	FORWARD:          0	MERGED:    2051416	TO_CACHE:    9607521

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   68214921  HIT:   50263309  MISS:   17951612  HIT %:    73.6837  MISS %:    26.3163   MPKI: 89.7581
L1D Test counter:          0
L1D LOAD      ACCESS:   54221623  HIT:   37787600  MISS:   16642524  HIT %:     69.691  MISS %:     30.309   MPKI: 82.1701
L1D RFO       ACCESS:   11017806  HIT:   10988003  MISS:      29803  HIT %:    99.7295  MISS %:   0.270499   MPKI: 0.149015
L1D PREFETCH  ACCESS:    2975492  HIT:    1487706  MISS:    1487786  HIT %:    49.9987  MISS %:    50.0013   MPKI: 7.43893
L1D PREFETCH  REQUESTED:    6342169  ISSUED:    6342169  USEFUL:     770640  USELESS:     717154
L1D USEFUL LOAD PREFETCHES:     770640 PREFETCH ISSUED TO LOWER LEVEL:    1600446  ACCURACY: 48.1516
L1D TIMELY PREFETCHES:     770640 LATE PREFETCHES: 48641 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 20452 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 83.2126 MSHR LATE: 0.243205 PQ LATE: 0.10226 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1536427 DIFFERENT FILL-ORIGIN LEVEL: 64019
L1D AVERAGE MISS LATENCY: 137.51 cycles
L1D AVERAGE MISS LATENCY LOAD: 131.601 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 199.442 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.1004
L1D MSHR FULL: 0.00820554
L1D RQ	ACCESS:   55691515	FORWARD:          0	MERGED:    1215144	TO_CACHE:   54430123
L1D WQ	ACCESS:   11244938	FORWARD:      46248	MERGED:     184354	TO_CACHE:   11060584
L1D PQ	ACCESS:    3189316	FORWARD:          0	MERGED:      36463	TO_CACHE:    3152853

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 4158629
L1D ROI Sum of L1D PQ occupancy: 42836203
L1D PREFETCHES PUSHED FROM L2C: 0
152d17a5d646: 4
55fd7d4edff8: 10
55fd7d4edf0a: 14
152d17a5d6c3: 14
55fd7d4edf15: 14
152d17a5d672: 14
152d17a5d63e: 14
55fd7d4ec770: 14
55fd7d4edea5: 14
55fd7d4ee03f: 14
55fd7d4edec3: 14
55fd7d4ede7b: 2056
55fd7d4edf25: 5158
55fd7d4ede73: 5781
55fd7d4ede70: 5917
152d17a5d686: 14007
55fd7d4edec6: 15947
55fd7d4ede77: 16880
55fd7d4edebf: 30687
55fd7d4eded6: 57293
55fd7d4edeca: 5226426
55fd7d4edee2: 11053731
L1I TOTAL     ACCESS:   36967628  HIT:   36967628  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   36967628  HIT:   36967628  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   48282991	FORWARD:          0	MERGED:   11315364	TO_CACHE:   36967627

BTB TOTAL     ACCESS:   35189020  HIT:   35189006  MISS:         14  HIT %:        100  MISS %: 3.97851e-05   MPKI: 7e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:     253973  HIT:     253969  MISS:          4
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:   34935019  HIT:   34935011  MISS:          8
BTB BRANCH_DIRECT_CALL	ACCESS:         14  HIT:         13  MISS:          1
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:         14  HIT:         13  MISS:          1
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:   26895316  HIT:   11090461  MISS:   15804855  HIT %:    41.2357  MISS %:    58.7643   MPKI: 79.0243
L2C Test counter:          0
L2C LOAD      ACCESS:   16385381  HIT:    2282205  MISS:   14103178  HIT %:    13.9283  MISS %:    86.0717   MPKI: 70.5159
L2C DATA LOAD MPKI: 70.5159
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:      29802  HIT:        736  MISS:      29066  HIT %:    2.46963  MISS %:    97.5304   MPKI: 0.14533
L2C PREFETCH  ACCESS:    1586280  HIT:      38432  MISS:    1547848  HIT %:    2.42278  MISS %:    97.5772   MPKI: 7.73924
L2C DATA PREFETCH MPKI: 7.73924
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    5543285  HIT:    5543226  MISS:         59  HIT %:    99.9989  MISS %: 0.00106435   MPKI: 0.000295
L2C LOAD TRANSLATION ACCESS:    3350144  HIT:    3225484  MISS:     124660  HIT %:     96.279  MISS %:    3.72103   MPKI: 0.6233
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        424  HIT:        378  MISS:         46  HIT %:    89.1509  MISS %:    10.8491   MPKI: 0.00023
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      30289  USELESS:    1517779
L2C USEFUL LOAD PREFETCHES:      30289 PREFETCH ISSUED TO LOWER LEVEL:    1555596  ACCURACY: 1.9471
L2C TIMELY PREFETCHES:      30289 LATE PREFETCHES: 7748 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 70.5159 MSHR LATE: 0.03874 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 58722 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 141.172 cycles
L2C AVERAGE MISS LATENCY LOAD: 135.835 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 190.266 cycles
L2C AVERAGE MSHR OCCUPANCY: 1.39384
L2C MSHR FULL: 0
L2C RQ	ACCESS:   19765754	FORWARD:          0	MERGED:          0	TO_CACHE:   19765753
L2C WQ	ACCESS:    5543285	FORWARD:          1	MERGED:          0	TO_CACHE:    5543285
L2C PQ	ACCESS:    1600446	FORWARD:          0	MERGED:          0	TO_CACHE:    1600446

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 124548
L2C Data Evicting Data 15555548
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 158
L2C Data Evicting Translations 124542
L2C Dense regions hint from L2: 0
55fd7d4edff8: 2
55fd7d4ec770: 14
55fd7d4edec3: 14
55fd7d4edea5: 14
152d17a5d672: 14
152d17a5d63e: 14
55fd7d4edf25: 608
55fd7d4ede73: 627
55fd7d4ede70: 1237
55fd7d4ede7b: 2052
152d17a5d686: 10874
55fd7d4edec6: 15253
55fd7d4ede77: 16675
55fd7d4edebf: 23067
55fd7d4eded6: 57232
55fd7d4edeca: 4971881
55fd7d4edee2: 9003598
PSCL5 TOTAL     ACCESS:    3350002  HIT:    3350002  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:    3349578  HIT:    3349578  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        424  HIT:        424  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:    3350002  HIT:    3350002  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:    3349578  HIT:    3349578  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        424  HIT:        424  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:    3350002  HIT:    3350002  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:    3349578  HIT:    3349578  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        424  HIT:        424  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:    3350002  HIT:    3349399  MISS:        603  HIT %:     99.982  MISS %:      0.018   MPKI: 0.003015
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:    3349578  HIT:    3348975  MISS:        603  HIT %:     99.982  MISS %:  0.0180023   MPKI: 0.003015
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:        424  HIT:        424  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:   21108781  HIT:   10643822  MISS:   10464959  HIT %:    50.4237  MISS %:    49.5763   MPKI: 52.3248
LLC Test counter:          0
LLC LOAD      ACCESS:   14095427  HIT:    5124556  MISS:    8970873  HIT %:    36.3562  MISS %:    63.6438   MPKI: 44.8544
LLC RFO       ACCESS:      29066  HIT:        470  MISS:      28596  HIT %:    1.61701  MISS %:     98.383   MPKI: 0.14298
LLC PREFETCH  ACCESS:    1555596  HIT:     138273  MISS:    1417323  HIT %:    8.88875  MISS %:    91.1113   MPKI: 7.08661
LLC WRITEBACK ACCESS:    5303986  HIT:    5303746  MISS:        240  HIT %:    99.9955  MISS %:  0.0045249   MPKI: 0.0012
LLC LOAD TRANSLATION ACCESS:     124660  HIT:      76735  MISS:      47925  HIT %:    61.5554  MISS %:    38.4446   MPKI: 0.239625
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:         46  HIT:         42  MISS:          4  HIT %:    91.3043  MISS %:    8.69565   MPKI: 2e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      85317  USELESS:    1333671
LLC USEFUL LOAD PREFETCHES:      85317 PREFETCH ISSUED TO LOWER LEVEL:    1417323  ACCURACY: 6.01959
LLC TIMELY PREFETCHES:      85317 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 44.8544 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 167.94 cycles
LLC AVERAGE MISS LATENCY LOAD: 166.169 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 176.708 cycles
LLC AVERAGE MSHR OCCUPANCY: 1.06234
LLC MSHR FULL: 0
LLC RQ	ACCESS:   14249202	FORWARD:          0	MERGED:          0	TO_CACHE:   14249201
LLC WQ	ACCESS:    5303985	FORWARD:          1	MERGED:          0	TO_CACHE:    5303985
LLC PQ	ACCESS:    1555596	FORWARD:          0	MERGED:          0	TO_CACHE:    1555596

LLC Dense regions hint to LLC: 0
55fd7d4edec3: 14
55fd7d4edea5: 14
152d17a5d672: 14
152d17a5d63e: 14
55fd7d4ec770: 14
55fd7d4ede70: 101
55fd7d4ede73: 136
55fd7d4edf25: 143
55fd7d4ede7b: 2050
152d17a5d686: 7350
55fd7d4edec6: 13241
55fd7d4ede77: 16642
55fd7d4edebf: 23064
55fd7d4eded6: 57232
55fd7d4edeca: 3839295
55fd7d4edee2: 5011547

RAW hits: 645266
Loads Generated: 56336781
Loads sent to L1D: 55691515
Stores Generated: 11244935
Stores sent to L1D: 11244938
Major fault: 0 Minor fault: 31004
Allocated PAGES: 31004
Total Load insts: 68237456
Total Non-spec loads: 9982768
Percentage of speculative loads: 85.3705
L1D response latency: 131.991 cycles
Load retirement latency: 211.472 cycles

CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1543593  ROW_BUFFER_MISS:    8920993
 DBUS_CONGESTED:       6733
 WQ ROW_BUFFER_HIT:    2781859  ROW_BUFFER_MISS:    1401326  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 121915509
0banks busy for write cycles: 858584
1banks busy for read cycles: 458615772
1banks busy for write cycles: 185396764
2banks busy for read cycles: 269616620
2banks busy for write cycles: 143536270
3banks busy for read cycles: 74441857
3banks busy for write cycles: 72525104
4banks busy for read cycles: 25105111
4banks busy for write cycles: 30054218
5banks busy for read cycles: 9952442
5banks busy for write cycles: 12363486
6banks busy for read cycles: 4094124
6banks busy for write cycles: 6003159
7banks busy for read cycles: 1826711
7banks busy for write cycles: 3513612
8banks busy for read cycles: 873012
8banks busy for write cycles: 2490611

CPU 0 Branch Prediction Accuracy: 85.1853% MPKI: 26.0899 Average ROB Occupancy at Mispredict: 24.7015
Branch types
NOT_BRANCH: 164778088 82.389%
BRANCH_DIRECT_JUMP: 253973 0.126986%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 34967587 17.4838%
BRANCH_DIRECT_CALL: 14 7e-06%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 14 7e-06%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 31004
