// Seed: 3637571840
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 - 1;
  always_latch id_1 = id_3 == id_3;
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
  reg id_6 = 1'd0;
  assign id_3 = 1'b0;
  logic [7:0] id_7;
  wire id_8;
  always_comb id_6 = new[id_7];
endmodule
