{"Hiroshi Nakamura": [0, ["A Small, Fast and Low-Power Register File by Bit-Partitioning", ["Masaaki Kondo", "Hiroshi Nakamura"], "https://doi.org/10.1109/HPCA.2005.3", 10, "hpca", 2005]], "Sanjay J. Patel": [0, ["The Future of Computer Architecture Research: An Industrial Perspective", ["Wen-mei W. Hwu", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2005.36", 0, "hpca", 2005]], "Venkatanand Venkatachalapathy": [0, ["Microarchitectural Wire Management for Performance and Power in Partitioned Architectures", ["Rajeev Balasubramonian", "Naveen Muralimanohar", "Karthik Ramani", "Venkatanand Venkatachalapathy"], "https://doi.org/10.1109/HPCA.2005.21", 12, "hpca", 2005]], "H. Peter Hofstee": [0, ["Power Efficient Processor Architecture and The Cell Processor", ["H. Peter Hofstee"], "https://doi.org/10.1109/HPCA.2005.26", 5, "hpca", 2005]], "Sean Lie": [0, ["Unbounded Transactional Memory", ["C. Scott Ananian", "Krste Asanovic", "Bradley C. Kuszmaul", "Charles E. Leiserson", "Sean Lie"], "https://doi.org/10.1109/HPCA.2005.41", 12, "hpca", 2005]], "Bruce L. Jacob": [0, ["Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions", ["Aamer Jaleel", "Bruce L. Jacob"], "https://doi.org/10.1109/HPCA.2005.42", 10, "hpca", 2005]], "Dean M. Tullsen": [0, ["Multithreaded Value Prediction", ["Nathan Tuck", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2005.22", 11, "hpca", 2005]], "Vijay S. Pai": [1.3959646771866119e-08, ["An Efficient Programmable 10 Gigabit Ethernet Network Interface Card", ["Paul Willmann", "Hyong-youb Kim", "Scott Rixner", "Vijay S. Pai"], "https://doi.org/10.1109/HPCA.2005.6", 12, "hpca", 2005]], "Antonio Gonzalez": [0, ["Distributing the Frontend for Temperature Reduction", ["Pedro Chaparro", "Grigorios Magklis", "Jose Gonzalez", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.12", 10, "hpca", 2005], ["Software Directed Issue Queue Power Reduction", ["Timothy M. Jones", "Michael F. P. OBoyle", "Jaume Abella", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2005.32", 10, "hpca", 2005]], "Nihar R. Mahapatra": [0, ["Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses", ["Krishnan Sundaresan", "Nihar R. Mahapatra"], "https://doi.org/10.1109/HPCA.2005.5", 10, "hpca", 2005]], "Yuanyuan Zhou": [0, ["SafeMem: Exploiting ECC-Memory for Detecting Memory Leaks and Memory Corruption During Production Runs", ["Feng Qin", "Shan Lu", "Yuanyuan Zhou"], "https://doi.org/10.1109/HPCA.2005.29", 12, "hpca", 2005]], "Paul R. Prucnal": [0, ["Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems", ["Xuning Chen", "Li-Shiuan Peh", "Gu-Yeon Wei", "Yue-Kai Huang", "Paul R. Prucnal"], "https://doi.org/10.1109/HPCA.2005.15", 12, "hpca", 2005]], "Norman P. Jouppi": [0, ["Enterprise IT Trends and Implications for Architecture Research", ["Parthasarathy Ranganathan", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2005.14", 4, "hpca", 2005]], "Douglas M. Hawkins": [0, ["Characterizing and Comparing Prevailing Simulation Techniques", ["Joshua J. Yi", "Sreekumar V. Kodakara", "Resit Sendag", "David J. Lilja", "Douglas M. Hawkins"], "https://doi.org/10.1109/HPCA.2005.8", 12, "hpca", 2005]], "Jose F. Martinez": [0, ["Checkpointed Early Load Retirement", ["Nevin Kirman", "Meyrem Kirman", "Mainak Chaudhuri", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2005.9", 12, "hpca", 2005]], "Zhao Zhang": [0, ["A Performance Comparison of DRAM Memory System Optimizations for SMT Processors", ["Zhichun Zhu", "Zhao Zhang"], "https://doi.org/10.1109/HPCA.2005.2", 12, "hpca", 2005]], "Kevin Skadron": [0, ["Performance, Energy, and Thermal Considerations for SMT and CMP Architectures", ["Yingmin Li", "David M. Brooks", "Zhigang Hu", "Kevin Skadron"], "https://doi.org/10.1109/HPCA.2005.25", 12, "hpca", 2005]], "Steven K. Reinhardt": [0, ["A Unified Compressed Memory Hierarchy", ["Erik G. Hallnor", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.4", 12, "hpca", 2005], ["The Soft Error Problem: An Architectural Perspective", ["Shubhendu S. Mukherjee", "Joel S. Emer", "Steven K. Reinhardt"], "https://doi.org/10.1109/HPCA.2005.37", 5, "hpca", 2005]], "Eric Rotenberg": [0, ["Tapping ZettaRAMTM for Low-Power Memory Systems", ["Ravi K. Venkatesan", "Ahmed S. Al-Zawawi", "Eric Rotenberg"], "https://doi.org/10.1109/HPCA.2005.35", 12, "hpca", 2005]], "David A. Wood": [0, ["Improving Multiple-CMP Systems Using Token Coherence", ["Michael R. Marty", "Jesse D. Bingham", "Mark D. Hill", "Alan J. Hu", "Milo M. K. Martin", "David A. Wood"], "https://doi.org/10.1109/HPCA.2005.17", 12, "hpca", 2005]], "Amir Roth": [0, ["Low-Overhead Interactive Debugging via Dynamic Instrumentation with DISE", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/HPCA.2005.18", 12, "hpca", 2005]], "Douglas W. Clark": [0, ["Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain Processors", ["Qiang Wu", "Philo Juang", "Margaret Martonosi", "Douglas W. Clark"], "https://doi.org/10.1109/HPCA.2005.43", 12, "hpca", 2005]], "Brad Calder": [0, ["Transition Phase Classification and Prediction", ["Jeremy Lau", "Stefan Schoenmackers", "Brad Calder"], "https://doi.org/10.1109/HPCA.2005.39", 12, "hpca", 2005]], "William J. Dally": [0, ["Scatter-Add in Data Parallel Architectures", ["Jung Ho Ahn", "Mattan Erez", "William J. Dally"], "https://doi.org/10.1109/HPCA.2005.30", 11, "hpca", 2005]], "Joel M. Tendler": [0, ["Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors", ["Hans M. Jacobson", "Pradip Bose", "Zhigang Hu", "Alper Buyuktosunoglu", "Victor V. Zyuban", "Richard J. Eickemeyer", "Lee Eisen", "John Griswell", "Doug Logan", "Balaram Sinharoy", "Joel M. Tendler"], "https://doi.org/10.1109/HPCA.2005.33", 5, "hpca", 2005]], "Ryan Kastner": [0, ["On the Limits of Leakage Power Reduction in Caches", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1109/HPCA.2005.23", 12, "hpca", 2005]], "Fred Weber": [0, ["Trends in High-Performance Processors", ["Fred Weber"], "https://doi.org/10.1109/HPCA.2005.40", 0, "hpca", 2005]], "Teresa Nachiondo Frinos": [0, ["A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks", ["Jose Duato", "Ian Johnson", "Jose Flich", "Finbar Naven", "Pedro Javier Garcia", "Teresa Nachiondo Frinos"], "https://doi.org/10.1109/HPCA.2005.1", 12, "hpca", 2005]], "Rajiv Gupta": [0, ["SENSS: Security Enhancement to Symmetric Shared Memory Multiprocessors", ["Youtao Zhang", "Lan Gao", "Jun Yang", "Xiangyu Zhang", "Rajiv Gupta"], "https://doi.org/10.1109/HPCA.2005.31", 11, "hpca", 2005]], "Carla E. Brodley": [0, ["Heat Stroke: Power-Density-Based Denial of Service in SMT", ["Jahangir Hasan", "Ankit Jalote", "T. N. Vijaykumar", "Carla E. Brodley"], "https://doi.org/10.1109/HPCA.2005.16", 12, "hpca", 2005]], "Santosh G. Abraham": [0, ["Effective Instruction Prefetching in Chip Multiprocessors for Modern Commercial Applications", ["Lawrence Spracklen", "Yuan Chou", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.13", 12, "hpca", 2005], ["Chip Multithreading: Opportunities and Challenges", ["Lawrence Spracklen", "Santosh G. Abraham"], "https://doi.org/10.1109/HPCA.2005.10", 5, "hpca", 2005]], "Yan Solihin": [0, ["Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture", ["Dhruba Chandra", "Fei Guo", "Seongbeom Kim", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2005.27", 12, "hpca", 2005]]}