{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677732018925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677732018933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 12:40:18 2023 " "Processing started: Thu Mar 02 12:40:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677732018933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677732018933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AdderSeg7_Dip -c AdderSeg7_Dip " "Command: quartus_map --read_settings_files=on --write_settings_files=off AdderSeg7_Dip -c AdderSeg7_Dip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677732018933 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677732019324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "one ONE AdderSeg7_Dip.v(121) " "Verilog HDL Declaration information at AdderSeg7_Dip.v(121): object \"one\" differs only in case from object \"ONE\" in the same scope" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 121 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1677732019375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderseg7_dip.v 4 4 " "Found 4 design units, including 4 entities, in source file adderseg7_dip.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSeg7_Dip " "Found entity 1: AdderSeg7_Dip" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677732019383 ""} { "Info" "ISGN_ENTITY_NAME" "2 freq_divider " "Found entity 2: freq_divider" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677732019383 ""} { "Info" "ISGN_ENTITY_NAME" "3 dip_switch " "Found entity 3: dip_switch" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677732019383 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_driver " "Found entity 4: seg_driver" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677732019383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677732019383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AdderSeg7_Dip " "Elaborating entity \"AdderSeg7_Dip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677732019424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_divider freq_divider:freq_divider " "Elaborating entity \"freq_divider\" for hierarchy \"freq_divider:freq_divider\"" {  } { { "AdderSeg7_Dip.v" "freq_divider" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677732019434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dip_switch dip_switch:dip_switch " "Elaborating entity \"dip_switch\" for hierarchy \"dip_switch:dip_switch\"" {  } { { "AdderSeg7_Dip.v" "dip_switch" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677732019442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:seg_driver\"" {  } { { "AdderSeg7_Dip.v" "seg_driver" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677732019452 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dig_out\[0\] GND " "Pin \"dig_out\[0\]\" is stuck at GND" {  } { { "AdderSeg7_Dip.v" "" { Text "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/AdderSeg7_Dip.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1677732020073 "|AdderSeg7_Dip|dig_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1677732020073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1677732020162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/vic/Project/Verilog_Project/AdderSeg7_Dip/output_files/AdderSeg7_Dip.map.smsg " "Generated suppressed messages file D:/vic/Project/Verilog_Project/AdderSeg7_Dip/output_files/AdderSeg7_Dip.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1677732020356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677732020413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677732020413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "132 " "Implemented 132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677732020439 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677732020439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677732020439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677732020439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677732020450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 12:40:20 2023 " "Processing ended: Thu Mar 02 12:40:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677732020450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677732020450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677732020450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677732020450 ""}
