{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 16:29:53 2015 " "Info: Processing started: Tue Nov 24 16:29:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InsSetOp -c InsSetOp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InsSetOp -c InsSetOp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Register:A_reg\|Output\[0\] register Register:A_reg\|Output\[3\] 345.18 MHz 2.897 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 345.18 MHz between source register \"Register:A_reg\|Output\[0\]\" and destination register \"Register:A_reg\|Output\[3\]\" (period= 2.897 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.658 ns + Longest register register " "Info: + Longest register to register delay is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:A_reg\|Output\[0\] 1 REG LCFF_X46_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:A_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 0.973 ns AddSub:AS\|Add0~5 2 COMB LCCOMB_X46_Y3_N14 2 " "Info: 2: + IC(0.377 ns) + CELL(0.596 ns) = 0.973 ns; Loc. = LCCOMB_X46_Y3_N14; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.053 ns AddSub:AS\|Add0~8 3 COMB LCCOMB_X46_Y3_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.053 ns; Loc. = LCCOMB_X46_Y3_N16; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~5 AddSub:AS|Add0~8 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.133 ns AddSub:AS\|Add0~11 4 COMB LCCOMB_X46_Y3_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.133 ns; Loc. = LCCOMB_X46_Y3_N18; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~8 AddSub:AS|Add0~11 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.591 ns AddSub:AS\|Add0~13 5 COMB LCCOMB_X46_Y3_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 1.591 ns; Loc. = LCCOMB_X46_Y3_N20; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { AddSub:AS|Add0~11 AddSub:AS|Add0~13 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.178 ns) 2.562 ns Register:A_reg\|Output\[3\]~3 6 COMB LCCOMB_X47_Y3_N8 1 " "Info: 6: + IC(0.793 ns) + CELL(0.178 ns) = 2.562 ns; Loc. = LCCOMB_X47_Y3_N8; Fanout = 1; COMB Node = 'Register:A_reg\|Output\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.971 ns" { AddSub:AS|Add0~13 Register:A_reg|Output[3]~3 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.658 ns Register:A_reg\|Output\[3\] 7 REG LCFF_X47_Y3_N9 4 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 2.658 ns; Loc. = LCFF_X47_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Register:A_reg|Output[3]~3 Register:A_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.488 ns ( 55.98 % ) " "Info: Total cell delay = 1.488 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 44.02 % ) " "Info: Total interconnect delay = 1.170 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 AddSub:AS|Add0~8 AddSub:AS|Add0~11 AddSub:AS|Add0~13 Register:A_reg|Output[3]~3 Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { Register:A_reg|Output[0] {} AddSub:AS|Add0~5 {} AddSub:AS|Add0~8 {} AddSub:AS|Add0~11 {} AddSub:AS|Add0~13 {} Register:A_reg|Output[3]~3 {} Register:A_reg|Output[3] {} } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.793ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns Register:A_reg\|Output\[3\] 3 REG LCFF_X47_Y3_N9 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X47_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Clock~clkctrl Register:A_reg|Output[3] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.867 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns Register:A_reg\|Output\[0\] 3 REG LCFF_X46_Y3_N9 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X46_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 AddSub:AS|Add0~8 AddSub:AS|Add0~11 AddSub:AS|Add0~13 Register:A_reg|Output[3]~3 Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { Register:A_reg|Output[0] {} AddSub:AS|Add0~5 {} AddSub:AS|Add0~8 {} AddSub:AS|Add0~11 {} AddSub:AS|Add0~13 {} Register:A_reg|Output[3]~3 {} Register:A_reg|Output[3] {} } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.793ns 0.000ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[3] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:A_reg\|Output\[5\] outputRam\[4\] Clock 7.314 ns register " "Info: tsu for register \"Register:A_reg\|Output\[5\]\" (data pin = \"outputRam\[4\]\", clock pin = \"Clock\") is 7.314 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.219 ns + Longest pin register " "Info: + Longest pin to register delay is 10.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns outputRam\[4\] 1 PIN PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T3; Fanout = 2; PIN Node = 'outputRam\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputRam[4] } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.555 ns) + CELL(0.521 ns) 7.930 ns AddSub:AS\|Add0~15 2 COMB LCCOMB_X47_Y3_N28 2 " "Info: 2: + IC(6.555 ns) + CELL(0.521 ns) = 7.930 ns; Loc. = LCCOMB_X47_Y3_N28; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { outputRam[4] AddSub:AS|Add0~15 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.495 ns) 8.950 ns AddSub:AS\|Add0~17 3 COMB LCCOMB_X46_Y3_N22 2 " "Info: 3: + IC(0.525 ns) + CELL(0.495 ns) = 8.950 ns; Loc. = LCCOMB_X46_Y3_N22; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { AddSub:AS|Add0~15 AddSub:AS|Add0~17 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.408 ns AddSub:AS\|Add0~19 4 COMB LCCOMB_X46_Y3_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 9.408 ns; Loc. = LCCOMB_X46_Y3_N24; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { AddSub:AS|Add0~17 AddSub:AS|Add0~19 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.178 ns) 10.123 ns Register:A_reg\|Output\[5\]~5 5 COMB LCCOMB_X46_Y3_N30 1 " "Info: 5: + IC(0.537 ns) + CELL(0.178 ns) = 10.123 ns; Loc. = LCCOMB_X46_Y3_N30; Fanout = 1; COMB Node = 'Register:A_reg\|Output\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { AddSub:AS|Add0~19 Register:A_reg|Output[5]~5 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.219 ns Register:A_reg\|Output\[5\] 6 REG LCFF_X46_Y3_N31 4 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 10.219 ns; Loc. = LCFF_X46_Y3_N31; Fanout = 4; REG Node = 'Register:A_reg\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Register:A_reg|Output[5]~5 Register:A_reg|Output[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.602 ns ( 25.46 % ) " "Info: Total cell delay = 2.602 ns ( 25.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.617 ns ( 74.54 % ) " "Info: Total interconnect delay = 7.617 ns ( 74.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { outputRam[4] AddSub:AS|Add0~15 AddSub:AS|Add0~17 AddSub:AS|Add0~19 Register:A_reg|Output[5]~5 Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { outputRam[4] {} outputRam[4]~combout {} AddSub:AS|Add0~15 {} AddSub:AS|Add0~17 {} AddSub:AS|Add0~19 {} Register:A_reg|Output[5]~5 {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 6.555ns 0.525ns 0.000ns 0.537ns 0.000ns } { 0.000ns 0.854ns 0.521ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.867 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns Register:A_reg\|Output\[5\] 3 REG LCFF_X46_Y3_N31 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X46_Y3_N31; Fanout = 4; REG Node = 'Register:A_reg\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.219 ns" { outputRam[4] AddSub:AS|Add0~15 AddSub:AS|Add0~17 AddSub:AS|Add0~19 Register:A_reg|Output[5]~5 Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.219 ns" { outputRam[4] {} outputRam[4]~combout {} AddSub:AS|Add0~15 {} AddSub:AS|Add0~17 {} AddSub:AS|Add0~19 {} Register:A_reg|Output[5]~5 {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 6.555ns 0.525ns 0.000ns 0.537ns 0.000ns } { 0.000ns 0.854ns 0.521ns 0.495ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputAddSub\[7\] Register:A_reg\|Output\[0\] 12.125 ns register " "Info: tco from clock \"Clock\" to destination pin \"outputAddSub\[7\]\" through register \"Register:A_reg\|Output\[0\]\" is 12.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.867 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns Register:A_reg\|Output\[0\] 3 REG LCFF_X46_Y3_N9 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X46_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.981 ns + Longest register pin " "Info: + Longest register to pin delay is 8.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:A_reg\|Output\[0\] 1 REG LCFF_X46_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y3_N9; Fanout = 4; REG Node = 'Register:A_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:A_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.596 ns) 0.973 ns AddSub:AS\|Add0~5 2 COMB LCCOMB_X46_Y3_N14 2 " "Info: 2: + IC(0.377 ns) + CELL(0.596 ns) = 0.973 ns; Loc. = LCCOMB_X46_Y3_N14; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.053 ns AddSub:AS\|Add0~8 3 COMB LCCOMB_X46_Y3_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.053 ns; Loc. = LCCOMB_X46_Y3_N16; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~5 AddSub:AS|Add0~8 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.133 ns AddSub:AS\|Add0~11 4 COMB LCCOMB_X46_Y3_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.133 ns; Loc. = LCCOMB_X46_Y3_N18; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~8 AddSub:AS|Add0~11 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.213 ns AddSub:AS\|Add0~14 5 COMB LCCOMB_X46_Y3_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.213 ns; Loc. = LCCOMB_X46_Y3_N20; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~11 AddSub:AS|Add0~14 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.293 ns AddSub:AS\|Add0~17 6 COMB LCCOMB_X46_Y3_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.293 ns; Loc. = LCCOMB_X46_Y3_N22; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~14 AddSub:AS|Add0~17 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.373 ns AddSub:AS\|Add0~20 7 COMB LCCOMB_X46_Y3_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.373 ns; Loc. = LCCOMB_X46_Y3_N24; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~17 AddSub:AS|Add0~20 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.453 ns AddSub:AS\|Add0~23 8 COMB LCCOMB_X46_Y3_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.453 ns; Loc. = LCCOMB_X46_Y3_N26; Fanout = 1; COMB Node = 'AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~20 AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.911 ns AddSub:AS\|Add0~25 9 COMB LCCOMB_X46_Y3_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.911 ns; Loc. = LCCOMB_X46_Y3_N28; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { AddSub:AS|Add0~23 AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(2.860 ns) 8.981 ns outputAddSub\[7\] 10 PIN PIN_Y1 0 " "Info: 10: + IC(4.210 ns) + CELL(2.860 ns) = 8.981 ns; Loc. = PIN_Y1; Fanout = 0; PIN Node = 'outputAddSub\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { AddSub:AS|Add0~25 outputAddSub[7] } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.394 ns ( 48.93 % ) " "Info: Total cell delay = 4.394 ns ( 48.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.587 ns ( 51.07 % ) " "Info: Total interconnect delay = 4.587 ns ( 51.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.981 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 AddSub:AS|Add0~8 AddSub:AS|Add0~11 AddSub:AS|Add0~14 AddSub:AS|Add0~17 AddSub:AS|Add0~20 AddSub:AS|Add0~23 AddSub:AS|Add0~25 outputAddSub[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.981 ns" { Register:A_reg|Output[0] {} AddSub:AS|Add0~5 {} AddSub:AS|Add0~8 {} AddSub:AS|Add0~11 {} AddSub:AS|Add0~14 {} AddSub:AS|Add0~17 {} AddSub:AS|Add0~20 {} AddSub:AS|Add0~23 {} AddSub:AS|Add0~25 {} outputAddSub[7] {} } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.210ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.981 ns" { Register:A_reg|Output[0] AddSub:AS|Add0~5 AddSub:AS|Add0~8 AddSub:AS|Add0~11 AddSub:AS|Add0~14 AddSub:AS|Add0~17 AddSub:AS|Add0~20 AddSub:AS|Add0~23 AddSub:AS|Add0~25 outputAddSub[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.981 ns" { Register:A_reg|Output[0] {} AddSub:AS|Add0~5 {} AddSub:AS|Add0~8 {} AddSub:AS|Add0~11 {} AddSub:AS|Add0~14 {} AddSub:AS|Add0~17 {} AddSub:AS|Add0~20 {} AddSub:AS|Add0~23 {} AddSub:AS|Add0~25 {} outputAddSub[7] {} } { 0.000ns 0.377ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 4.210ns } { 0.000ns 0.596ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "outputRam\[4\] outputAddSub\[7\] 16.638 ns Longest " "Info: Longest tpd from source pin \"outputRam\[4\]\" to destination pin \"outputAddSub\[7\]\" is 16.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns outputRam\[4\] 1 PIN PIN_T3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_T3; Fanout = 2; PIN Node = 'outputRam\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputRam[4] } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.555 ns) + CELL(0.521 ns) 7.930 ns AddSub:AS\|Add0~15 2 COMB LCCOMB_X47_Y3_N28 2 " "Info: 2: + IC(6.555 ns) + CELL(0.521 ns) = 7.930 ns; Loc. = LCCOMB_X47_Y3_N28; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.076 ns" { outputRam[4] AddSub:AS|Add0~15 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.495 ns) 8.950 ns AddSub:AS\|Add0~17 3 COMB LCCOMB_X46_Y3_N22 2 " "Info: 3: + IC(0.525 ns) + CELL(0.495 ns) = 8.950 ns; Loc. = LCCOMB_X46_Y3_N22; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { AddSub:AS|Add0~15 AddSub:AS|Add0~17 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.030 ns AddSub:AS\|Add0~20 4 COMB LCCOMB_X46_Y3_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 9.030 ns; Loc. = LCCOMB_X46_Y3_N24; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~17 AddSub:AS|Add0~20 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.110 ns AddSub:AS\|Add0~23 5 COMB LCCOMB_X46_Y3_N26 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.110 ns; Loc. = LCCOMB_X46_Y3_N26; Fanout = 1; COMB Node = 'AddSub:AS\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AddSub:AS|Add0~20 AddSub:AS|Add0~23 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.568 ns AddSub:AS\|Add0~25 6 COMB LCCOMB_X46_Y3_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 9.568 ns; Loc. = LCCOMB_X46_Y3_N28; Fanout = 2; COMB Node = 'AddSub:AS\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { AddSub:AS|Add0~23 AddSub:AS|Add0~25 } "NODE_NAME" } } { "AddSub.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/AddSub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.210 ns) + CELL(2.860 ns) 16.638 ns outputAddSub\[7\] 7 PIN PIN_Y1 0 " "Info: 7: + IC(4.210 ns) + CELL(2.860 ns) = 16.638 ns; Loc. = PIN_Y1; Fanout = 0; PIN Node = 'outputAddSub\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.070 ns" { AddSub:AS|Add0~25 outputAddSub[7] } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.348 ns ( 32.14 % ) " "Info: Total cell delay = 5.348 ns ( 32.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.290 ns ( 67.86 % ) " "Info: Total interconnect delay = 11.290 ns ( 67.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.638 ns" { outputRam[4] AddSub:AS|Add0~15 AddSub:AS|Add0~17 AddSub:AS|Add0~20 AddSub:AS|Add0~23 AddSub:AS|Add0~25 outputAddSub[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.638 ns" { outputRam[4] {} outputRam[4]~combout {} AddSub:AS|Add0~15 {} AddSub:AS|Add0~17 {} AddSub:AS|Add0~20 {} AddSub:AS|Add0~23 {} AddSub:AS|Add0~25 {} outputAddSub[7] {} } { 0.000ns 0.000ns 6.555ns 0.525ns 0.000ns 0.000ns 0.000ns 4.210ns } { 0.000ns 0.854ns 0.521ns 0.495ns 0.080ns 0.080ns 0.458ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register:A_reg\|Output\[5\] Input\[5\] Clock -3.222 ns register " "Info: th for register \"Register:A_reg\|Output\[5\]\" (data pin = \"Input\[5\]\", clock pin = \"Clock\") is -3.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.867 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.602 ns) 2.867 ns Register:A_reg\|Output\[5\] 3 REG LCFF_X46_Y3_N31 4 " "Info: 3: + IC(1.001 ns) + CELL(0.602 ns) = 2.867 ns; Loc. = LCFF_X46_Y3_N31; Fanout = 4; REG Node = 'Register:A_reg\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.78 % ) " "Info: Total cell delay = 1.628 ns ( 56.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.239 ns ( 43.22 % ) " "Info: Total interconnect delay = 1.239 ns ( 43.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.375 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns Input\[5\] 1 PIN PIN_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_Y20; Fanout = 1; PIN Node = 'Input\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[5] } "NODE_NAME" } } { "InsSetOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/InsSetOp.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.128 ns) + CELL(0.413 ns) 6.375 ns Register:A_reg\|Output\[5\] 2 REG LCFF_X46_Y3_N31 4 " "Info: 2: + IC(5.128 ns) + CELL(0.413 ns) = 6.375 ns; Loc. = LCFF_X46_Y3_N31; Fanout = 4; REG Node = 'Register:A_reg\|Output\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.541 ns" { Input[5] Register:A_reg|Output[5] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsSetOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.247 ns ( 19.56 % ) " "Info: Total cell delay = 1.247 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.128 ns ( 80.44 % ) " "Info: Total interconnect delay = 5.128 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { Input[5] Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { Input[5] {} Input[5]~combout {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 5.128ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { Clock Clock~clkctrl Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.867 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 0.238ns 1.001ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { Input[5] Register:A_reg|Output[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { Input[5] {} Input[5]~combout {} Register:A_reg|Output[5] {} } { 0.000ns 0.000ns 5.128ns } { 0.000ns 0.834ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 16:29:53 2015 " "Info: Processing ended: Tue Nov 24 16:29:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
