
module carrySellect8 (
input [7:0] A,
input [7:0] B,
input cin,
output[7:0] sum,
output cout
);

wire c4;
wire c80;
wire c81;
wire[3:0] temp80;
wire[3:0] temp81;

adder4 lowadder(A[3:0],B[3:0],cin,c4,sum[3:0]);

adder4 adder80(A[7:4],B[7:4],1'b0,c80,temp80[3:0]);

adder4 adder81(A[7:4],B[7:4],1'b1,c81,temp81[3:0]);

mux2x1 mux8(temp80[3:0],temp81[3:0],c4,sum[7:4]);

assign cout = (c4 | c80) & c81;

endmodule

module mux2x1(input[3:0] A,
input[3:0] B,
input sel,
output[3:0] out);

assign out = (sel == 1'b1) ? B : A;

endmodule 


module FullAdder2(a,b,cin,cout, sum);
input a,b,cin;
output sum, cout;

assign sum = a ^ b ^ cin;
assign cout = (a & b) | (a & cin) | (b & cin);

endmodule



module adder4(A, B, cin, cout, S);
input[3:0] A, B;
input cin;
output[3:0] S;
output cout;
wire c1, c2, c3;
// 4 instantiated 1-bit Full Adders
FullAdder2 fa0(A[0], B[0], cin, c1, S[0]);
FullAdder2 fa1(A[1], B[1], c1, c2, S[1]);
FullAdder2 fa2(A[2], B[2], c2, c3, S[2]);
FullAdder2 fa3(A[3], B[3], c3, cout, S[3]);
endmodule

