 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cal_phase
Version: L-2016.03-SP1
Date   : Sun Nov 28 21:05:57 2021
****************************************


Library(s) Used:

    ssc_core_slow (File: /mnt/mydata/spinal_works/18um/Technology/TSMC/core/synopsys/db/nopower/core_slow.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
cal_phase              10KGATES          ssc_core_slow
cal_vn                 5KGATES           ssc_core_slow
dotVn                  5KGATES           ssc_core_slow
cordic_int             5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cal_phase_0
                       5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cal_phase_1
                       5KGATES           ssc_core_slow
FloorAndWrap_7         5KGATES           ssc_core_slow
FloorAndWrap_6         5KGATES           ssc_core_slow
FloorAndWrap_5         5KGATES           ssc_core_slow
FloorAndWrap_4         5KGATES           ssc_core_slow
FloorAndWrap_3         5KGATES           ssc_core_slow
FloorAndWrap_2         5KGATES           ssc_core_slow
FloorAndWrap_1         5KGATES           ssc_core_slow
FloorAndWrap_0         5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cal_vn_0
                       5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cal_vn_1
                       5KGATES           ssc_core_slow
s_table                5KGATES           ssc_core_slow
FloorAndWrap_8_1       5KGATES           ssc_core_slow
FloorAndWrap_8_0       5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_dotVn
                       5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cordic_int_0
                       5KGATES           ssc_core_slow
SNPS_CLOCK_GATE_HIGH_cordic_int_1
                       5KGATES           ssc_core_slow


Global Operating Voltage = 1.62 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = Unitless


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cal_phase                                 0.455    0.000    0.000    0.455 100.0
  cordic (cordic_int)                  4.34e-02    0.000    0.000 4.34e-02   9.5
  dot (dotVn)                             0.165    0.000    0.000    0.165  36.2
    FloorWrapPsum2 (FloorAndWrap_8_0)  2.52e-03    0.000    0.000 2.52e-03   0.6
    FloorWrapPsum1 (FloorAndWrap_8_1)  2.85e-03    0.000    0.000 2.85e-03   0.6
    table_1 (s_table)                  9.69e-02    0.000    0.000 9.69e-02  21.3
  calvn (cal_vn)                          0.218    0.000    0.000    0.218  47.8
    FloorWrapVn_7 (FloorAndWrap_0)     1.98e-03    0.000    0.000 1.98e-03   0.4
    FloorWrapVn_6 (FloorAndWrap_1)     1.98e-03    0.000    0.000 1.98e-03   0.4
    FloorWrapVn_5 (FloorAndWrap_2)     1.97e-03    0.000    0.000 1.97e-03   0.4
    FloorWrapVn_4 (FloorAndWrap_3)     1.99e-03    0.000    0.000 1.99e-03   0.4
    FloorWrapVn_3 (FloorAndWrap_4)     1.97e-03    0.000    0.000 1.97e-03   0.4
    FloorWrapVn_2 (FloorAndWrap_5)     1.96e-03    0.000    0.000 1.96e-03   0.4
    FloorWrapVn_1 (FloorAndWrap_6)     1.96e-03    0.000    0.000 1.96e-03   0.4
    FloorWrapVn_0 (FloorAndWrap_7)     1.99e-03    0.000    0.000 1.99e-03   0.4
1
