# -100daysofRTL
In #100daysofrtl, I'll be focusing on improving my Digital Electronics skills, covering VERILOG and System VERILOG codes.

This is my list of 100 days of RTL coding.

Day1 --> Basic logic gates
Day2 --> Half Adder
Day3 --> Mux 4x1
Day4 --> 32x1 Mux using 4x1 Mux
Day5 --> 4-bit Full adder with CLA
Day6 --> Encoder 8 to 3
Day7 --> Decoder 3 to 8
Day8 --> JK Flip Flop
Day9 --> Comparator using mux
Day10 --> PISO Shift register
