
import core
import core.asm
import core.rw
import core.markers
import mve
import mve.regs
import mve.rw

from frame import PolyU16SIMDBase

class PolyU16SIMD_32x32_cyc_naive(PolyU16SIMDBase):

    def __init__(self):
        PolyU16SIMDBase.__init__(self,
                                 anticyclic=True,
                                 poly_dim=32,
                                 optimize=False)

    #
    # Naive implementation of the algorithm in the case
    # of a 32x32 multiplication
    #
    def loop(self):

        yield "nop // XXX"

        # Setup predication control for carry-moves once and for all
        yield "// Setup predication control register for carry-moves"
        vpr_p0 = core.regs.Reg(self.asm.gprs, str_name=f"vpr.p0")
        yield from vpr_p0.alloc()
        yield f"mov {vpr_p0.name()}, #0x42"
        yield f"mov {vpr_p0.name()}, #0x3"
        yield f"vmsr p0, {vpr_p0.name()}"
        vpr_p0.free()

        # In the anticyclic case, we can hold the vector input
        # and the vector output in vector registers all the time.
        # The following chained load demonstrates that point, but
        # for the optimized implementation those loads should be
        # scattered through the first iteration.
        for b_idx in range(0,4):
            yield from self.load_b(b_idx)
        for dst_idx in range(0,4):
            yield from self.load_dest(dst_idx)

        for cur_iter in range(0,8):

            self.set_iter(cur_iter)
            yield from self.reset_carry()

            # The a-input can be kept in GPRs throughout the iteration
            for a_idx in range(0,4):
                yield from self.load_a(a_idx)

            # Column 0
            yield from self.mulacc(0,0)
            # Column 1
            yield from self.mulacc(1,0)
            yield from self.mulacc(0,1)
            # Column 2
            yield from self.mulacc(2,0)
            yield from self.mulacc(1,1)
            yield from self.mulacc(0,2)
            # Column 3
            yield from self.mulacc(3,0)
            yield from self.mulacc(2,1)
            yield from self.mulacc(1,2)
            yield from self.mulacc(0,3)
            # Upper half
            # We don't need to flip a[0] because it's
            # not used in the upper half.
            yield from self.flip_a(1)
            yield from self.flip_a(2)
            yield from self.flip_a(3)
            # Column 4
            yield from self.mulacc(3,1)
            yield from self.mulacc(2,2)
            yield from self.mulacc(1,3)
            yield from self.finish_coeff(0)
            # Column 5
            yield from self.mulacc(3,2)
            yield from self.mulacc(2,3)
            yield from self.finish_coeff(1)
            # Column 6
            yield from self.mulacc(3,3)
            yield from self.finish_coeff(2)
            # Column 3
            yield from self.finish_coeff(3)
            yield from self.negate_carry(before_wrap=True)
            yield from self.wrap_coeff(3,negated=True)

            # End of iteration
            for a_idx in range(0,4):
                yield from self.release_a(a_idx)

        for b_idx in range(0,4):
            yield from self.release_b(b_idx)
        for dst_idx in range(0,4):
            yield from self.release_dest(dst_idx)
