{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:01:02 2024 " "Info: Processing started: Thu Dec 12 20:01:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PIC -c PIC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ula:inst2\|z_out " "Warning: Node \"ula:inst2\|z_out\" is a latch" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[4\] " "Warning: Node \"port_io:inst13\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[4\] " "Warning: Node \"port_io:inst12\|latch\[4\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]_15003 " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]_15003\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[4\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[4\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]_14937 " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]_14937\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[0\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[0\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[0\] " "Warning: Node \"port_io:inst12\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[0\] " "Warning: Node \"port_io:inst13\|latch\[0\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[1\] " "Warning: Node \"port_io:inst12\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[1\] " "Warning: Node \"port_io:inst13\|latch\[1\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[1\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[1\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[5\] " "Warning: Node \"port_io:inst12\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[5\] " "Warning: Node \"port_io:inst13\|latch\[5\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[5\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[5\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[6\] " "Warning: Node \"port_io:inst12\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[6\] " "Warning: Node \"port_io:inst13\|latch\[6\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[6\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[6\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[2\] " "Warning: Node \"port_io:inst13\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[2\] " "Warning: Node \"port_io:inst12\|latch\[2\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[2\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[2\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[7\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[7\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[7\] " "Warning: Node \"port_io:inst12\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[7\] " "Warning: Node \"port_io:inst13\|latch\[7\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst13\|latch\[3\] " "Warning: Node \"port_io:inst13\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "port_io:inst12\|latch\[3\] " "Warning: Node \"port_io:inst12\|latch\[3\]\" is a latch" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ram_mem:inst14\|dbus_out\[3\]\$latch " "Warning: Node \"ram_mem:inst14\|dbus_out\[3\]\$latch\" is a latch" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "292 " "Warning: Found 292 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[3\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[3\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[3\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[3\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[3\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[3\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[3\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[7\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[7\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[7\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[7\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[7\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[7\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[7\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[2\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[2\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[2\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[2\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[2\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[2\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[2\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[6\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[6\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[6\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[6\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[6\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[6\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[6\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[5\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[5\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[5\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[5\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[5\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[5\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[5\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[1\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[1\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[1\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[1\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[1\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[1\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[1\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[0\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[0\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[0\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[0\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[0\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[0\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[0\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[0\]_14937 " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[0\]_14937\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[0\]_14937" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[4\]\$latch " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[4\]\$latch\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[4\]\$latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ram_mem:inst14\|dbus_out\[6\]_15003 " "Info: Detected ripple clock \"ram_mem:inst14\|dbus_out\[6\]_15003\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|dbus_out\[6\]_15003" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|latch\[4\] " "Info: Detected ripple clock \"port_io:inst12\|latch\[4\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|latch\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst13\|latch\[4\] " "Info: Detected ripple clock \"port_io:inst13\|latch\[4\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|process_1~0 " "Info: Detected gated clock \"ram_mem:inst14\|process_1~0\" as buffer" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|process_1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|process_1~1 " "Info: Detected gated clock \"ram_mem:inst14\|process_1~1\" as buffer" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|process_1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|LessThan1~0 " "Info: Detected gated clock \"ram_mem:inst14\|LessThan1~0\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|LessThan1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[7\]~8 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[7\]~8\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[3\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[3\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[7\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[7\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[2\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[2\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[6\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[6\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[5\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[5\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[1\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[1\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux3~0 " "Info: Detected gated clock \"controller:inst3\|Mux3~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ram_mem:inst14\|WideNor1~0 " "Info: Detected gated clock \"ram_mem:inst14\|WideNor1~0\" as buffer" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_mem:inst14\|WideNor1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[4\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[4\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[8\]~7 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[8\]~7\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[8\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst13\|en_tris_addr~0 " "Info: Detected gated clock \"port_io:inst13\|en_tris_addr~0\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 36 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|en_tris_addr~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst13\|en_port_addr~0 " "Info: Detected gated clock \"port_io:inst13\|en_port_addr~0\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|en_port_addr~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Equal0~6 " "Info: Detected gated clock \"ula:inst2\|Equal0~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Equal1~0 " "Info: Detected gated clock \"ula:inst2\|Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~6 " "Info: Detected gated clock \"ula:inst2\|Mux1~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[3\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[3\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~71 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~71\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[7\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[7\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[7\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[7\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[7\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[7\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~67 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~67\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~72 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~72\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[2\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[2\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[6\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[6\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~68 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~68\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[6\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[6\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[5\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[5\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[5\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[5\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~69 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~69\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~73 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~73\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[1\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[1\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~6 " "Info: Detected gated clock \"ula:inst2\|Mux4~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~6 " "Info: Detected gated clock \"ula:inst2\|Mux2~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~6 " "Info: Detected gated clock \"ula:inst2\|Mux3~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|rd_en~0 " "Info: Detected gated clock \"controller:inst3\|rd_en~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|rd_en~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "port_io:inst12\|tris_reg\[0\] " "Info: Detected ripple clock \"port_io:inst12\|tris_reg\[0\]\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst12\|tris_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|op_sel\[0\]~12 " "Info: Detected gated clock \"controller:inst3\|op_sel\[0\]~12\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|op_sel\[0\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux32~0 " "Info: Detected gated clock \"controller:inst3\|Mux32~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux21~0 " "Info: Detected gated clock \"controller:inst3\|Mux21~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 371 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux2~1 " "Info: Detected gated clock \"controller:inst3\|Mux2~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux20~1 " "Info: Detected gated clock \"controller:inst3\|Mux20~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 371 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~70 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~70\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[4\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[4\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "status_reg:inst4\|dbus_out~0 " "Info: Detected gated clock \"status_reg:inst4\|dbus_out~0\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|dbus_out~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[4\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[4\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst13\|en_tris_addr~1 " "Info: Detected gated clock \"port_io:inst13\|en_tris_addr~1\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 36 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|en_tris_addr~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "port_io:inst13\|latch~0 " "Info: Detected gated clock \"port_io:inst13\|latch~0\" as buffer" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "port_io:inst13\|latch~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~0 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~0\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[7\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[7\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~1 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~1\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[6\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[6\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~2 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~2\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[5\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[5\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~3 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~3\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[4\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[4\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~4 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~4\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~44 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~44\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~41 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~41\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~42 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~42\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~43 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~43\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~19 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~19\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~16 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~16\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~18 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~18\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[3\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[3\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~50 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~50\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~49 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~49\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~48 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~48\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~47 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~47\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~26 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~26\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~23 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~23\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~25 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~25\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~24 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~24\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~5 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~5\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[2\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[2\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~32 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~32\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~29 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~29\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~31 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~31\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~30 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~30\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~56 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~56\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~55 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~55\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~54 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~54\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~53 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~53\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~6 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~6\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[1\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[1\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[4\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[4\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[6\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[6\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[5\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[5\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|ShiftLeft0~7 " "Info: Detected gated clock \"ula:inst2\|ShiftLeft0~7\" as buffer" {  } { { "ieee/numeric_std.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/ieee/numeric_std.vhd" 2982 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|ShiftLeft0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~17 " "Info: Detected gated clock \"ula:inst2\|Add0~17\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~7 " "Info: Detected gated clock \"ula:inst2\|Mux5~7\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~4 " "Info: Detected gated clock \"ula:inst2\|Mux5~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|rd_en~1 " "Info: Detected gated clock \"controller:inst3\|rd_en~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|rd_en~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~61 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~61\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~59 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~59\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~63 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~63\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~64 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~64\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~17 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~17\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|op_sel\[0\]~10 " "Info: Detected gated clock \"controller:inst3\|op_sel\[0\]~10\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|op_sel\[0\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add5~0 " "Info: Detected gated clock \"ula:inst2\|Add5~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~4 " "Info: Detected gated clock \"ula:inst2\|Mux8~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "w_reg:inst1\|mem_reg\[0\] " "Info: Detected ripple clock \"w_reg:inst1\|mem_reg\[0\]\" as buffer" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "w_reg:inst1\|mem_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux32~1 " "Info: Detected gated clock \"controller:inst3\|Mux32~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux32~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux31~1 " "Info: Detected gated clock \"controller:inst3\|Mux31~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~38 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~38\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~36 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~36\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~35 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~35\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~37 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~37\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[1\]~9 " "Info: Detected gated clock \"controller:inst3\|whichOP\[1\]~9\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[0\]~7 " "Info: Detected gated clock \"controller:inst3\|whichOP\[0\]~7\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[0\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[3\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[3\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~0 " "Info: Detected gated clock \"ula:inst2\|Mux1~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~34 " "Info: Detected gated clock \"ula:inst2\|Add0~34\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~40 " "Info: Detected gated clock \"ula:inst2\|Add0~40\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~3 " "Info: Detected gated clock \"ula:inst2\|Mux1~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~0 " "Info: Detected gated clock \"ula:inst2\|aux~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~32 " "Info: Detected gated clock \"ula:inst2\|Add0~32\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~41 " "Info: Detected gated clock \"ula:inst2\|Add0~41\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~0 " "Info: Detected gated clock \"ula:inst2\|Mux2~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~1 " "Info: Detected gated clock \"ula:inst2\|aux~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~3 " "Info: Detected gated clock \"ula:inst2\|Mux2~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~30 " "Info: Detected gated clock \"ula:inst2\|Add0~30\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~42 " "Info: Detected gated clock \"ula:inst2\|Add0~42\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~0 " "Info: Detected gated clock \"ula:inst2\|Mux3~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~2 " "Info: Detected gated clock \"ula:inst2\|aux~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~3 " "Info: Detected gated clock \"ula:inst2\|Mux3~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~28 " "Info: Detected gated clock \"ula:inst2\|Add0~28\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~43 " "Info: Detected gated clock \"ula:inst2\|Add0~43\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~0 " "Info: Detected gated clock \"ula:inst2\|Mux4~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~3 " "Info: Detected gated clock \"ula:inst2\|aux~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~3 " "Info: Detected gated clock \"ula:inst2\|Mux4~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~26 " "Info: Detected gated clock \"ula:inst2\|Add0~26\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~44 " "Info: Detected gated clock \"ula:inst2\|Add0~44\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~15 " "Info: Detected gated clock \"ula:inst2\|Mux5~15\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~4 " "Info: Detected gated clock \"ula:inst2\|aux~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~18 " "Info: Detected gated clock \"ula:inst2\|Mux5~18\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~5 " "Info: Detected gated clock \"ula:inst2\|aux~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~3 " "Info: Detected gated clock \"ula:inst2\|Mux6~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~0 " "Info: Detected gated clock \"ula:inst2\|Mux6~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~24 " "Info: Detected gated clock \"ula:inst2\|Add0~24\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~45 " "Info: Detected gated clock \"ula:inst2\|Add0~45\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~3 " "Info: Detected gated clock \"ula:inst2\|Mux7~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~6 " "Info: Detected gated clock \"ula:inst2\|aux~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~0 " "Info: Detected gated clock \"ula:inst2\|Mux7~0\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~22 " "Info: Detected gated clock \"ula:inst2\|Add0~22\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~46 " "Info: Detected gated clock \"ula:inst2\|Add0~46\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[4\]~2 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[4\]~2\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[4\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[6\]~3 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[6\]~3\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[6\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[5\]~4 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[5\]~4\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[5\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[1\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[1\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[2\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[2\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux0~0 " "Info: Detected gated clock \"controller:inst3\|Mux0~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 81 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|op_sel\[1\]~9 " "Info: Detected gated clock \"controller:inst3\|op_sel\[1\]~9\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|op_sel\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~2 " "Info: Detected gated clock \"ula:inst2\|Mux8~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "status_reg:inst4\|mem_reg\[0\] " "Info: Detected ripple clock \"status_reg:inst4\|mem_reg\[0\]\" as buffer" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 37 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "status_reg:inst4\|mem_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~20 " "Info: Detected gated clock \"ula:inst2\|Add0~20\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~18 " "Info: Detected gated clock \"ula:inst2\|Add0~18\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~6 " "Info: Detected gated clock \"ula:inst2\|Mux5~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~3 " "Info: Detected gated clock \"ula:inst2\|Mux5~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~60 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~60\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~65 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~65\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~5 " "Info: Detected gated clock \"ula:inst2\|Mux8~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|aux~7 " "Info: Detected gated clock \"ula:inst2\|aux~7\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 23 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|aux~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~13 " "Info: Detected gated clock \"ula:inst2\|Mux5~13\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~14 " "Info: Detected gated clock \"ula:inst2\|Mux5~14\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|lit_sel~14 " "Info: Detected gated clock \"controller:inst3\|lit_sel~14\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|lit_sel~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|OPtype\[0\]~0 " "Info: Detected gated clock \"controller:inst3\|OPtype\[0\]~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 32 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|OPtype\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[11\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|lit_sel~5 " "Info: Detected gated clock \"controller:inst3\|lit_sel~5\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|lit_sel~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pc_reg:inst10\|Equal1~1 " "Info: Detected gated clock \"pc_reg:inst10\|Equal1~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "pc_reg:inst10\|Equal1~0 " "Info: Detected gated clock \"pc_reg:inst10\|Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[3\]~1 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[3\]~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[3\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~1 " "Info: Detected gated clock \"ula:inst2\|Mux1~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~35 " "Info: Detected gated clock \"ula:inst2\|Add0~35\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~4 " "Info: Detected gated clock \"ula:inst2\|Mux1~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~33 " "Info: Detected gated clock \"ula:inst2\|Add0~33\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~1 " "Info: Detected gated clock \"ula:inst2\|Mux2~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~4 " "Info: Detected gated clock \"ula:inst2\|Mux2~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~31 " "Info: Detected gated clock \"ula:inst2\|Add0~31\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~1 " "Info: Detected gated clock \"ula:inst2\|Mux3~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~4 " "Info: Detected gated clock \"ula:inst2\|Mux3~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~29 " "Info: Detected gated clock \"ula:inst2\|Add0~29\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~1 " "Info: Detected gated clock \"ula:inst2\|Mux4~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~4 " "Info: Detected gated clock \"ula:inst2\|Mux4~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~27 " "Info: Detected gated clock \"ula:inst2\|Add0~27\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~16 " "Info: Detected gated clock \"ula:inst2\|Mux5~16\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~46 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~46\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~19 " "Info: Detected gated clock \"ula:inst2\|Mux5~19\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~52 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~52\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~28 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~28\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~4 " "Info: Detected gated clock \"ula:inst2\|Mux6~4\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~1 " "Info: Detected gated clock \"ula:inst2\|Mux6~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~25 " "Info: Detected gated clock \"ula:inst2\|Add0~25\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~34 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~34\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~58 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~58\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~1 " "Info: Detected gated clock \"ula:inst2\|Mux7~1\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|op_sel\[3\]~11 " "Info: Detected gated clock \"controller:inst3\|op_sel\[3\]~11\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|op_sel\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Add0~23 " "Info: Detected gated clock \"ula:inst2\|Add0~23\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Add0~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[1\]~0 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[1\]~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[2\]~5 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[2\]~5\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[2\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~1 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~1\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsr_reg:inst6\|mem_reg\[0\] " "Info: Detected ripple clock \"fsr_reg:inst6\|mem_reg\[0\]\" as buffer" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsr_reg:inst6\|mem_reg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|Equal0~0 " "Info: Detected gated clock \"addr_max:inst5\|Equal0~0\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~3 " "Info: Detected gated clock \"ula:inst2\|Mux8~3\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux30~1 " "Info: Detected gated clock \"controller:inst3\|Mux30~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux30~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|Mux30~0 " "Info: Detected gated clock \"controller:inst3\|Mux30~0\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|Mux30~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~22 " "Info: Detected gated clock \"ula:inst2\|Mux5~22\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~6 " "Info: Detected gated clock \"ula:inst2\|Mux8~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~40 " "Info: Detected gated clock \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~40\" as buffer" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[3\]~11 " "Info: Detected gated clock \"controller:inst3\|whichOP\[3\]~11\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[2\]~10 " "Info: Detected gated clock \"controller:inst3\|whichOP\[2\]~10\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[1\]~8 " "Info: Detected gated clock \"controller:inst3\|whichOP\[1\]~8\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[1\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|whichOP\[0\]~6 " "Info: Detected gated clock \"controller:inst3\|whichOP\[0\]~6\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 33 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|whichOP\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|lit_sel~15 " "Info: Detected gated clock \"controller:inst3\|lit_sel~15\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 25 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|lit_sel~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[10\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[8\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~2 " "Info: Detected gated clock \"ula:inst2\|Mux1~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux1~5 " "Info: Detected gated clock \"ula:inst2\|Mux1~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[7\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~2 " "Info: Detected gated clock \"ula:inst2\|Mux2~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux2~5 " "Info: Detected gated clock \"ula:inst2\|Mux2~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[6\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[6\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[6\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~2 " "Info: Detected gated clock \"ula:inst2\|Mux3~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux3~5 " "Info: Detected gated clock \"ula:inst2\|Mux3~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux3~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~2 " "Info: Detected gated clock \"ula:inst2\|Mux4~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux4~5 " "Info: Detected gated clock \"ula:inst2\|Mux4~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux4~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[4\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[4\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[4\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~17 " "Info: Detected gated clock \"ula:inst2\|Mux5~17\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux5~20 " "Info: Detected gated clock \"ula:inst2\|Mux5~20\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux5~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[3\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~5 " "Info: Detected gated clock \"ula:inst2\|Mux6~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~2 " "Info: Detected gated clock \"ula:inst2\|Mux6~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[2\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~5 " "Info: Detected gated clock \"ula:inst2\|Mux7~5\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~2 " "Info: Detected gated clock \"ula:inst2\|Mux7~2\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[1\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[1\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_max:inst5\|abus_out\[0\]~6 " "Info: Detected gated clock \"addr_max:inst5\|abus_out\[0\]~6\" as buffer" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_max:inst5\|abus_out\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~9 " "Info: Detected gated clock \"ula:inst2\|Mux8~9\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|op_sel\[2\]~8 " "Info: Detected gated clock \"controller:inst3\|op_sel\[2\]~8\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 13 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|op_sel\[2\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux8~7 " "Info: Detected gated clock \"ula:inst2\|Mux8~7\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux8~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[0\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst3\|OPtype\[1\]~1 " "Info: Detected gated clock \"controller:inst3\|OPtype\[1\]~1\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 32 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|OPtype\[1\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[3\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[3\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[2\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[2\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[1\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[1\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|lath_pc\[0\] " "Info: Detected ripple clock \"pc_reg:inst10\|lath_pc\[0\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 105 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|lath_pc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[7\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[7\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[5\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[5\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[3\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[3\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux6~6 " "Info: Detected gated clock \"ula:inst2\|Mux6~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux6~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[2\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[2\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ula:inst2\|Mux7~6 " "Info: Detected gated clock \"ula:inst2\|Mux7~6\" as buffer" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ula:inst2\|Mux7~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "pc_reg:inst10\|pc\[0\] " "Info: Detected ripple clock \"pc_reg:inst10\|pc\[0\]\" as buffer" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 93 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pc_reg:inst10\|pc\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[13\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst3\|presState.fetch_dec_ex " "Info: Detected ripple clock \"controller:inst3\|presState.fetch_dec_ex\" as buffer" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst3\|presState.fetch_dec_ex" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[12\] " "Info: Detected ripple clock \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ula:inst2\|z_out register controller:inst3\|presState.fetch_only 30.18 MHz 33.138 ns Internal " "Info: Clock \"clk\" has Internal fmax of 30.18 MHz between source register \"ula:inst2\|z_out\" and destination register \"controller:inst3\|presState.fetch_only\" (period= 33.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.712 ns + Longest register register " "Info: + Longest register to register delay is 1.712 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ula:inst2\|z_out 1 REG LCCOMB_X23_Y23_N26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2\|z_out'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ula:inst2|z_out } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.150 ns) 0.419 ns controller:inst3\|Mux37~4 2 COMB LCCOMB_X23_Y23_N12 2 " "Info: 2: + IC(0.269 ns) + CELL(0.150 ns) = 0.419 ns; Loc. = LCCOMB_X23_Y23_N12; Fanout = 2; COMB Node = 'controller:inst3\|Mux37~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { ula:inst2|z_out controller:inst3|Mux37~4 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 0.825 ns controller:inst3\|Mux36~0 3 COMB LCCOMB_X23_Y23_N18 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 0.825 ns; Loc. = LCCOMB_X23_Y23_N18; Fanout = 1; COMB Node = 'controller:inst3\|Mux36~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { controller:inst3|Mux37~4 controller:inst3|Mux36~0 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 1.222 ns controller:inst3\|Mux36~1 4 COMB LCCOMB_X23_Y23_N28 1 " "Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 1.222 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'controller:inst3\|Mux36~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { controller:inst3|Mux36~0 controller:inst3|Mux36~1 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 1.628 ns controller:inst3\|Selector0~1 5 COMB LCCOMB_X23_Y23_N8 1 " "Info: 5: + IC(0.256 ns) + CELL(0.150 ns) = 1.628 ns; Loc. = LCCOMB_X23_Y23_N8; Fanout = 1; COMB Node = 'controller:inst3\|Selector0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { controller:inst3|Mux36~1 controller:inst3|Selector0~1 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.712 ns controller:inst3\|presState.fetch_only 6 REG LCFF_X23_Y23_N9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.712 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 2; REG Node = 'controller:inst3\|presState.fetch_only'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { controller:inst3|Selector0~1 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 39.95 % ) " "Info: Total cell delay = 0.684 ns ( 39.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 60.05 % ) " "Info: Total interconnect delay = 1.028 ns ( 60.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ula:inst2|z_out controller:inst3|Mux37~4 controller:inst3|Mux36~0 controller:inst3|Mux36~1 controller:inst3|Selector0~1 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { ula:inst2|z_out {} controller:inst3|Mux37~4 {} controller:inst3|Mux36~0 {} controller:inst3|Mux36~1 {} controller:inst3|Selector0~1 {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.269ns 0.256ns 0.247ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.893 ns - Smallest " "Info: - Smallest clock skew is -14.893 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2178 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2178; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns controller:inst3\|presState.fetch_only 3 REG LCFF_X23_Y23_N9 2 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X23_Y23_N9; Fanout = 2; REG Node = 'controller:inst3\|presState.fetch_only'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.572 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.932 ns) 3.385 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y16 5 " "Info: 2: + IC(1.454 ns) + CELL(0.932 ns) = 3.385 ns; Loc. = M4K_X26_Y16; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.376 ns) 5.037 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X22_Y22_N2 9 " "Info: 3: + IC(1.276 ns) + CELL(0.376 ns) = 5.037 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.420 ns) 5.743 ns addr_max:inst5\|abus_out\[6\]~3 4 COMB LCCOMB_X22_Y22_N18 12 " "Info: 4: + IC(0.286 ns) + CELL(0.420 ns) = 5.743 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 12; COMB Node = 'addr_max:inst5\|abus_out\[6\]~3'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.438 ns) 7.252 ns ram_mem:inst14\|process_1~1 5 COMB LCCOMB_X27_Y22_N0 40 " "Info: 5: + IC(1.071 ns) + CELL(0.438 ns) = 7.252 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 40; COMB Node = 'ram_mem:inst14\|process_1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 7.936 ns ram_mem:inst14\|WideNor1~0 6 COMB LCCOMB_X27_Y22_N16 10 " "Info: 6: + IC(0.264 ns) + CELL(0.420 ns) = 7.936 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 10; COMB Node = 'ram_mem:inst14\|WideNor1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 9.054 ns ram_mem:inst14\|dbus_out\[7\]\$latch 7 REG LCCOMB_X29_Y22_N14 1 " "Info: 7: + IC(0.968 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[7\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.275 ns) 10.287 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20 8 COMB LCCOMB_X22_Y22_N14 1 " "Info: 8: + IC(0.958 ns) + CELL(0.275 ns) = 10.287 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 10.959 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~21 9 COMB LCCOMB_X22_Y22_N4 3 " "Info: 9: + IC(0.252 ns) + CELL(0.420 ns) = 10.959 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 3; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~21'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.416 ns) 11.646 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22 10 COMB LCCOMB_X22_Y22_N16 7 " "Info: 10: + IC(0.271 ns) + CELL(0.416 ns) = 11.646 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 7; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.438 ns) 12.564 ns ula:inst2\|Mux1~0 11 COMB LCCOMB_X22_Y21_N24 1 " "Info: 11: + IC(0.480 ns) + CELL(0.438 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y21_N24; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 13.090 ns ula:inst2\|Mux1~1 12 COMB LCCOMB_X22_Y21_N26 1 " "Info: 12: + IC(0.251 ns) + CELL(0.275 ns) = 13.090 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ula:inst2|Mux1~0 ula:inst2|Mux1~1 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.393 ns) 14.233 ns ula:inst2\|Mux1~2 13 COMB LCCOMB_X21_Y19_N2 2 " "Info: 13: + IC(0.750 ns) + CELL(0.393 ns) = 14.233 ns; Loc. = LCCOMB_X21_Y19_N2; Fanout = 2; COMB Node = 'ula:inst2\|Mux1~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { ula:inst2|Mux1~1 ula:inst2|Mux1~2 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 14.907 ns ula:inst2\|Mux1~6 14 COMB LCCOMB_X21_Y19_N24 264 " "Info: 14: + IC(0.254 ns) + CELL(0.420 ns) = 14.907 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 264; COMB Node = 'ula:inst2\|Mux1~6'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ula:inst2|Mux1~2 ula:inst2|Mux1~6 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.371 ns) 15.984 ns ula:inst2\|Equal0~4 15 COMB LCCOMB_X22_Y19_N16 1 " "Info: 15: + IC(0.706 ns) + CELL(0.371 ns) = 15.984 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'ula:inst2\|Equal0~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { ula:inst2|Mux1~6 ula:inst2|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 16.685 ns ula:inst2\|z_out~1 16 COMB LCCOMB_X22_Y19_N24 1 " "Info: 16: + IC(0.263 ns) + CELL(0.438 ns) = 16.685 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 1; COMB Node = 'ula:inst2\|z_out~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ula:inst2|Equal0~4 ula:inst2|z_out~1 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 17.572 ns ula:inst2\|z_out 17 REG LCCOMB_X23_Y23_N26 3 " "Info: 17: + IC(0.737 ns) + CELL(0.150 ns) = 17.572 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2\|z_out'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.331 ns ( 41.72 % ) " "Info: Total cell delay = 7.331 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.241 ns ( 58.28 % ) " "Info: Total interconnect delay = 10.241 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { ula:inst2|z_out controller:inst3|Mux37~4 controller:inst3|Mux36~0 controller:inst3|Mux36~1 controller:inst3|Selector0~1 controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.712 ns" { ula:inst2|z_out {} controller:inst3|Mux37~4 {} controller:inst3|Mux36~0 {} controller:inst3|Mux36~1 {} controller:inst3|Selector0~1 {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.269ns 0.256ns 0.247ns 0.256ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { clk clk~clkctrl controller:inst3|presState.fetch_only } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { clk {} clk~combout {} clk~clkctrl {} controller:inst3|presState.fetch_only {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\] ula:inst2\|z_out clk 11.803 ns " "Info: Found hold time violation between source  pin or register \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]\" and destination pin or register \"ula:inst2\|z_out\" for clock \"clk\" (Hold time is 11.803 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.791 ns + Largest " "Info: + Largest clock skew is 14.791 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 17.572 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 17.572 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.932 ns) 3.385 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\] 2 MEM M4K_X26_Y16 5 " "Info: 2: + IC(1.454 ns) + CELL(0.932 ns) = 3.385 ns; Loc. = M4K_X26_Y16; Fanout = 5; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[5\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.386 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.376 ns) 5.037 ns addr_max:inst5\|Equal0~1 3 COMB LCCOMB_X22_Y22_N2 9 " "Info: 3: + IC(1.276 ns) + CELL(0.376 ns) = 5.037 ns; Loc. = LCCOMB_X22_Y22_N2; Fanout = 9; COMB Node = 'addr_max:inst5\|Equal0~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.420 ns) 5.743 ns addr_max:inst5\|abus_out\[6\]~3 4 COMB LCCOMB_X22_Y22_N18 12 " "Info: 4: + IC(0.286 ns) + CELL(0.420 ns) = 5.743 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 12; COMB Node = 'addr_max:inst5\|abus_out\[6\]~3'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.438 ns) 7.252 ns ram_mem:inst14\|process_1~1 5 COMB LCCOMB_X27_Y22_N0 40 " "Info: 5: + IC(1.071 ns) + CELL(0.438 ns) = 7.252 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 40; COMB Node = 'ram_mem:inst14\|process_1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 7.936 ns ram_mem:inst14\|WideNor1~0 6 COMB LCCOMB_X27_Y22_N16 10 " "Info: 6: + IC(0.264 ns) + CELL(0.420 ns) = 7.936 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 10; COMB Node = 'ram_mem:inst14\|WideNor1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.968 ns) + CELL(0.150 ns) 9.054 ns ram_mem:inst14\|dbus_out\[7\]\$latch 7 REG LCCOMB_X29_Y22_N14 1 " "Info: 7: + IC(0.968 ns) + CELL(0.150 ns) = 9.054 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 1; REG Node = 'ram_mem:inst14\|dbus_out\[7\]\$latch'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch } "NODE_NAME" } } { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.275 ns) 10.287 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20 8 COMB LCCOMB_X22_Y22_N14 1 " "Info: 8: + IC(0.958 ns) + CELL(0.275 ns) = 10.287 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~20'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 10.959 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~21 9 COMB LCCOMB_X22_Y22_N4 3 " "Info: 9: + IC(0.252 ns) + CELL(0.420 ns) = 10.959 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 3; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~21'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.416 ns) 11.646 ns busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22 10 COMB LCCOMB_X22_Y22_N16 7 " "Info: 10: + IC(0.271 ns) + CELL(0.416 ns) = 11.646 ns; Loc. = LCCOMB_X22_Y22_N16; Fanout = 7; COMB Node = 'busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]~22'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 } "NODE_NAME" } } { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.438 ns) 12.564 ns ula:inst2\|Mux1~0 11 COMB LCCOMB_X22_Y21_N24 1 " "Info: 11: + IC(0.480 ns) + CELL(0.438 ns) = 12.564 ns; Loc. = LCCOMB_X22_Y21_N24; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 13.090 ns ula:inst2\|Mux1~1 12 COMB LCCOMB_X22_Y21_N26 1 " "Info: 12: + IC(0.251 ns) + CELL(0.275 ns) = 13.090 ns; Loc. = LCCOMB_X22_Y21_N26; Fanout = 1; COMB Node = 'ula:inst2\|Mux1~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { ula:inst2|Mux1~0 ula:inst2|Mux1~1 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.393 ns) 14.233 ns ula:inst2\|Mux1~2 13 COMB LCCOMB_X21_Y19_N2 2 " "Info: 13: + IC(0.750 ns) + CELL(0.393 ns) = 14.233 ns; Loc. = LCCOMB_X21_Y19_N2; Fanout = 2; COMB Node = 'ula:inst2\|Mux1~2'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { ula:inst2|Mux1~1 ula:inst2|Mux1~2 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 14.907 ns ula:inst2\|Mux1~6 14 COMB LCCOMB_X21_Y19_N24 264 " "Info: 14: + IC(0.254 ns) + CELL(0.420 ns) = 14.907 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 264; COMB Node = 'ula:inst2\|Mux1~6'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { ula:inst2|Mux1~2 ula:inst2|Mux1~6 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.371 ns) 15.984 ns ula:inst2\|Equal0~4 15 COMB LCCOMB_X22_Y19_N16 1 " "Info: 15: + IC(0.706 ns) + CELL(0.371 ns) = 15.984 ns; Loc. = LCCOMB_X22_Y19_N16; Fanout = 1; COMB Node = 'ula:inst2\|Equal0~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { ula:inst2|Mux1~6 ula:inst2|Equal0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 16.685 ns ula:inst2\|z_out~1 16 COMB LCCOMB_X22_Y19_N24 1 " "Info: 16: + IC(0.263 ns) + CELL(0.438 ns) = 16.685 ns; Loc. = LCCOMB_X22_Y19_N24; Fanout = 1; COMB Node = 'ula:inst2\|z_out~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { ula:inst2|Equal0~4 ula:inst2|z_out~1 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.150 ns) 17.572 ns ula:inst2\|z_out 17 REG LCCOMB_X23_Y23_N26 3 " "Info: 17: + IC(0.737 ns) + CELL(0.150 ns) = 17.572 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2\|z_out'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.331 ns ( 41.72 % ) " "Info: Total cell delay = 7.331 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.241 ns ( 58.28 % ) " "Info: Total interconnect delay = 10.241 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.781 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 2.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.635 ns) 2.781 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\] 2 MEM M4K_X13_Y19 18 " "Info: 2: + IC(1.147 ns) + CELL(0.635 ns) = 2.781 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.76 % ) " "Info: Total cell delay = 1.634 ns ( 58.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.147 ns ( 41.24 % ) " "Info: Total interconnect delay = 1.147 ns ( 41.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.999ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.999ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.779 ns - Shortest memory register " "Info: - Shortest memory to register delay is 2.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\] 1 MEM M4K_X13_Y19 18 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.416 ns) 1.700 ns ula:inst2\|z_out~0 2 COMB LCCOMB_X22_Y19_N30 1 " "Info: 2: + IC(1.196 ns) + CELL(0.416 ns) = 1.700 ns; Loc. = LCCOMB_X22_Y19_N30; Fanout = 1; COMB Node = 'ula:inst2\|z_out~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] ula:inst2|z_out~0 } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.271 ns) 2.779 ns ula:inst2\|z_out 3 REG LCCOMB_X23_Y23_N26 3 " "Info: 3: + IC(0.808 ns) + CELL(0.271 ns) = 2.779 ns; Loc. = LCCOMB_X23_Y23_N26; Fanout = 3; REG Node = 'ula:inst2\|z_out'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { ula:inst2|z_out~0 ula:inst2|z_out } "NODE_NAME" } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.775 ns ( 27.89 % ) " "Info: Total cell delay = 0.775 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.004 ns ( 72.11 % ) " "Info: Total interconnect delay = 2.004 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] ula:inst2|z_out~0 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} ula:inst2|z_out~0 {} ula:inst2|z_out {} } { 0.000ns 1.196ns 0.808ns } { 0.088ns 0.416ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } } { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.572 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] addr_max:inst5|Equal0~1 addr_max:inst5|abus_out[6]~3 ram_mem:inst14|process_1~1 ram_mem:inst14|WideNor1~0 ram_mem:inst14|dbus_out[7]$latch busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 ula:inst2|Mux1~0 ula:inst2|Mux1~1 ula:inst2|Mux1~2 ula:inst2|Mux1~6 ula:inst2|Equal0~4 ula:inst2|z_out~1 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.572 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[5] {} addr_max:inst5|Equal0~1 {} addr_max:inst5|abus_out[6]~3 {} ram_mem:inst14|process_1~1 {} ram_mem:inst14|WideNor1~0 {} ram_mem:inst14|dbus_out[7]$latch {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~20 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~21 {} busmux:inst|lpm_mux:$00000|mux_smc:auto_generated|result_node[7]~22 {} ula:inst2|Mux1~0 {} ula:inst2|Mux1~1 {} ula:inst2|Mux1~2 {} ula:inst2|Mux1~6 {} ula:inst2|Equal0~4 {} ula:inst2|z_out~1 {} ula:inst2|z_out {} } { 0.000ns 0.000ns 1.454ns 1.276ns 0.286ns 1.071ns 0.264ns 0.968ns 0.958ns 0.252ns 0.271ns 0.480ns 0.251ns 0.750ns 0.254ns 0.706ns 0.263ns 0.737ns } { 0.000ns 0.999ns 0.932ns 0.376ns 0.420ns 0.438ns 0.420ns 0.150ns 0.275ns 0.420ns 0.416ns 0.438ns 0.275ns 0.393ns 0.420ns 0.371ns 0.438ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.781 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.781 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} } { 0.000ns 0.000ns 1.147ns } { 0.000ns 0.999ns 0.635ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.779 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] ula:inst2|z_out~0 ula:inst2|z_out } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.779 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} ula:inst2|z_out~0 {} ula:inst2|z_out {} } { 0.000ns 1.196ns 0.808ns } { 0.088ns 0.416ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_io:inst13\|latch\[3\] porta\[3\] clk 3.222 ns register " "Info: tsu for register \"port_io:inst13\|latch\[3\]\" (data pin = \"porta\[3\]\", clock pin = \"clk\") is 3.222 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.390 ns + Longest pin register " "Info: + Longest pin to register delay is 7.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns porta\[3\] 1 PIN PIN_AE9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE9; Fanout = 1; PIN Node = 'porta\[3\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[3] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns porta~4 2 COMB IOC_X20_Y0_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X20_Y0_N0; Fanout = 1; COMB Node = 'porta~4'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { porta[3] porta~4 } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.092 ns) + CELL(0.438 ns) 7.390 ns port_io:inst13\|latch\[3\] 3 REG LCCOMB_X23_Y22_N4 1 " "Info: 3: + IC(6.092 ns) + CELL(0.438 ns) = 7.390 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 1; REG Node = 'port_io:inst13\|latch\[3\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { porta~4 port_io:inst13|latch[3] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.298 ns ( 17.56 % ) " "Info: Total cell delay = 1.298 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.092 ns ( 82.44 % ) " "Info: Total interconnect delay = 6.092 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { porta[3] porta~4 port_io:inst13|latch[3] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { porta[3] {} porta~4 {} port_io:inst13|latch[3] {} } { 0.000ns 0.000ns 6.092ns } { 0.000ns 0.860ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.953 ns + " "Info: + Micro setup delay of destination is 0.953 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.121 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.787 ns) 3.167 ns fsr_reg:inst6\|mem_reg\[2\] 2 REG LCFF_X23_Y22_N21 2 " "Info: 2: + IC(1.381 ns) + CELL(0.787 ns) = 3.167 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'fsr_reg:inst6\|mem_reg\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { clk fsr_reg:inst6|mem_reg[2] } "NODE_NAME" } } { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 3.490 ns addr_max:inst5\|abus_out\[2\]~5 3 COMB LCCOMB_X23_Y22_N20 251 " "Info: 3: + IC(0.000 ns) + CELL(0.323 ns) = 3.490 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 251; COMB Node = 'addr_max:inst5\|abus_out\[2\]~5'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { fsr_reg:inst6|mem_reg[2] addr_max:inst5|abus_out[2]~5 } "NODE_NAME" } } { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.150 ns) 4.358 ns port_io:inst13\|latch~0 4 COMB LCCOMB_X22_Y22_N0 24 " "Info: 4: + IC(0.718 ns) + CELL(0.150 ns) = 4.358 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 24; COMB Node = 'port_io:inst13\|latch~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { addr_max:inst5|abus_out[2]~5 port_io:inst13|latch~0 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.488 ns) + CELL(0.275 ns) 5.121 ns port_io:inst13\|latch\[3\] 5 REG LCCOMB_X23_Y22_N4 1 " "Info: 5: + IC(0.488 ns) + CELL(0.275 ns) = 5.121 ns; Loc. = LCCOMB_X23_Y22_N4; Fanout = 1; REG Node = 'port_io:inst13\|latch\[3\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { port_io:inst13|latch~0 port_io:inst13|latch[3] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.534 ns ( 49.48 % ) " "Info: Total cell delay = 2.534 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 50.52 % ) " "Info: Total interconnect delay = 2.587 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { clk fsr_reg:inst6|mem_reg[2] addr_max:inst5|abus_out[2]~5 port_io:inst13|latch~0 port_io:inst13|latch[3] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { clk {} clk~combout {} fsr_reg:inst6|mem_reg[2] {} addr_max:inst5|abus_out[2]~5 {} port_io:inst13|latch~0 {} port_io:inst13|latch[3] {} } { 0.000ns 0.000ns 1.381ns 0.000ns 0.718ns 0.488ns } { 0.000ns 0.999ns 0.787ns 0.323ns 0.150ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.390 ns" { porta[3] porta~4 port_io:inst13|latch[3] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.390 ns" { porta[3] {} porta~4 {} port_io:inst13|latch[3] {} } { 0.000ns 0.000ns 6.092ns } { 0.000ns 0.860ns 0.438ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { clk fsr_reg:inst6|mem_reg[2] addr_max:inst5|abus_out[2]~5 port_io:inst13|latch~0 port_io:inst13|latch[3] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { clk {} clk~combout {} fsr_reg:inst6|mem_reg[2] {} addr_max:inst5|abus_out[2]~5 {} port_io:inst13|latch~0 {} port_io:inst13|latch[3] {} } { 0.000ns 0.000ns 1.381ns 0.000ns 0.718ns 0.488ns } { 0.000ns 0.999ns 0.787ns 0.323ns 0.150ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk portb\[2\] port_io:inst12\|port_reg\[2\] 9.444 ns register " "Info: tco from clock \"clk\" to destination pin \"portb\[2\]\" through register \"port_io:inst12\|port_reg\[2\]\" is 9.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.676 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 2178 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2178; COMB Node = 'clk~clkctrl'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.676 ns port_io:inst12\|port_reg\[2\] 3 REG LCFF_X21_Y23_N19 1 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X21_Y23_N19; Fanout = 1; REG Node = 'port_io:inst12\|port_reg\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { clk~clkctrl port_io:inst12|port_reg[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.40 % ) " "Info: Total cell delay = 1.536 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.140 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.140 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl port_io:inst12|port_reg[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst12|port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.518 ns + Longest register pin " "Info: + Longest register to pin delay is 6.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns port_io:inst12\|port_reg\[2\] 1 REG LCFF_X21_Y23_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y23_N19; Fanout = 1; REG Node = 'port_io:inst12\|port_reg\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { port_io:inst12|port_reg[2] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.730 ns) + CELL(2.788 ns) 6.518 ns portb\[2\] 2 PIN PIN_AD10 0 " "Info: 2: + IC(3.730 ns) + CELL(2.788 ns) = 6.518 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'portb\[2\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { port_io:inst12|port_reg[2] portb[2] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1400 1400 1576 1416 "portb\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 42.77 % ) " "Info: Total cell delay = 2.788 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.730 ns ( 57.23 % ) " "Info: Total interconnect delay = 3.730 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { port_io:inst12|port_reg[2] portb[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.518 ns" { port_io:inst12|port_reg[2] {} portb[2] {} } { 0.000ns 3.730ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.676 ns" { clk clk~clkctrl port_io:inst12|port_reg[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.676 ns" { clk {} clk~combout {} clk~clkctrl {} port_io:inst12|port_reg[2] {} } { 0.000ns 0.000ns 0.118ns 1.022ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.518 ns" { port_io:inst12|port_reg[2] portb[2] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.518 ns" { port_io:inst12|port_reg[2] {} portb[2] {} } { 0.000ns 3.730ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_io:inst13\|latch\[1\] porta\[1\] clk 2.278 ns register " "Info: th for register \"port_io:inst13\|latch\[1\]\" (data pin = \"porta\[1\]\", clock pin = \"clk\") is 2.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.708 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 232 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 232; CLK Node = 'clk'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 432 408 576 448 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.932 ns) 3.078 ns rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\] 2 MEM M4K_X13_Y19 18 " "Info: 2: + IC(1.147 ns) + CELL(0.932 ns) = 3.078 ns; Loc. = M4K_X13_Y19; Fanout = 18; MEM Node = 'rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[9\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] } "NODE_NAME" } } { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.420 ns) 4.982 ns controller:inst3\|rd_en~0 3 COMB LCCOMB_X23_Y18_N26 8 " "Info: 3: + IC(1.484 ns) + CELL(0.420 ns) = 4.982 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 8; COMB Node = 'controller:inst3\|rd_en~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] controller:inst3|rd_en~0 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.388 ns) 6.458 ns controller:inst3\|rd_en~1 4 COMB LCCOMB_X22_Y23_N18 23 " "Info: 4: + IC(1.088 ns) + CELL(0.388 ns) = 6.458 ns; Loc. = LCCOMB_X22_Y23_N18; Fanout = 23; COMB Node = 'controller:inst3\|rd_en~1'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { controller:inst3|rd_en~0 controller:inst3|rd_en~1 } "NODE_NAME" } } { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.275 ns) 7.495 ns port_io:inst13\|latch~0 5 COMB LCCOMB_X22_Y22_N0 24 " "Info: 5: + IC(0.762 ns) + CELL(0.275 ns) = 7.495 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 24; COMB Node = 'port_io:inst13\|latch~0'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.037 ns" { controller:inst3|rd_en~1 port_io:inst13|latch~0 } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.150 ns) 8.708 ns port_io:inst13\|latch\[1\] 6 REG LCCOMB_X23_Y19_N18 1 " "Info: 6: + IC(1.063 ns) + CELL(0.150 ns) = 8.708 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; REG Node = 'port_io:inst13\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { port_io:inst13|latch~0 port_io:inst13|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.164 ns ( 36.33 % ) " "Info: Total cell delay = 3.164 ns ( 36.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.544 ns ( 63.67 % ) " "Info: Total interconnect delay = 5.544 ns ( 63.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.708 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] controller:inst3|rd_en~0 controller:inst3|rd_en~1 port_io:inst13|latch~0 port_io:inst13|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.708 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} controller:inst3|rd_en~0 {} controller:inst3|rd_en~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch[1] {} } { 0.000ns 0.000ns 1.147ns 1.484ns 1.088ns 0.762ns 1.063ns } { 0.000ns 0.999ns 0.932ns 0.420ns 0.388ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns porta\[1\] 1 PIN PIN_D11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D11; Fanout = 1; PIN Node = 'porta\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { porta[1] } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns porta~6 2 COMB IOC_X22_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X22_Y36_N0; Fanout = 1; COMB Node = 'porta~6'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { porta[1] porta~6 } "NODE_NAME" } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1152 1400 1576 1168 "porta\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.325 ns) + CELL(0.275 ns) 6.430 ns port_io:inst13\|latch\[1\] 3 REG LCCOMB_X23_Y19_N18 1 " "Info: 3: + IC(5.325 ns) + CELL(0.275 ns) = 6.430 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 1; REG Node = 'port_io:inst13\|latch\[1\]'" {  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { porta~6 port_io:inst13|latch[1] } "NODE_NAME" } } { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 17.19 % ) " "Info: Total cell delay = 1.105 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.325 ns ( 82.81 % ) " "Info: Total interconnect delay = 5.325 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { porta[1] porta~6 port_io:inst13|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { porta[1] {} porta~6 {} port_io:inst13|latch[1] {} } { 0.000ns 0.000ns 5.325ns } { 0.000ns 0.830ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.708 ns" { clk rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] controller:inst3|rd_en~0 controller:inst3|rd_en~1 port_io:inst13|latch~0 port_io:inst13|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.708 ns" { clk {} clk~combout {} rom_4096x14:inst7|altsyncram:altsyncram_component|altsyncram_qe71:auto_generated|q_a[9] {} controller:inst3|rd_en~0 {} controller:inst3|rd_en~1 {} port_io:inst13|latch~0 {} port_io:inst13|latch[1] {} } { 0.000ns 0.000ns 1.147ns 1.484ns 1.088ns 0.762ns 1.063ns } { 0.000ns 0.999ns 0.932ns 0.420ns 0.388ns 0.275ns 0.150ns } "" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { porta[1] porta~6 port_io:inst13|latch[1] } "NODE_NAME" } } { "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { porta[1] {} porta~6 {} port_io:inst13|latch[1] {} } { 0.000ns 0.000ns 5.325ns } { 0.000ns 0.830ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 31 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:01:04 2024 " "Info: Processing ended: Thu Dec 12 20:01:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
