Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed May  3 09:20:50 2023
| Host         : n-62-27-19 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file PWF_timing_summary_routed.rpt -pb PWF_timing_summary_routed.pb -rpx PWF_timing_summary_routed.rpx -warn_on_violation
| Design       : PWF
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[6]/Q (HIGH)

 There are 242 register/latch pins with no clock driven by root clock pin: SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 755 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     45.216        0.000                      0                   21        0.358        0.000                      0                   21       24.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                45.216        0.000                      0                   21        0.358        0.000                      0                   21       24.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       45.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.216ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 2.604ns (58.222%)  route 1.869ns (41.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[3]
                         net (fo=2, routed)           1.074     8.819    Port_Register/DOADO[3]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.150     8.969 r  Port_Register/IR[3]_i_1/O
                         net (fo=1, routed)           0.794     9.764    MPC/InstReg/D[3]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[3]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)       -0.269    54.979    MPC/InstReg/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         54.979    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 45.216    

Slack (MET) :             45.294ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.606ns (59.501%)  route 1.774ns (40.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[4]
                         net (fo=2, routed)           1.250     8.995    Port_Register/DOADO[4]
    SLICE_X7Y91          LUT3 (Prop_lut3_I2_O)        0.152     9.147 r  Port_Register/IR[4]_i_1/O
                         net (fo=1, routed)           0.524     9.671    MPC/InstReg/D[4]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[4]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)       -0.283    54.965    MPC/InstReg/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         54.965    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 45.294    

Slack (MET) :             45.560ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 2.606ns (63.247%)  route 1.514ns (36.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[6]
                         net (fo=2, routed)           1.249     8.994    Port_Register/DOADO[6]
    SLICE_X7Y92          LUT3 (Prop_lut3_I2_O)        0.152     9.146 r  Port_Register/IR[6]_i_1/O
                         net (fo=1, routed)           0.266     9.412    MPC/InstReg/D[6]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[6]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)       -0.277    54.971    MPC/InstReg/IR_reg[6]
  -------------------------------------------------------------------
                         required time                         54.971    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 45.560    

Slack (MET) :             45.597ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 2.574ns (62.940%)  route 1.516ns (37.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 55.024 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[0]
                         net (fo=2, routed)           0.894     8.639    Port_Register/DOADO[0]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.120     8.759 r  Port_Register/IR[0]_i_1/O
                         net (fo=1, routed)           0.621     9.381    MPC/InstReg/D[0]
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    55.024    MPC/InstReg/CLK
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[0]/C
                         clock pessimism              0.259    55.283    
                         clock uncertainty           -0.035    55.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)       -0.270    54.977    MPC/InstReg/IR_reg[0]
  -------------------------------------------------------------------
                         required time                         54.977    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                 45.597    

Slack (MET) :             45.605ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 2.604ns (63.350%)  route 1.506ns (36.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[7]
                         net (fo=2, routed)           0.935     8.680    Port_Register/DOADO[7]
    SLICE_X7Y92          LUT3 (Prop_lut3_I2_O)        0.150     8.830 r  Port_Register/IR[7]_i_1/O
                         net (fo=1, routed)           0.572     9.402    MPC/InstReg/D[7]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[7]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)       -0.242    55.006    MPC/InstReg/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         55.006    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                 45.605    

Slack (MET) :             46.127ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 2.608ns (66.785%)  route 1.297ns (33.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[9]
                         net (fo=1, routed)           1.297     9.042    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[9]
    SLICE_X7Y91          LUT2 (Prop_lut2_I0_O)        0.154     9.196 r  RAM/BRAM_SINGLE_MACRO_inst/IR[9]_i_1/O
                         net (fo=1, routed)           0.000     9.196    MPC/InstReg/D[9]
    SLICE_X7Y91          FDCE                                         r  MPC/InstReg/IR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y91          FDCE                                         r  MPC/InstReg/IR_reg[9]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.075    55.323    MPC/InstReg/IR_reg[9]
  -------------------------------------------------------------------
                         required time                         55.323    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                 46.127    

Slack (MET) :             46.135ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 2.604ns (66.529%)  route 1.310ns (33.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[5]
                         net (fo=2, routed)           1.310     9.055    Port_Register/DOADO[5]
    SLICE_X6Y91          LUT3 (Prop_lut3_I2_O)        0.150     9.205 r  Port_Register/IR[5]_i_1/O
                         net (fo=1, routed)           0.000     9.205    MPC/InstReg/D[5]
    SLICE_X6Y91          FDCE                                         r  MPC/InstReg/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X6Y91          FDCE                                         r  MPC/InstReg/IR_reg[5]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X6Y91          FDCE (Setup_fdce_C_D)        0.092    55.340    MPC/InstReg/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         55.340    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 46.135    

Slack (MET) :             46.300ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 2.578ns (69.906%)  route 1.110ns (30.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 55.025 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[10]
                         net (fo=1, routed)           1.110     8.855    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[10]
    SLICE_X7Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.979 r  RAM/BRAM_SINGLE_MACRO_inst/IR[10]_i_1/O
                         net (fo=1, routed)           0.000     8.979    MPC/InstReg/D[10]
    SLICE_X7Y91          FDCE                                         r  MPC/InstReg/IR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.602    55.025    MPC/InstReg/CLK
    SLICE_X7Y91          FDCE                                         r  MPC/InstReg/IR_reg[10]/C
                         clock pessimism              0.259    55.284    
                         clock uncertainty           -0.035    55.248    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.031    55.279    MPC/InstReg/IR_reg[10]
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                          -8.979    
  -------------------------------------------------------------------
                         slack                                 46.300    

Slack (MET) :             46.301ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.606ns (70.398%)  route 1.096ns (29.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 55.024 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[2]
                         net (fo=2, routed)           1.096     8.841    Port_Register/DOADO[2]
    SLICE_X7Y90          LUT3 (Prop_lut3_I2_O)        0.152     8.993 r  Port_Register/IR[2]_i_1/O
                         net (fo=1, routed)           0.000     8.993    MPC/InstReg/D[2]
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.601    55.024    MPC/InstReg/CLK
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
                         clock pessimism              0.259    55.283    
                         clock uncertainty           -0.035    55.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.047    55.294    MPC/InstReg/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         55.294    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                 46.301    

Slack (MET) :             46.371ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 2.600ns (71.876%)  route 1.017ns (28.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 54.946 - 50.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.689     5.291    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.745 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[1]
                         net (fo=2, routed)           1.017     8.763    Port_Register/DOADO[1]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.146     8.909 r  Port_Register/IR[1]_i_1/O
                         net (fo=1, routed)           0.000     8.909    MPC/InstReg/D[1]
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.523    54.946    MPC/InstReg/CLK
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[1]/C
                         clock pessimism              0.277    55.223    
                         clock uncertainty           -0.035    55.187    
    SLICE_X8Y91          FDCE (Setup_fdce_C_D)        0.092    55.279    MPC/InstReg/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         55.279    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                 46.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.342%)  route 0.520ns (73.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    MPC/InstReg/CLK
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  MPC/InstReg/IR_reg[0]/Q
                         net (fo=5, routed)           0.251     1.914    MPC/InstDecCont/IR_reg[15][0]
    SLICE_X8Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.959 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_17/O
                         net (fo=8, routed)           0.269     2.227    RAM/BRAM_SINGLE_MACRO_inst/DP_Data_out_sig[0]
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.888     2.053    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.870    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.283     1.894    counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     1.992 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.992    counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.227ns (44.543%)  route 0.283ns (55.457%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.283     1.894    counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.099     1.993 r  SCLK_i_1/O
                         net (fo=1, routed)           0.000     1.993    SCLK_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.146%)  route 0.584ns (75.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.602     1.521    MPC/InstReg/CLK
    SLICE_X7Y90          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  MPC/InstReg/IR_reg[2]/Q
                         net (fo=3, routed)           0.392     2.054    MPC/InstDecCont/IR_reg[15][2]
    SLICE_X8Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.099 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_41/O
                         net (fo=11, routed)          0.193     2.292    RAM/BRAM_SINGLE_MACRO_inst/DP_Data_out_sig[2]
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.888     2.053    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.870    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.120%)  route 0.657ns (75.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.574     1.493    MPC/InstReg/CLK
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  MPC/InstReg/IR_reg[1]/Q
                         net (fo=4, routed)           0.386     2.044    MPC/InstDecCont/IR_reg[15][1]
    SLICE_X12Y89         LUT5 (Prop_lut5_I3_O)        0.045     2.089 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_42/O
                         net (fo=9, routed)           0.271     2.360    RAM/BRAM_SINGLE_MACRO_inst/DP_Data_out_sig[1]
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.888     2.053    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.500     1.553    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.849    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.630ns (68.396%)  route 0.291ns (31.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.617     1.537    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      0.585     2.122 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[12]
                         net (fo=1, routed)           0.291     2.413    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[12]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.458 r  RAM/BRAM_SINGLE_MACRO_inst/IR[12]_i_1/O
                         net (fo=1, routed)           0.000     2.458    MPC/InstReg/D[12]
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.845     2.010    MPC/InstReg/CLK
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[12]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.121     1.630    MPC/InstReg/IR_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.629ns (64.292%)  route 0.349ns (35.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.617     1.537    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.122 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[1]
                         net (fo=2, routed)           0.349     2.471    Port_Register/DOADO[1]
    SLICE_X8Y91          LUT3 (Prop_lut3_I2_O)        0.044     2.515 r  Port_Register/IR[1]_i_1/O
                         net (fo=1, routed)           0.000     2.515    MPC/InstReg/D[1]
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.845     2.010    MPC/InstReg/CLK
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[1]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.133     1.642    MPC/InstReg/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.630ns (63.843%)  route 0.357ns (36.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.617     1.537    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.585     2.122 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.357     2.479    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[14]
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.524 r  RAM/BRAM_SINGLE_MACRO_inst/IR[14]_i_1/O
                         net (fo=1, routed)           0.000     2.524    MPC/InstReg/D[14]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.873     2.038    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.092     1.650    MPC/InstReg/IR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.629ns (64.308%)  route 0.349ns (35.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.617     1.537    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     2.122 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[13]
                         net (fo=1, routed)           0.349     2.471    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[13]
    SLICE_X8Y91          LUT2 (Prop_lut2_I0_O)        0.044     2.515 r  RAM/BRAM_SINGLE_MACRO_inst/IR[13]_i_1/O
                         net (fo=1, routed)           0.000     2.515    MPC/InstReg/D[13]
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.845     2.010    MPC/InstReg/CLK
    SLICE_X8Y91          FDCE                                         r  MPC/InstReg/IR_reg[13]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y91          FDCE (Hold_fdce_C_D)         0.131     1.640    MPC/InstReg/IR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.627ns (62.400%)  route 0.378ns (37.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.617     1.537    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     2.122 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.378     2.500    RAM/BRAM_SINGLE_MACRO_inst/Data_outM_sig[15]
    SLICE_X7Y92          LUT2 (Prop_lut2_I0_O)        0.042     2.542 r  RAM/BRAM_SINGLE_MACRO_inst/IR[15]_i_1/O
                         net (fo=1, routed)           0.000     2.542    MPC/InstReg/D[15]
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.873     2.038    MPC/InstReg/CLK
    SLICE_X7Y92          FDCE                                         r  MPC/InstReg/IR_reg[15]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.107     1.665    MPC/InstReg/IR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.876    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y36    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y91     MPC/InstReg/IR_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y92     MPC/InstReg/IR_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y92     MPC/InstReg/IR_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y91     MPC/InstReg/IR_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y91     MPC/InstReg/IR_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X52Y96    SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X52Y96    counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y90     MPC/InstReg/IR_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y91     MPC/InstReg/IR_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y91     MPC/InstReg/IR_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X8Y91     MPC/InstReg/IR_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y91     MPC/InstReg/IR_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y91     MPC/InstReg/IR_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y91     MPC/InstReg/IR_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y91     MPC/InstReg/IR_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y92     MPC/InstReg/IR_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y91     MPC/InstReg/IR_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y91     MPC/InstReg/IR_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y96    SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y96    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y90     MPC/InstReg/IR_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y91     MPC/InstReg/IR_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y91     MPC/InstReg/IR_reg[11]/C



