	component Nios_V1 is
		port (
			clk_clk                                   : in  std_logic                     := 'X';             -- clk
			hex0_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			hex1_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			hex2_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			hex3_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			hex4_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			hex5_external_connection_export           : out std_logic_vector(6 downto 0);                     -- export
			reset_reset_n                             : in  std_logic                     := 'X';             -- reset_n
			tdma_recv_addr_external_connection_export : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			tdma_recv_data_external_connection_export : in  std_logic_vector(31 downto 0) := (others => 'X'); -- export
			tdma_send_addr_external_connection_export : out std_logic_vector(7 downto 0);                     -- export
			tdma_send_data_external_connection_export : out std_logic_vector(31 downto 0)                     -- export
		);
	end component Nios_V1;

