////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : betterBCDto7seg.vf
// /___/   /\     Timestamp : 11/23/2021 13:33:24
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/xilinx__workspace/test1/betterBCDto7seg.vf -w C:/xilinx__workspace/test1/betterBCDto7seg.sch
//Design Name: betterBCDto7seg
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module betterBCDto7seg(Inp, 
                       A7, 
                       B7, 
                       C7, 
                       D7, 
                       E7, 
                       F7, 
                       G7);

    input [3:0] Inp;
   output A7;
   output B7;
   output C7;
   output D7;
   output E7;
   output F7;
   output G7;
   
   wire XLXN_8;
   wire XLXN_9;
   wire XLXN_10;
   wire XLXN_11;
   wire XLXN_13;
   wire XLXN_14;
   wire XLXN_15;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_19;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_25;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_30;
   wire XLXN_31;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_52;
   wire XLXN_54;
   wire XLXN_55;
   wire XLXN_56;
   wire XLXN_57;
   wire XLXN_58;
   wire XLXN_61;
   wire XLXN_62;
   wire XLXN_64;
   wire XLXN_65;
   wire XLXN_66;
   wire XLXN_68;
   wire XLXN_69;
   wire XLXN_70;
   
   OR4  XLXI_1 (.I0(Inp[3]), 
               .I1(XLXN_11), 
               .I2(Inp[1]), 
               .I3(XLXN_8), 
               .O(A7));
   AND2  XLXI_2 (.I0(XLXN_10), 
                .I1(XLXN_9), 
                .O(XLXN_8));
   INV  XLXI_3 (.I(Inp[2]), 
               .O(XLXN_9));
   INV  XLXI_4 (.I(Inp[0]), 
               .O(XLXN_10));
   OR3  XLXI_5 (.I0(XLXN_17), 
               .I1(XLXN_16), 
               .I2(XLXN_13), 
               .O(B7));
   INV  XLXI_6 (.I(Inp[2]), 
               .O(XLXN_13));
   AND2  XLXI_7 (.I0(XLXN_15), 
                .I1(XLXN_14), 
                .O(XLXN_16));
   INV  XLXI_8 (.I(Inp[1]), 
               .O(XLXN_14));
   INV  XLXI_9 (.I(Inp[0]), 
               .O(XLXN_15));
   AND2  XLXI_10 (.I0(Inp[0]), 
                 .I1(Inp[1]), 
                 .O(XLXN_17));
   OR3  XLXI_11 (.I0(Inp[2]), 
                .I1(Inp[0]), 
                .I2(XLXN_19), 
                .O(C7));
   INV  XLXI_12 (.I(Inp[1]), 
                .O(XLXN_19));
   AND2  XLXI_13 (.I0(XLXN_22), 
                 .I1(XLXN_21), 
                 .O(XLXN_23));
   INV  XLXI_14 (.I(Inp[2]), 
                .O(XLXN_21));
   INV  XLXI_15 (.I(Inp[0]), 
                .O(XLXN_22));
   AND2  XLXI_16 (.I0(Inp[1]), 
                 .I1(XLXN_24), 
                 .O(XLXN_25));
   INV  XLXI_17 (.I(Inp[2]), 
                .O(XLXN_24));
   OR5  XLXI_18 (.I0(Inp[3]), 
                .I1(XLXN_28), 
                .I2(XLXN_27), 
                .I3(XLXN_25), 
                .I4(XLXN_23), 
                .O(D7));
   AND3  XLXI_19 (.I0(Inp[0]), 
                 .I1(XLXN_26), 
                 .I2(Inp[2]), 
                 .O(XLXN_27));
   INV  XLXI_20 (.I(Inp[1]), 
                .O(XLXN_26));
   AND2  XLXI_21 (.I0(XLXN_29), 
                 .I1(Inp[1]), 
                 .O(XLXN_28));
   INV  XLXI_22 (.I(Inp[0]), 
                .O(XLXN_29));
   AND2  XLXI_23 (.I0(XLXN_31), 
                 .I1(XLXN_30), 
                 .O(XLXN_33));
   INV  XLXI_24 (.I(Inp[2]), 
                .O(XLXN_30));
   INV  XLXI_25 (.I(Inp[0]), 
                .O(XLXN_31));
   OR2  XLXI_26 (.I0(XLXN_52), 
                .I1(XLXN_33), 
                .O(E7));
   AND2  XLXI_27 (.I0(XLXN_34), 
                 .I1(Inp[1]), 
                 .O(XLXN_52));
   INV  XLXI_28 (.I(Inp[0]), 
                .O(XLXN_34));
   INV  XLXI_29 (.I(Inp[0]), 
                .O(XLXN_55));
   INV  XLXI_30 (.I(Inp[1]), 
                .O(XLXN_54));
   AND2  XLXI_31 (.I0(XLXN_55), 
                 .I1(XLXN_54), 
                 .O(XLXN_56));
   OR4  XLXI_36 (.I0(Inp[3]), 
                .I1(XLXN_61), 
                .I2(XLXN_62), 
                .I3(XLXN_56), 
                .O(F7));
   INV  XLXI_45 (.I(Inp[1]), 
                .O(XLXN_57));
   AND2  XLXI_46 (.I0(XLXN_57), 
                 .I1(Inp[2]), 
                 .O(XLXN_62));
   INV  XLXI_47 (.I(Inp[0]), 
                .O(XLXN_58));
   AND2  XLXI_48 (.I0(XLXN_58), 
                 .I1(Inp[2]), 
                 .O(XLXN_61));
   OR4  XLXI_49 (.I0(XLXN_70), 
                .I1(Inp[3]), 
                .I2(XLXN_69), 
                .I3(XLXN_68), 
                .O(G7));
   AND2  XLXI_50 (.I0(Inp[1]), 
                 .I1(XLXN_64), 
                 .O(XLXN_68));
   INV  XLXI_51 (.I(Inp[2]), 
                .O(XLXN_64));
   AND2  XLXI_52 (.I0(XLXN_65), 
                 .I1(Inp[2]), 
                 .O(XLXN_69));
   INV  XLXI_53 (.I(Inp[1]), 
                .O(XLXN_65));
   AND2  XLXI_54 (.I0(XLXN_66), 
                 .I1(Inp[2]), 
                 .O(XLXN_70));
   INV  XLXI_55 (.I(Inp[0]), 
                .O(XLXN_66));
   AND2  XLXI_56 (.I0(Inp[0]), 
                 .I1(Inp[2]), 
                 .O(XLXN_11));
endmodule
