module DivImm(input logic [32:0]Inst, output logic [5:0]Out);
	always_comb begin
		Out[5:0] <= Inst[25:20];
	end // always_comb
endmodule // DivImm