 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : ex
Version: D-2010.03-SP5
Date   : Thu Mar 17 02:31:18 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.73 r
  U1320/ZN (NAND2_X4)                      0.03       0.76 f
  U1319/ZN (INV_X8)                        0.02       0.78 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.85 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       1.00 r
  aluRes[0] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.39 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.47 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.52 r
  U1576/ZN (INV_X4)                        0.01       0.53 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U842/ZN (INV_X4)                         0.03       0.18 r
  U1820/ZN (XNOR2_X2)                      0.06       0.24 r
  U1181/ZN (XNOR2_X2)                      0.08       0.31 r
  U1268/ZN (NAND2_X4)                      0.03       0.34 f
  U1822/ZN (AOI21_X4)                      0.04       0.38 r
  U1823/ZN (OAI21_X4)                      0.02       0.41 f
  U1256/ZN (NAND2_X4)                      0.03       0.44 r
  U836/ZN (NAND2_X2)                       0.02       0.46 f
  U1187/ZN (INV_X4)                        0.02       0.48 r
  U1280/ZN (NAND2_X4)                      0.01       0.49 f
  U1829/ZN (AOI21_X4)                      0.03       0.53 r
  U1832/ZN (OAI21_X4)                      0.03       0.56 f
  U1833/ZN (NAND3_X4)                      0.03       0.59 r
  U1289/ZN (OAI211_X4)                     0.03       0.61 f
  U1288/ZN (OAI21_X4)                      0.04       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.73 r
  U1320/ZN (NAND2_X4)                      0.03       0.76 f
  U1319/ZN (INV_X8)                        0.02       0.78 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       1.00 r
  aluRes[0] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.53 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.69 f
  U1887/ZN (AOI21_X4)                      0.05       0.74 r
  U1888/ZN (XNOR2_X2)                      0.07       0.81 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.86 r
  U1185/ZN (OAI21_X2)                      0.02       0.88 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       1.00 r
  aluRes[0] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.53 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.76 f
  U1319/ZN (INV_X8)                        0.02       0.78 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       1.00 r
  aluRes[0] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       1.00 r
  aluRes[31] (out)                         0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1182/ZN (INV_X2)                        0.02       0.59 f
  U1890/ZN (OAI21_X4)                      0.04       0.63 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.69 r
  U1893/ZN (XNOR2_X2)                      0.07       0.76 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1321/ZN (INV_X2)                        0.02       0.87 r
  U1239/ZN (NAND3_X2)                      0.02       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.93 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       1.00 r
  aluRes[0] (out)                          0.00       1.00 r
  data arrival time                                   1.00

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -1.00
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.78 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1182/ZN (INV_X2)                        0.02       0.59 f
  U1890/ZN (OAI21_X4)                      0.04       0.63 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.69 r
  U1893/ZN (XNOR2_X2)                      0.07       0.76 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1321/ZN (INV_X2)                        0.02       0.87 r
  U1239/ZN (NAND3_X2)                      0.02       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.93 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.07       0.24 r
  U1547/ZN (INV_X4)                        0.02       0.26 f
  U1018/ZN (OAI21_X2)                      0.07       0.33 r
  U1306/ZN (NAND3_X2)                      0.04       0.37 f
  U1232/ZN (NAND2_X4)                      0.04       0.40 r
  U1807/ZN (INV_X4)                        0.02       0.42 f
  U1812/ZN (NAND4_X2)                      0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.52 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.69 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.85 r
  U1185/ZN (OAI21_X2)                      0.03       0.88 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.78 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.88 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.74 r
  U1888/ZN (XNOR2_X2)                      0.07       0.81 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1185/ZN (OAI21_X2)                      0.02       0.88 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.96 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.97 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1185/ZN (OAI21_X2)                      0.02       0.88 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.69 f
  U1887/ZN (AOI21_X4)                      0.05       0.74 r
  U1888/ZN (XNOR2_X2)                      0.07       0.81 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.86 r
  U1321/ZN (INV_X2)                        0.02       0.87 f
  U1239/ZN (NAND3_X2)                      0.03       0.90 r
  U1275/ZN (OAI21_X2)                      0.03       0.93 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.79 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.07       0.24 r
  U1547/ZN (INV_X4)                        0.02       0.26 f
  U1018/ZN (OAI21_X2)                      0.07       0.33 r
  U1306/ZN (NAND3_X2)                      0.04       0.37 f
  U1232/ZN (NAND2_X4)                      0.04       0.40 r
  U1807/ZN (INV_X4)                        0.02       0.42 f
  U1812/ZN (NAND4_X2)                      0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.52 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.57 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.69 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.07       0.24 r
  U1547/ZN (INV_X4)                        0.02       0.26 f
  U1018/ZN (OAI21_X2)                      0.07       0.33 r
  U1306/ZN (NAND3_X2)                      0.04       0.37 f
  U1232/ZN (NAND2_X4)                      0.04       0.40 r
  U1807/ZN (INV_X4)                        0.02       0.42 f
  U1812/ZN (NAND4_X2)                      0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.52 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.69 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.85 r
  U1929/ZN (INV_X4)                        0.01       0.86 f
  U1239/ZN (NAND3_X2)                      0.04       0.90 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.53 f
  U1494/ZN (NAND2_X2)                      0.03       0.56 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.83 r
  U1936/Z (MUX2_X2)                        0.06       0.89 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.93 f
  U1944/ZN (AOI21_X4)                      0.03       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.65 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.69 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.07       0.81 r
  U1237/ZN (NOR3_X2)                       0.04       0.84 f
  U1881/ZN (NAND3_X4)                      0.03       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1321/ZN (INV_X2)                        0.02       0.86 r
  U1239/ZN (NAND3_X2)                      0.02       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.93 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.53 f
  U1494/ZN (NAND2_X2)                      0.03       0.56 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.83 r
  U1936/Z (MUX2_X2)                        0.06       0.89 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U2235/ZN (NAND2_X2)                      0.03       0.93 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.99 f
  aluRes[31] (out)                         0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1775/ZN (INV_X4)                        0.03       0.19 r
  U1776/ZN (XNOR2_X2)                      0.07       0.26 r
  U1134/Z (XOR2_X2)                        0.11       0.37 r
  U1823/ZN (OAI21_X4)                      0.03       0.40 f
  U1256/ZN (NAND2_X4)                      0.03       0.43 r
  U836/ZN (NAND2_X2)                       0.02       0.45 f
  U1187/ZN (INV_X4)                        0.02       0.47 r
  U1280/ZN (NAND2_X4)                      0.01       0.49 f
  U1829/ZN (AOI21_X4)                      0.03       0.52 r
  U1832/ZN (OAI21_X4)                      0.03       0.55 f
  U1833/ZN (NAND3_X4)                      0.03       0.58 r
  U1289/ZN (OAI211_X4)                     0.03       0.61 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.84 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.93 f
  U1944/ZN (AOI21_X4)                      0.03       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1404/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1429/Z (MUX2_X2)                        0.15       0.15 f
  U1430/ZN (INV_X4)                        0.03       0.19 r
  U830/ZN (NOR3_X2)                        0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.93 f
  U1944/ZN (AOI21_X4)                      0.03       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.93 f
  U1944/ZN (AOI21_X4)                      0.03       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.74 r
  U1888/ZN (XNOR2_X2)                      0.07       0.81 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1321/ZN (INV_X2)                        0.02       0.87 f
  U1239/ZN (NAND3_X2)                      0.03       0.90 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1404/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1288/ZN (OAI21_X4)                      0.02       0.66 f
  U1834/ZN (XNOR2_X2)                      0.06       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[25] (in)                           0.00       0.00 f
  U1409/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1429/Z (MUX2_X2)                        0.15       0.15 f
  U1430/ZN (INV_X4)                        0.03       0.19 r
  U830/ZN (NOR3_X2)                        0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[28] (in)                            0.00       0.00 f
  U1419/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.99 f
  aluRes[31] (out)                         0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.99 f
  aluRes[31] (out)                         0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.99 f
  aluRes[31] (out)                         0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1321/ZN (INV_X2)                        0.02       0.87 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.69 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.85 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[23] (in)                           0.00       0.00 f
  U1406/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.86 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.72 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1356/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.68 r
  U1895/ZN (XNOR2_X2)                      0.08       0.76 r
  U831/ZN (NOR3_X2)                        0.03       0.79 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1424/Z (MUX2_X2)                        0.14       0.14 f
  U1425/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.69 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[12] (in)                            0.00       0.00 f
  U1376/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1387/Z (MUX2_X2)                        0.08       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.70 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.85 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1356/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1424/Z (MUX2_X2)                        0.14       0.14 f
  U1425/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.56 r
  U1813/ZN (NAND4_X2)                      0.04       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.42 r
  U1178/ZN (OAI21_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1321/ZN (INV_X2)                        0.02       0.86 r
  U1239/ZN (NAND3_X2)                      0.02       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.75 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1424/Z (MUX2_X2)                        0.07       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[28] (in)                           0.00       0.00 f
  U1420/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.79 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1261/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.96 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.07       0.80 r
  U1237/ZN (NOR3_X2)                       0.04       0.84 f
  U1881/ZN (NAND3_X4)                      0.03       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1261/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.08       0.26 f
  U1547/ZN (INV_X4)                        0.03       0.29 r
  U1018/ZN (OAI21_X2)                      0.03       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.86 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.99 r
  aluRes[31] (out)                         0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1192/ZN (NAND2_X1)                      0.03       0.61 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.99 f
  aluRes[0] (out)                          0.00       0.99 f
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.07       0.24 r
  U1547/ZN (INV_X4)                        0.02       0.26 f
  U1018/ZN (OAI21_X2)                      0.07       0.33 r
  U1306/ZN (NAND3_X2)                      0.04       0.37 f
  U1232/ZN (NAND2_X4)                      0.04       0.40 r
  U1807/ZN (INV_X4)                        0.02       0.42 f
  U1812/ZN (NAND4_X2)                      0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.52 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.64 r
  U1328/ZN (AOI21_X1)                      0.04       0.68 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.99 r
  aluRes[0] (out)                          0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.47 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.52 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.62 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.74 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.90 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[21] (in)                            0.00       0.00 f
  U1373/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1851/ZN (NAND3_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.86 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[12] (in)                           0.00       0.00 f
  U1377/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.07       0.80 r
  U1237/ZN (NOR3_X2)                       0.04       0.84 f
  U1881/ZN (NAND3_X4)                      0.03       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[24] (in)                            0.00       0.00 f
  U1402/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.50 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[25] (in)                           0.00       0.00 r
  U1409/ZN (INV_X4)                        0.01       0.01 f
  U1410/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.48 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1293/ZN (OAI21_X1)                      0.03       0.67 f
  U1926/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1306/ZN (NAND3_X2)                      0.04       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.86 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.87 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[21] (in)                           0.00       0.00 r
  U1374/ZN (INV_X4)                        0.01       0.01 f
  U1375/Z (MUX2_X2)                        0.12       0.13 f
  U842/ZN (INV_X4)                         0.03       0.16 r
  U1820/ZN (XNOR2_X2)                      0.06       0.22 r
  U1181/ZN (XNOR2_X2)                      0.08       0.30 r
  U1268/ZN (NAND2_X4)                      0.03       0.33 f
  U1822/ZN (AOI21_X4)                      0.04       0.37 r
  U1823/ZN (OAI21_X4)                      0.02       0.39 f
  U1256/ZN (NAND2_X4)                      0.03       0.43 r
  U836/ZN (NAND2_X2)                       0.02       0.45 f
  U1187/ZN (INV_X4)                        0.02       0.47 r
  U1280/ZN (NAND2_X4)                      0.01       0.48 f
  U1829/ZN (AOI21_X4)                      0.03       0.52 r
  U1832/ZN (OAI21_X4)                      0.03       0.54 f
  U1833/ZN (NAND3_X4)                      0.03       0.57 r
  U1289/ZN (OAI211_X4)                     0.03       0.60 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.77 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1264/ZN (NAND3_X2)                      0.03       0.59 f
  U1860/ZN (NAND2_X2)                      0.03       0.63 r
  U1861/ZN (INV_X4)                        0.01       0.64 f
  U999/ZN (NAND2_X2)                       0.03       0.67 r
  U1864/ZN (INV_X4)                        0.01       0.69 f
  U1865/ZN (OAI21_X4)                      0.04       0.72 r
  U1147/Z (XOR2_X2)                        0.09       0.81 r
  U840/ZN (NOR2_X2)                        0.03       0.84 f
  U1881/ZN (NAND3_X4)                      0.02       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[25] (in)                           0.00       0.00 r
  U1409/ZN (INV_X4)                        0.01       0.01 f
  U1410/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1486/ZN (NAND2_X2)                      0.06       0.09 r
  U1545/ZN (XNOR2_X2)                      0.07       0.16 r
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.36 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.41 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.70 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.82 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1400/Z (MUX2_X2)                        0.06       0.07 r
  U1188/ZN (INV_X4)                        0.01       0.08 f
  U1189/ZN (INV_X4)                        0.03       0.11 r
  U1401/ZN (NAND3_X4)                      0.03       0.14 f
  U1426/ZN (NOR4_X2)                       0.04       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1264/ZN (NAND3_X2)                      0.03       0.59 f
  U1860/ZN (NAND2_X2)                      0.03       0.63 r
  U1861/ZN (INV_X4)                        0.01       0.64 f
  U999/ZN (NAND2_X2)                       0.03       0.67 r
  U1864/ZN (INV_X4)                        0.01       0.68 f
  U1865/ZN (OAI21_X4)                      0.04       0.72 r
  U1147/Z (XOR2_X2)                        0.09       0.81 r
  U840/ZN (NOR2_X2)                        0.03       0.84 f
  U1881/ZN (NAND3_X4)                      0.02       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.79 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[21] (in)                           0.00       0.00 f
  U1374/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.70 r
  U1259/ZN (INV_X4)                        0.01       0.71 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.91 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.95 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1401/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1630/ZN (XNOR2_X2)                      0.07       0.20 r
  U819/ZN (XNOR2_X2)                       0.07       0.27 r
  U1018/ZN (OAI21_X2)                      0.04       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1138/Z (XOR2_X1)                        0.12       0.69 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.75 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.85 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[24] (in)                           0.00       0.00 f
  U1403/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.08 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1401/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.44 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.68 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.87 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U912/ZN (INV_X4)                         0.03       0.16 r
  U1702/ZN (XNOR2_X2)                      0.06       0.22 r
  U1228/ZN (XNOR2_X2)                      0.08       0.30 r
  U994/ZN (OAI21_X2)                       0.04       0.34 f
  U1703/ZN (INV_X4)                        0.02       0.36 r
  U1707/ZN (OAI21_X4)                      0.02       0.38 f
  U855/ZN (OAI21_X2)                       0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.08       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1401/ZN (NAND3_X4)                      0.02       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.96 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1368/Z (MUX2_X2)                        0.15       0.15 f
  U1767/ZN (INV_X4)                        0.03       0.18 r
  U1768/ZN (XNOR2_X2)                      0.07       0.25 r
  U1769/ZN (NAND2_X2)                      0.05       0.30 f
  U1821/ZN (INV_X4)                        0.03       0.33 r
  U1822/ZN (AOI21_X4)                      0.02       0.35 f
  U1823/ZN (OAI21_X4)                      0.04       0.39 r
  U1256/ZN (NAND2_X4)                      0.02       0.41 f
  U836/ZN (NAND2_X2)                       0.03       0.44 r
  U1187/ZN (INV_X4)                        0.01       0.46 f
  U1280/ZN (NAND2_X4)                      0.02       0.48 r
  U1829/ZN (AOI21_X4)                      0.02       0.50 f
  U1832/ZN (OAI21_X4)                      0.05       0.55 r
  U1833/ZN (NAND3_X4)                      0.03       0.58 f
  U1289/ZN (OAI211_X4)                     0.05       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1138/Z (XOR2_X1)                        0.12       0.69 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.75 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[27] (in)                           0.00       0.00 r
  U1416/ZN (INV_X4)                        0.01       0.01 f
  U1417/Z (MUX2_X2)                        0.13       0.14 f
  U1418/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.41 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.47 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.52 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1216/ZN (NAND2_X2)                      0.02       0.56 f
  U1813/ZN (NAND4_X2)                      0.06       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1401/ZN (NAND3_X4)                      0.02       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.69 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.85 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.57 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1690/ZN (XNOR2_X2)                      0.07       0.22 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.78 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1368/Z (MUX2_X2)                        0.08       0.08 r
  U1372/ZN (NAND2_X2)                      0.02       0.10 f
  U1379/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[27] (in)                           0.00       0.00 r
  U1416/ZN (INV_X4)                        0.01       0.01 f
  U1417/Z (MUX2_X2)                        0.13       0.14 f
  U1418/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1275/ZN (OAI21_X2)                      0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.68 r
  U1895/ZN (XNOR2_X2)                      0.08       0.76 r
  U831/ZN (NOR3_X2)                        0.03       0.79 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[27] (in)                            0.00       0.00 f
  U1415/ZN (INV_X4)                        0.01       0.01 r
  U1417/Z (MUX2_X2)                        0.06       0.07 r
  U1418/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.79 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.92 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.46 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.62 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.57 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.85 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.09 r
  U1143/ZN (INV_X8)                        0.04       0.13 f
  U1272/ZN (XNOR2_X1)                      0.07       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.26 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1414/Z (MUX2_X2)                        0.14       0.14 f
  U1418/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.07       0.80 r
  U1237/ZN (NOR3_X2)                       0.04       0.84 f
  U1881/ZN (NAND3_X4)                      0.03       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.47 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.52 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.62 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.76 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[2] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[2] (in)                            0.00       0.00 r
  U1339/ZN (INV_X4)                        0.01       0.01 f
  U1340/Z (MUX2_X2)                        0.14       0.15 f
  U1316/ZN (INV_X8)                        0.04       0.19 r
  U1655/ZN (XNOR2_X2)                      0.07       0.26 r
  U1265/ZN (NAND2_X4)                      0.03       0.28 f
  U1262/ZN (INV_X8)                        0.02       0.30 r
  U1805/ZN (NOR2_X4)                       0.01       0.32 f
  U1806/ZN (NAND4_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.70 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.85 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.57 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1414/Z (MUX2_X2)                        0.14       0.14 f
  U1418/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.64 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1486/ZN (NAND2_X2)                      0.06       0.09 r
  U1545/ZN (XNOR2_X2)                      0.07       0.16 r
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.36 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.41 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.07       0.80 r
  U1237/ZN (NOR3_X2)                       0.04       0.84 f
  U1881/ZN (NAND3_X4)                      0.03       0.87 r
  U1882/ZN (INV_X4)                        0.01       0.88 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1433/Z (MUX2_X2)                        0.14       0.14 f
  U1434/ZN (INV_X4)                        0.03       0.18 r
  U830/ZN (NOR3_X2)                        0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.79 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[3] (in)                            0.00       0.00 r
  U1345/ZN (INV_X4)                        0.01       0.01 f
  U1346/Z (MUX2_X2)                        0.11       0.12 f
  U1209/ZN (INV_X4)                        0.02       0.14 r
  U1210/ZN (INV_X4)                        0.03       0.17 f
  U823/ZN (INV_X8)                         0.05       0.21 r
  U1802/ZN (XNOR2_X2)                      0.06       0.28 r
  U1803/ZN (NAND2_X2)                      0.04       0.32 f
  U1806/ZN (NAND4_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1305/ZN (INV_X2)                        0.02       0.33 f
  U1021/ZN (OAI21_X2)                      0.04       0.37 r
  U1809/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.75 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.97 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1233/ZN (INV_X4)                        0.02       0.62 f
  U1293/ZN (OAI21_X1)                      0.06       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[1] (in)                            0.00       0.00 r
  U1335/ZN (INV_X4)                        0.01       0.01 f
  U1336/Z (MUX2_X2)                        0.15       0.16 f
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1433/Z (MUX2_X2)                        0.14       0.14 f
  U1434/ZN (INV_X4)                        0.03       0.18 r
  U830/ZN (NOR3_X2)                        0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1404/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1429/Z (MUX2_X2)                        0.15       0.15 f
  U1430/ZN (INV_X4)                        0.03       0.19 r
  U830/ZN (NOR3_X2)                        0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.57 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.80 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.68 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.42 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.64 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[27] (in)                           0.00       0.00 f
  U1416/ZN (INV_X4)                        0.01       0.01 r
  U1417/Z (MUX2_X2)                        0.06       0.07 r
  U1418/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.42 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.53 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1486/ZN (NAND2_X2)                      0.06       0.09 r
  U1545/ZN (XNOR2_X2)                      0.07       0.16 r
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.36 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.41 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.68 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[23] (in)                           0.00       0.00 r
  U1406/ZN (INV_X4)                        0.01       0.01 f
  U1407/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.46 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1397/Z (MUX2_X2)                        0.15       0.15 f
  U1401/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.43 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1404/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.78 r
  U1918/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.92 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1182/ZN (INV_X2)                        0.02       0.59 f
  U1890/ZN (OAI21_X4)                      0.04       0.63 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.69 r
  U1893/ZN (XNOR2_X2)                      0.07       0.76 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1185/ZN (OAI21_X2)                      0.04       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1429/Z (MUX2_X2)                        0.15       0.15 f
  U1430/ZN (INV_X4)                        0.03       0.19 r
  U830/ZN (NOR3_X2)                        0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.82 r
  U1936/Z (MUX2_X2)                        0.06       0.88 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.92 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.05       0.15 r
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1284/ZN (NAND3_X1)                      0.04       0.60 f
  U1920/ZN (NAND2_X2)                      0.03       0.63 r
  U870/ZN (AOI21_X2)                       0.02       0.66 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.76 r
  U1235/ZN (NOR3_X2)                       0.02       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[23] (in)                           0.00       0.00 r
  U1406/ZN (INV_X4)                        0.01       0.01 f
  U1407/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1397/Z (MUX2_X2)                        0.15       0.15 f
  U1401/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1704/ZN (XNOR2_X2)                      0.08       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.29 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1180/ZN (INV_X4)                        0.03       0.16 r
  U1675/ZN (XNOR2_X2)                      0.07       0.23 r
  U1706/ZN (XNOR2_X2)                      0.07       0.30 r
  U1217/ZN (INV_X4)                        0.02       0.31 f
  U1218/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[14] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[14] (in)                            0.00       0.00 f
  U1385/ZN (INV_X4)                        0.01       0.01 r
  U1387/Z (MUX2_X2)                        0.07       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1230/ZN (OAI21_X2)                      0.04       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1182/ZN (INV_X2)                        0.02       0.59 f
  U1890/ZN (OAI21_X4)                      0.04       0.63 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.69 r
  U1893/ZN (XNOR2_X2)                      0.07       0.76 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1185/ZN (OAI21_X2)                      0.04       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1284/ZN (NAND3_X1)                      0.04       0.60 f
  U1920/ZN (NAND2_X2)                      0.03       0.63 r
  U870/ZN (AOI21_X2)                       0.02       0.65 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.76 r
  U1235/ZN (NOR3_X2)                       0.02       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1356/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.02       0.25 f
  U1794/ZN (NAND2_X2)                      0.05       0.30 r
  U1795/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.06       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1424/Z (MUX2_X2)                        0.14       0.14 f
  U1425/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.46 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1216/ZN (NAND2_X2)                      0.02       0.56 f
  U1813/ZN (NAND4_X2)                      0.06       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[19] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[19] (in)                            0.00       0.00 f
  U1422/ZN (INV_X4)                        0.01       0.01 r
  U1424/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1682/ZN (OAI22_X2)                      0.06       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1697/ZN (NAND2_X2)                      0.04       0.34 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.83 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1264/ZN (NAND3_X2)                      0.03       0.59 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.67 r
  U1864/ZN (INV_X4)                        0.01       0.68 f
  U1865/ZN (OAI21_X4)                      0.04       0.72 r
  U1147/Z (XOR2_X2)                        0.09       0.81 r
  U840/ZN (NOR2_X2)                        0.03       0.84 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1362/Z (MUX2_X2)                        0.08       0.09 r
  U1261/ZN (NAND3_X2)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.70 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.79 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.07       0.24 r
  U1547/ZN (INV_X4)                        0.02       0.26 f
  U1018/ZN (OAI21_X2)                      0.07       0.33 r
  U1306/ZN (NAND3_X2)                      0.04       0.37 f
  U1232/ZN (NAND2_X4)                      0.04       0.40 r
  U1807/ZN (INV_X4)                        0.02       0.42 f
  U1812/ZN (NAND4_X2)                      0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.52 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.64 r
  U1328/ZN (AOI21_X1)                      0.04       0.68 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.37 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.45 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1356/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.09 r
  U1143/ZN (INV_X8)                        0.04       0.13 f
  U1272/ZN (XNOR2_X1)                      0.07       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.26 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1034/ZN (NAND3_X2)                      0.04       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1424/Z (MUX2_X2)                        0.14       0.14 f
  U1425/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.73 r
  U1888/ZN (XNOR2_X2)                      0.07       0.80 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.84 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1305/ZN (INV_X2)                        0.02       0.33 f
  U1021/ZN (OAI21_X2)                      0.04       0.37 r
  U1809/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1799/ZN (AOI21_X4)                      0.05       0.45 r
  U1255/ZN (NOR2_X4)                       0.02       0.46 f
  U1303/ZN (NAND2_X4)                      0.02       0.49 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.54 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.62 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.89 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[25] (in)                           0.00       0.00 f
  U1409/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1261/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1138/Z (XOR2_X1)                        0.12       0.69 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.75 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.92 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[1] (in)                            0.00       0.00 r
  U1335/ZN (INV_X4)                        0.01       0.01 f
  U1336/Z (MUX2_X2)                        0.15       0.16 f
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[28] (in)                            0.00       0.00 f
  U1419/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.51 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1682/ZN (OAI22_X2)                      0.07       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.58 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.06 f
  U1015/ZN (INV_X4)                        0.06       0.11 r
  U1699/ZN (XNOR2_X2)                      0.07       0.18 r
  U1700/ZN (XNOR2_X2)                      0.09       0.27 r
  U1701/ZN (INV_X4)                        0.02       0.29 f
  U994/ZN (OAI21_X2)                       0.05       0.34 r
  U1703/ZN (INV_X4)                        0.01       0.36 f
  U1707/ZN (OAI21_X4)                      0.03       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1414/Z (MUX2_X2)                        0.07       0.07 r
  U1418/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.08       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1692/ZN (OAI22_X2)                      0.06       0.08 r
  U1694/ZN (XNOR2_X2)                      0.07       0.15 r
  U1695/ZN (XNOR2_X2)                      0.10       0.25 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.68 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1359/Z (MUX2_X2)                        0.09       0.09 r
  U1261/ZN (NAND3_X2)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U842/ZN (INV_X4)                         0.03       0.18 r
  U1243/ZN (XNOR2_X1)                      0.07       0.25 r
  U1763/ZN (NAND2_X2)                      0.04       0.29 f
  U1268/ZN (NAND2_X4)                      0.04       0.32 r
  U1822/ZN (AOI21_X4)                      0.02       0.35 f
  U1823/ZN (OAI21_X4)                      0.04       0.38 r
  U1256/ZN (NAND2_X4)                      0.02       0.40 f
  U836/ZN (NAND2_X2)                       0.03       0.44 r
  U1187/ZN (INV_X4)                        0.01       0.45 f
  U1280/ZN (NAND2_X4)                      0.02       0.47 r
  U1829/ZN (AOI21_X4)                      0.02       0.49 f
  U1832/ZN (OAI21_X4)                      0.05       0.54 r
  U1833/ZN (NAND3_X4)                      0.03       0.57 f
  U1289/ZN (OAI211_X4)                     0.05       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1797/ZN (INV_X4)                        0.03       0.19 r
  U1798/ZN (XNOR2_X2)                      0.07       0.26 r
  U1223/ZN (XNOR2_X2)                      0.09       0.35 r
  U1850/ZN (NAND2_X2)                      0.03       0.38 f
  U1854/ZN (INV_X4)                        0.02       0.40 r
  U1002/ZN (NOR2_X2)                       0.01       0.41 f
  U1178/ZN (OAI21_X2)                      0.04       0.45 r
  U1201/ZN (OAI211_X4)                     0.04       0.49 f
  U1856/ZN (INV_X4)                        0.02       0.52 r
  U1858/ZN (OAI21_X4)                      0.02       0.54 f
  U1284/ZN (NAND3_X1)                      0.05       0.59 r
  U1920/ZN (NAND2_X2)                      0.02       0.61 f
  U870/ZN (AOI21_X2)                       0.04       0.65 r
  U1921/ZN (XNOR2_X2)                      0.08       0.73 r
  U1922/ZN (NAND2_X2)                      0.02       0.75 f
  U1235/ZN (NOR3_X2)                       0.04       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[14] (in)                           0.00       0.00 f
  U1386/ZN (INV_X4)                        0.01       0.01 r
  U1387/Z (MUX2_X2)                        0.06       0.07 r
  U1388/ZN (INV_X4)                        0.02       0.09 f
  U1391/ZN (NOR4_X2)                       0.08       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.71 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[23] (in)                           0.00       0.00 f
  U1406/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.03       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1138/Z (XOR2_X1)                        0.12       0.69 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.75 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1293/ZN (OAI21_X1)                      0.03       0.67 f
  U1926/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1305/ZN (INV_X2)                        0.03       0.35 r
  U1021/ZN (OAI21_X2)                      0.02       0.38 f
  U1809/ZN (INV_X4)                        0.03       0.41 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.83 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.85 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.90 r
  U1928/ZN (OAI211_X2)                     0.02       0.92 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[28] (in)                           0.00       0.00 r
  U1420/ZN (INV_X4)                        0.01       0.01 f
  U1421/Z (MUX2_X2)                        0.13       0.14 f
  U1425/ZN (NAND2_X2)                      0.03       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1261/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.41 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.70 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[19] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[19] (in)                           0.00       0.00 f
  U1423/ZN (INV_X4)                        0.01       0.01 r
  U1424/Z (MUX2_X2)                        0.05       0.06 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.51 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1305/ZN (INV_X2)                        0.02       0.33 f
  U1021/ZN (OAI21_X2)                      0.04       0.37 r
  U1809/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1216/ZN (NAND2_X2)                      0.02       0.56 f
  U1813/ZN (NAND4_X2)                      0.06       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.65 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.50 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.82 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1812/ZN (NAND4_X2)                      0.03       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.56 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[28] (in)                           0.00       0.00 r
  U1420/ZN (INV_X4)                        0.01       0.01 f
  U1421/Z (MUX2_X2)                        0.13       0.14 f
  U1425/ZN (NAND2_X2)                      0.03       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1718/ZN (INV_X4)                        0.02       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[1] (in)                            0.00       0.00 r
  U1335/ZN (INV_X4)                        0.01       0.01 f
  U1336/Z (MUX2_X2)                        0.15       0.16 f
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.05       0.15 r
  U1695/ZN (XNOR2_X2)                      0.10       0.25 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1692/ZN (OAI22_X2)                      0.08       0.08 r
  U1694/ZN (XNOR2_X2)                      0.07       0.15 r
  U1695/ZN (XNOR2_X2)                      0.10       0.25 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[12] (in)                            0.00       0.00 f
  U1376/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.50 r
  U1597/ZN (NAND2_X2)                      0.02       0.52 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.64 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1387/Z (MUX2_X2)                        0.08       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.88 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1852/ZN (INV_X4)                        0.01       0.41 f
  U1178/ZN (OAI21_X2)                      0.04       0.45 r
  U1201/ZN (OAI211_X4)                     0.04       0.49 f
  U1856/ZN (INV_X4)                        0.02       0.52 r
  U1858/ZN (OAI21_X4)                      0.02       0.54 f
  U1284/ZN (NAND3_X1)                      0.05       0.59 r
  U1920/ZN (NAND2_X2)                      0.02       0.61 f
  U870/ZN (AOI21_X2)                       0.04       0.65 r
  U1921/ZN (XNOR2_X2)                      0.08       0.73 r
  U1922/ZN (NAND2_X2)                      0.02       0.75 f
  U1235/ZN (NOR3_X2)                       0.04       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[25] (in)                           0.00       0.00 r
  U1409/ZN (INV_X4)                        0.01       0.01 f
  U1410/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1391/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.36 r
  U1811/ZN (INV_X4)                        0.02       0.38 f
  U1812/ZN (NAND4_X2)                      0.05       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1216/ZN (NAND2_X2)                      0.02       0.56 f
  U1813/ZN (NAND4_X2)                      0.06       0.62 r
  U1288/ZN (OAI21_X4)                      0.03       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.02       0.25 f
  U1794/ZN (NAND2_X2)                      0.05       0.30 r
  U1795/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.06       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U853/ZN (INV_X8)                         0.03       0.03 r
  U1682/ZN (OAI22_X2)                      0.04       0.06 f
  U1683/ZN (XNOR2_X2)                      0.06       0.13 f
  U1684/ZN (XNOR2_X2)                      0.07       0.20 f
  U1685/ZN (INV_X4)                        0.03       0.23 r
  U1245/ZN (NAND2_X4)                      0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1424/Z (MUX2_X2)                        0.07       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.71 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[25] (in)                           0.00       0.00 f
  U1409/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[5] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[5] (in)                             0.00       0.00 f
  U1398/ZN (INV_X4)                        0.01       0.01 r
  U1400/Z (MUX2_X2)                        0.05       0.06 r
  U1188/ZN (INV_X4)                        0.01       0.07 f
  U1189/ZN (INV_X4)                        0.03       0.10 r
  U1401/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.04       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.47 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.86 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.74 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1852/ZN (INV_X4)                        0.01       0.41 f
  U1178/ZN (OAI21_X2)                      0.04       0.45 r
  U1201/ZN (OAI211_X4)                     0.04       0.49 f
  U1856/ZN (INV_X4)                        0.02       0.51 r
  U1858/ZN (OAI21_X4)                      0.02       0.54 f
  U1284/ZN (NAND3_X1)                      0.05       0.59 r
  U1920/ZN (NAND2_X2)                      0.02       0.61 f
  U870/ZN (AOI21_X2)                       0.04       0.65 r
  U1921/ZN (XNOR2_X2)                      0.08       0.73 r
  U1922/ZN (NAND2_X2)                      0.02       0.75 f
  U1235/ZN (NOR3_X2)                       0.04       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[16] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[16] (in)                           0.00       0.00 r
  U1361/ZN (INV_X4)                        0.01       0.01 f
  U1362/Z (MUX2_X2)                        0.13       0.14 f
  U1261/ZN (NAND3_X2)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[28] (in)                            0.00       0.00 f
  U1419/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[21] (in)                           0.00       0.00 r
  U1374/ZN (INV_X4)                        0.01       0.01 f
  U1375/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[28] (in)                           0.00       0.00 f
  U1420/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.60 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1630/ZN (XNOR2_X2)                      0.07       0.19 r
  U819/ZN (XNOR2_X2)                       0.07       0.26 r
  U1018/ZN (OAI21_X2)                      0.04       0.31 f
  U1306/ZN (NAND3_X2)                      0.06       0.36 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.41 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1391/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.08       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.06       0.24 r
  U1019/ZN (NAND2_X2)                      0.04       0.28 f
  U1784/ZN (INV_X4)                        0.02       0.30 r
  U1788/ZN (NAND2_X2)                      0.02       0.32 f
  U1792/ZN (NAND3_X2)                      0.03       0.35 r
  U1254/ZN (NAND3_X2)                      0.04       0.39 f
  U1852/ZN (INV_X4)                        0.02       0.41 r
  U1178/ZN (OAI21_X2)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.05       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.74 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.85 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.78 r
  U1918/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1260/ZN (INV_X2)                        0.04       0.20 r
  U1677/ZN (XNOR2_X2)                      0.06       0.26 r
  U1678/ZN (NAND2_X2)                      0.04       0.29 f
  U994/ZN (OAI21_X2)                       0.05       0.34 r
  U1703/ZN (INV_X4)                        0.01       0.36 f
  U1707/ZN (OAI21_X4)                      0.03       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1368/Z (MUX2_X2)                        0.15       0.15 f
  U1372/ZN (NAND2_X2)                      0.03       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1284/ZN (NAND3_X1)                      0.04       0.60 f
  U1920/ZN (NAND2_X2)                      0.03       0.63 r
  U870/ZN (AOI21_X2)                       0.02       0.66 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.76 r
  U1235/ZN (NOR3_X2)                       0.02       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.51 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.64 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.95 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1230/ZN (OAI21_X2)                      0.04       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1034/ZN (NAND3_X2)                      0.04       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1140/ZN (INV_X4)                        0.02       0.02 f
  U1517/ZN (NAND2_X2)                      0.05       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.14 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[16] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[16] (in)                           0.00       0.00 r
  U1361/ZN (INV_X4)                        0.01       0.01 f
  U1362/Z (MUX2_X2)                        0.13       0.14 f
  U1261/ZN (NAND3_X2)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[21] (in)                           0.00       0.00 r
  U1374/ZN (INV_X4)                        0.01       0.01 f
  U1375/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U1227/ZN (OAI221_X1)                     0.15       0.50 r
  U1450/ZN (NAND2_X2)                      0.02       0.52 f
  U1456/ZN (NAND3_X2)                      0.04       0.56 r
  U1457/ZN (NAND2_X2)                      0.02       0.58 f
  U1056/ZN (NAND3_X2)                      0.05       0.63 r
  U1662/ZN (INV_X4)                        0.02       0.64 f
  U1012/ZN (NOR2_X2)                       0.04       0.68 r
  U1199/ZN (AOI211_X4)                     0.03       0.72 f
  U1936/Z (MUX2_X2)                        0.10       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[25] (in)                           0.00       0.00 r
  U1409/ZN (INV_X4)                        0.01       0.01 f
  U1410/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[23] (in)                           0.00       0.00 f
  U1406/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1261/ZN (NAND3_X2)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1812/ZN (NAND4_X2)                      0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.57 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.98 f
  aluRes[0] (out)                          0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1368/Z (MUX2_X2)                        0.15       0.15 f
  U1372/ZN (NAND2_X2)                      0.03       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1852/ZN (INV_X4)                        0.01       0.41 f
  U1178/ZN (OAI21_X2)                      0.04       0.45 r
  U1201/ZN (OAI211_X4)                     0.04       0.49 f
  U1856/ZN (INV_X4)                        0.02       0.51 r
  U1858/ZN (OAI21_X4)                      0.02       0.54 f
  U1284/ZN (NAND3_X1)                      0.05       0.59 r
  U1920/ZN (NAND2_X2)                      0.02       0.61 f
  U870/ZN (AOI21_X2)                       0.04       0.65 r
  U1921/ZN (XNOR2_X2)                      0.08       0.73 r
  U1922/ZN (NAND2_X2)                      0.02       0.75 f
  U1235/ZN (NOR3_X2)                       0.04       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.98 f
  aluRes[31] (out)                         0.00       0.98 f
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1437/Z (MUX2_X2)                        0.13       0.13 f
  U1748/ZN (INV_X4)                        0.03       0.17 r
  U830/ZN (NOR3_X2)                        0.03       0.19 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.98 r
  aluRes[31] (out)                         0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1697/ZN (NAND2_X2)                      0.04       0.34 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.98 r
  aluRes[0] (out)                          0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1314/ZN (NAND2_X1)                      0.07       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1690/ZN (XNOR2_X2)                      0.07       0.22 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.42 r
  U1178/ZN (OAI21_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1264/ZN (NAND3_X2)                      0.03       0.59 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.66 r
  U1864/ZN (INV_X4)                        0.01       0.68 f
  U1865/ZN (OAI21_X4)                      0.04       0.71 r
  U1147/Z (XOR2_X2)                        0.09       0.80 r
  U840/ZN (NOR2_X2)                        0.03       0.84 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.38 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1284/ZN (NAND3_X1)                      0.04       0.60 f
  U1920/ZN (NAND2_X2)                      0.03       0.63 r
  U870/ZN (AOI21_X2)                       0.02       0.65 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.76 r
  U1235/ZN (NOR3_X2)                       0.02       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.02       0.25 f
  U1794/ZN (NAND2_X2)                      0.05       0.30 r
  U1795/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.06       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1261/ZN (NAND3_X2)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1675/ZN (XNOR2_X2)                      0.08       0.22 r
  U1706/ZN (XNOR2_X2)                      0.07       0.29 r
  U1217/ZN (INV_X4)                        0.02       0.31 f
  U1218/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1401/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[21] (in)                            0.00       0.00 f
  U1373/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.07       0.07 r
  U1689/ZN (XNOR2_X2)                      0.07       0.14 r
  U1690/ZN (XNOR2_X2)                      0.08       0.22 r
  U1691/ZN (INV_X4)                        0.03       0.24 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1693/ZN (XNOR2_X2)                      0.07       0.24 r
  U817/ZN (NAND2_X4)                       0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.04       0.31 r
  U1709/ZN (INV_X4)                        0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.42 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.89 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1697/ZN (NAND2_X2)                      0.04       0.33 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U1227/ZN (OAI221_X1)                     0.15       0.50 r
  U1450/ZN (NAND2_X2)                      0.02       0.52 f
  U1456/ZN (NAND3_X2)                      0.04       0.56 r
  U1457/ZN (NAND2_X2)                      0.02       0.58 f
  U1056/ZN (NAND3_X2)                      0.05       0.63 r
  U1662/ZN (INV_X4)                        0.02       0.64 f
  U1012/ZN (NOR2_X2)                       0.04       0.68 r
  U1199/ZN (AOI211_X4)                     0.03       0.71 f
  U1936/Z (MUX2_X2)                        0.10       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1306/ZN (NAND3_X2)                      0.03       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.68 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[23] (in)                           0.00       0.00 r
  U1406/ZN (INV_X4)                        0.01       0.01 f
  U1407/Z (MUX2_X2)                        0.14       0.15 f
  U1775/ZN (INV_X4)                        0.03       0.18 r
  U1776/ZN (XNOR2_X2)                      0.07       0.25 r
  U1134/Z (XOR2_X2)                        0.11       0.35 r
  U1823/ZN (OAI21_X4)                      0.03       0.38 f
  U1256/ZN (NAND2_X4)                      0.03       0.42 r
  U836/ZN (NAND2_X2)                       0.02       0.44 f
  U1187/ZN (INV_X4)                        0.02       0.46 r
  U1280/ZN (NAND2_X4)                      0.01       0.47 f
  U1829/ZN (AOI21_X4)                      0.03       0.51 r
  U1832/ZN (OAI21_X4)                      0.03       0.53 f
  U1833/ZN (NAND3_X4)                      0.03       0.56 r
  U1289/ZN (OAI211_X4)                     0.03       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1437/Z (MUX2_X2)                        0.13       0.13 f
  U1748/ZN (INV_X4)                        0.03       0.17 r
  U830/ZN (NOR3_X2)                        0.03       0.19 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[12] (in)                            0.00       0.00 f
  U1376/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[12] (in)                           0.00       0.00 f
  U1377/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.07       0.25 r
  U1714/ZN (NAND2_X2)                      0.04       0.29 f
  U1715/ZN (INV_X4)                        0.02       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1350/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U912/ZN (INV_X4)                         0.03       0.16 r
  U1702/ZN (XNOR2_X2)                      0.06       0.22 r
  U1228/ZN (XNOR2_X2)                      0.08       0.30 r
  U994/ZN (OAI21_X2)                       0.04       0.34 f
  U1703/ZN (INV_X4)                        0.02       0.36 r
  U1707/ZN (OAI21_X4)                      0.02       0.38 f
  U855/ZN (OAI21_X2)                       0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1693/ZN (XNOR2_X2)                      0.07       0.24 r
  U817/ZN (NAND2_X4)                       0.03       0.27 f
  U1696/ZN (NAND3_X2)                      0.04       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1387/Z (MUX2_X2)                        0.08       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1486/ZN (NAND2_X2)                      0.05       0.10 f
  U1545/ZN (XNOR2_X2)                      0.05       0.15 r
  U1546/ZN (XNOR2_X2)                      0.07       0.22 r
  U1547/ZN (INV_X4)                        0.02       0.24 f
  U1018/ZN (OAI21_X2)                      0.07       0.31 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.08       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1486/ZN (NAND2_X2)                      0.06       0.09 r
  U1545/ZN (XNOR2_X2)                      0.07       0.16 r
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.36 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.41 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1401/ZN (NAND3_X4)                      0.02       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U927/ZN (OAI21_X2)                       0.09       0.09 r
  U1686/ZN (XNOR2_X2)                      0.04       0.13 f
  U1687/ZN (NAND2_X2)                      0.09       0.21 r
  U1245/ZN (NAND2_X4)                      0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1697/ZN (NAND2_X2)                      0.03       0.33 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U1560/ZN (AOI22_X2)                      0.04       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[24] (in)                           0.00       0.00 r
  U1403/ZN (INV_X4)                        0.01       0.01 f
  U1404/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.39 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.47 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.52 r
  U1576/ZN (INV_X4)                        0.01       0.53 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[22] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[22] (in)                            0.00       0.00 f
  U1366/ZN (INV_X4)                        0.01       0.01 r
  U1368/Z (MUX2_X2)                        0.06       0.08 r
  U1372/ZN (NAND2_X2)                      0.02       0.10 f
  U1379/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.67 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[24] (in)                            0.00       0.00 f
  U1402/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[6] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[6] (in)                            0.00       0.00 r
  U1428/ZN (INV_X4)                        0.01       0.01 f
  U1429/Z (MUX2_X2)                        0.13       0.14 f
  U1430/ZN (INV_X4)                        0.03       0.17 r
  U830/ZN (NOR3_X2)                        0.02       0.19 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1424/Z (MUX2_X2)                        0.07       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1350/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.04       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1704/ZN (XNOR2_X2)                      0.08       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.29 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1401/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: imm32[27] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[27] (in)                           0.00       0.00 r
  U1416/ZN (INV_X4)                        0.01       0.01 f
  U1417/Z (MUX2_X2)                        0.13       0.14 f
  U1418/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1288/ZN (OAI21_X4)                      0.02       0.66 f
  U1834/ZN (XNOR2_X2)                      0.07       0.73 f
  U1320/ZN (NAND2_X4)                      0.04       0.76 r
  U1319/ZN (INV_X8)                        0.01       0.78 f
  U1838/ZN (NOR2_X4)                       0.02       0.80 r
  U1840/ZN (XNOR2_X2)                      0.02       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1180/ZN (INV_X4)                        0.03       0.16 r
  U1675/ZN (XNOR2_X2)                      0.07       0.23 r
  U1706/ZN (XNOR2_X2)                      0.07       0.30 r
  U1217/ZN (INV_X4)                        0.02       0.31 f
  U1218/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[28] (in)                           0.00       0.00 f
  U1420/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.47 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.08       0.26 f
  U1547/ZN (INV_X4)                        0.03       0.29 r
  U1018/ZN (OAI21_X2)                      0.03       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1264/ZN (NAND3_X2)                      0.03       0.58 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.66 r
  U1864/ZN (INV_X4)                        0.01       0.68 f
  U1865/ZN (OAI21_X4)                      0.04       0.71 r
  U1147/Z (XOR2_X2)                        0.09       0.80 r
  U840/ZN (NOR2_X2)                        0.03       0.83 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.80 f
  U812/ZN (NAND4_X4)                       0.04       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[5] (in)                            0.00       0.00 f
  U1399/ZN (INV_X4)                        0.01       0.01 r
  U1400/Z (MUX2_X2)                        0.05       0.06 r
  U1188/ZN (INV_X4)                        0.01       0.07 f
  U1189/ZN (INV_X4)                        0.03       0.10 r
  U1401/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.04       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[24] (in)                           0.00       0.00 r
  U1403/ZN (INV_X4)                        0.01       0.01 f
  U1404/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.49 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.86 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.77 f
  U813/ZN (NOR2_X2)                        0.04       0.81 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1185/ZN (OAI21_X2)                      0.04       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.53 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1284/ZN (NAND3_X1)                      0.04       0.60 f
  U1920/ZN (NAND2_X2)                      0.03       0.63 r
  U870/ZN (AOI21_X2)                       0.02       0.65 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.75 r
  U1235/ZN (NOR3_X2)                       0.02       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1690/ZN (XNOR2_X2)                      0.07       0.22 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.02       0.21 f
  U1019/ZN (NAND2_X2)                      0.06       0.28 r
  U1784/ZN (INV_X4)                        0.02       0.29 f
  U1788/ZN (NAND2_X2)                      0.02       0.32 r
  U1792/ZN (NAND3_X2)                      0.02       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[6] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[6] (in)                            0.00       0.00 r
  U1428/ZN (INV_X4)                        0.01       0.01 f
  U1429/Z (MUX2_X2)                        0.13       0.14 f
  U1430/ZN (INV_X4)                        0.03       0.17 r
  U830/ZN (NOR3_X2)                        0.02       0.19 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.28 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U1560/ZN (AOI22_X2)                      0.04       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.76 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.42 r
  U1178/ZN (OAI21_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.70 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[13] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[13] (in)                           0.00       0.00 r
  U1381/ZN (INV_X4)                        0.01       0.01 f
  U1382/Z (MUX2_X2)                        0.13       0.14 f
  U918/ZN (INV_X4)                         0.03       0.17 r
  U1212/ZN (XNOR2_X2)                      0.06       0.23 r
  U1708/ZN (NAND2_X2)                      0.03       0.26 f
  U1273/ZN (NAND3_X2)                      0.05       0.31 r
  U1709/ZN (INV_X4)                        0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1140/ZN (INV_X4)                        0.02       0.02 f
  U1516/ZN (NAND2_X2)                      0.05       0.07 r
  U1689/ZN (XNOR2_X2)                      0.07       0.14 r
  U1690/ZN (XNOR2_X2)                      0.08       0.22 r
  U1691/ZN (INV_X4)                        0.03       0.24 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.53 f
  U1494/ZN (NAND2_X2)                      0.03       0.56 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1247/ZN (AOI222_X2)                     0.14       0.85 r
  U2232/ZN (OAI221_X2)                     0.04       0.90 f
  U1173/ZN (OR2_X4)                        0.08       0.97 f
  aluRes[30] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1401/ZN (NAND3_X4)                      0.02       0.19 r
  U1426/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.46 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1851/ZN (NAND3_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1264/ZN (NAND3_X2)                      0.03       0.58 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.66 r
  U1864/ZN (INV_X4)                        0.01       0.67 f
  U1865/ZN (OAI21_X4)                      0.04       0.71 r
  U1147/Z (XOR2_X2)                        0.09       0.80 r
  U840/ZN (NOR2_X2)                        0.03       0.83 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[16] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[16] (in)                           0.00       0.00 r
  U1361/ZN (INV_X4)                        0.01       0.01 f
  U1362/Z (MUX2_X2)                        0.13       0.14 f
  U1710/ZN (INV_X4)                        0.03       0.17 r
  U1711/ZN (XNOR2_X2)                      0.02       0.19 f
  U1712/ZN (NAND2_X2)                      0.05       0.24 r
  U1713/ZN (INV_X4)                        0.02       0.27 f
  U1028/ZN (OAI22_X2)                      0.07       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1812/ZN (NAND4_X2)                      0.03       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1216/ZN (NAND2_X2)                      0.02       0.55 f
  U1813/ZN (NAND4_X2)                      0.06       0.61 r
  U1288/ZN (OAI21_X4)                      0.03       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1337/ZN (INV_X4)                        0.06       0.23 r
  U1628/ZN (XNOR2_X2)                      0.06       0.29 r
  U1629/ZN (NAND2_X2)                      0.03       0.33 f
  U1806/ZN (NAND4_X2)                      0.04       0.36 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.41 r
  U1177/ZN (NAND2_X4)                      0.02       0.42 f
  U1201/ZN (OAI211_X4)                     0.06       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.54 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.61 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.67 r
  U1893/ZN (XNOR2_X2)                      0.07       0.73 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1682/ZN (OAI22_X2)                      0.06       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.09 r
  U1143/ZN (INV_X8)                        0.04       0.13 f
  U1272/ZN (XNOR2_X1)                      0.07       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.26 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.06 f
  U1142/ZN (INV_X4)                        0.03       0.09 r
  U1143/ZN (INV_X8)                        0.04       0.12 f
  U1272/ZN (XNOR2_X1)                      0.07       0.19 f
  U1714/ZN (NAND2_X2)                      0.06       0.26 r
  U1715/ZN (INV_X4)                        0.01       0.27 f
  U1230/ZN (OAI21_X2)                      0.05       0.32 r
  U1716/ZN (OAI21_X4)                      0.03       0.35 f
  U1732/ZN (INV_X4)                        0.02       0.37 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.69 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1273/ZN (NAND3_X2)                      0.03       0.29 f
  U1709/ZN (INV_X4)                        0.04       0.33 r
  U1716/ZN (OAI21_X4)                      0.02       0.35 f
  U1732/ZN (INV_X4)                        0.02       0.37 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U1227/ZN (OAI221_X1)                     0.15       0.50 r
  U1450/ZN (NAND2_X2)                      0.02       0.52 f
  U1456/ZN (NAND3_X2)                      0.04       0.56 r
  U1457/ZN (NAND2_X2)                      0.02       0.58 f
  U1056/ZN (NAND3_X2)                      0.05       0.63 r
  U1662/ZN (INV_X4)                        0.02       0.64 f
  U1012/ZN (NOR2_X2)                       0.04       0.68 r
  U1199/ZN (AOI211_X4)                     0.03       0.71 f
  U1936/Z (MUX2_X2)                        0.10       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U1292/ZN (NAND2_X1)                      0.05       0.18 r
  U1379/ZN (NOR4_X2)                       0.04       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1414/Z (MUX2_X2)                        0.14       0.14 f
  U1418/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1466/ZN (NAND2_X2)                      0.04       0.10 f
  U1266/ZN (XNOR2_X1)                      0.07       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.27 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.40 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[27] (in)                           0.00       0.00 r
  U1416/ZN (INV_X4)                        0.01       0.01 f
  U1417/Z (MUX2_X2)                        0.13       0.14 f
  U1418/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.57 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.73 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1697/ZN (NAND2_X2)                      0.04       0.33 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.36 r
  U1811/ZN (INV_X4)                        0.02       0.38 f
  U1812/ZN (NAND4_X2)                      0.05       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.40 r
  U1799/ZN (AOI21_X4)                      0.03       0.42 f
  U1255/ZN (NOR2_X4)                       0.03       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.53 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.80 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.53 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.84 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.41 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.08       0.25 f
  U1696/ZN (NAND3_X2)                      0.06       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.34 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1400/Z (MUX2_X2)                        0.06       0.07 r
  U1188/ZN (INV_X4)                        0.01       0.08 f
  U1189/ZN (INV_X4)                        0.03       0.11 r
  U1401/ZN (NAND3_X4)                      0.03       0.14 f
  U1426/ZN (NOR4_X2)                       0.04       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.36 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.69 r
  U1259/ZN (INV_X4)                        0.01       0.70 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.81 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.62 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.73 r
  U1880/ZN (XNOR2_X2)                      0.03       0.76 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1314/ZN (NAND2_X1)                      0.04       0.56 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[21] (in)                            0.00       0.00 f
  U1373/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1404/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.54 r
  U1278/ZN (INV_X8)                        0.01       0.55 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[15] (in)                           0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[21] (in)                           0.00       0.00 f
  U1374/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.36 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.43 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[15] (in)                            0.00       0.00 f
  U1383/ZN (INV_X4)                        0.01       0.01 r
  U927/ZN (OAI21_X2)                       0.04       0.05 f
  U1686/ZN (XNOR2_X2)                      0.07       0.13 f
  U1687/ZN (NAND2_X2)                      0.09       0.21 r
  U1245/ZN (NAND2_X4)                      0.03       0.24 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.94 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1028/ZN (OAI22_X2)                      0.07       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1384/ZN (NAND2_X2)                      0.02       0.02 r
  U927/ZN (OAI21_X2)                       0.05       0.07 f
  U1686/ZN (XNOR2_X2)                      0.07       0.15 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[12] (in)                           0.00       0.00 f
  U1377/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.69 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1564/ZN (OAI221_X2)                     0.10       0.44 r
  U1565/ZN (INV_X4)                        0.01       0.45 f
  U1009/ZN (NOR2_X2)                       0.04       0.49 r
  U1566/ZN (NOR4_X2)                       0.03       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1466/ZN (NAND2_X2)                      0.04       0.10 f
  U1266/ZN (XNOR2_X1)                      0.07       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.27 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.36 r
  U1811/ZN (INV_X4)                        0.02       0.38 f
  U1812/ZN (NAND4_X2)                      0.05       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[10] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[10] (in)                           0.00       0.00 r
  U1355/ZN (INV_X4)                        0.01       0.01 f
  U1356/Z (MUX2_X2)                        0.13       0.14 f
  U1287/ZN (NAND3_X2)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.18 r
  U1790/ZN (XNOR2_X2)                      0.09       0.27 r
  U1791/ZN (INV_X4)                        0.02       0.29 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.38 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.45 r
  U1303/ZN (NAND2_X4)                      0.02       0.47 f
  U1007/ZN (NAND3_X2)                      0.04       0.51 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.58 r
  U1193/ZN (INV_X2)                        0.02       0.60 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.67 f
  U1925/ZN (XNOR2_X2)                      0.07       0.74 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[25] (in)                           0.00       0.00 f
  U1409/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.64 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.88 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1336/Z (MUX2_X2)                        0.17       0.18 f
  U1546/ZN (XNOR2_X2)                      0.08       0.26 f
  U1547/ZN (INV_X4)                        0.03       0.29 r
  U1018/ZN (OAI21_X2)                      0.03       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.70 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.69 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1306/ZN (NAND3_X2)                      0.04       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1264/ZN (NAND3_X2)                      0.03       0.58 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.66 r
  U1864/ZN (INV_X4)                        0.01       0.67 f
  U1865/ZN (OAI21_X4)                      0.04       0.71 r
  U1147/Z (XOR2_X2)                        0.09       0.80 r
  U840/ZN (NOR2_X2)                        0.03       0.83 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1433/Z (MUX2_X2)                        0.14       0.14 f
  U1434/ZN (INV_X4)                        0.03       0.18 r
  U830/ZN (NOR3_X2)                        0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.90 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[19] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[19] (in)                           0.00       0.00 r
  U1423/ZN (INV_X4)                        0.01       0.01 f
  U1424/Z (MUX2_X2)                        0.12       0.13 f
  U1425/ZN (NAND2_X2)                      0.04       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1371/Z (MUX2_X2)                        0.07       0.07 r
  U1372/ZN (NAND2_X2)                      0.02       0.10 f
  U1379/ZN (NOR4_X2)                       0.08       0.17 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1812/ZN (NAND4_X2)                      0.03       0.45 f
  U1303/ZN (NAND2_X4)                      0.03       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.51 f
  U1006/ZN (INV_X4)                        0.02       0.53 r
  U1314/ZN (NAND2_X1)                      0.03       0.56 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[28] (in)                            0.00       0.00 f
  U1419/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.05       0.15 r
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1176/ZN (NAND2_X2)                      0.04       0.43 r
  U1734/ZN (NAND2_X2)                      0.03       0.46 f
  U1735/ZN (INV_X4)                        0.02       0.48 r
  U1736/ZN (OAI21_X4)                      0.02       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[11] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[11] (in)                           0.00       0.00 r
  U1352/ZN (INV_X4)                        0.01       0.01 f
  U1353/Z (MUX2_X2)                        0.13       0.13 f
  U909/ZN (INV_X4)                         0.03       0.16 r
  U1704/ZN (XNOR2_X2)                      0.07       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.30 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.34 r
  U1286/ZN (NAND2_X4)                      0.02       0.36 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1414/Z (MUX2_X2)                        0.14       0.14 f
  U1418/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.33 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1693/ZN (XNOR2_X2)                      0.07       0.24 r
  U817/ZN (NAND2_X4)                       0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.04       0.31 r
  U1709/ZN (INV_X4)                        0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.04       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1736/ZN (OAI21_X4)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1314/ZN (NAND2_X1)                      0.07       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1407/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.41 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1682/ZN (OAI22_X2)                      0.07       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[24] (in)                            0.00       0.00 f
  U1402/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[22] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[22] (in)                           0.00       0.00 f
  U1367/ZN (INV_X4)                        0.01       0.01 r
  U1368/Z (MUX2_X2)                        0.06       0.07 r
  U1372/ZN (NAND2_X2)                      0.02       0.09 f
  U1379/ZN (NOR4_X2)                       0.08       0.17 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1810/ZN (NAND2_X2)                      0.02       0.39 f
  U1811/ZN (INV_X4)                        0.03       0.42 r
  U1851/ZN (NAND3_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.70 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.38 r
  U1560/ZN (AOI22_X2)                      0.04       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.06 f
  U1015/ZN (INV_X4)                        0.06       0.11 r
  U1699/ZN (XNOR2_X2)                      0.07       0.18 r
  U1700/ZN (XNOR2_X2)                      0.09       0.27 r
  U1701/ZN (INV_X4)                        0.02       0.29 f
  U994/ZN (OAI21_X2)                       0.05       0.34 r
  U1703/ZN (INV_X4)                        0.01       0.36 f
  U1707/ZN (OAI21_X4)                      0.03       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[24] (in)                           0.00       0.00 f
  U1403/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.08 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.36 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1384/ZN (NAND2_X2)                      0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.08       0.09 r
  U1686/ZN (XNOR2_X2)                      0.04       0.13 f
  U1687/ZN (NAND2_X2)                      0.09       0.21 r
  U1245/ZN (NAND2_X4)                      0.03       0.24 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[10] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[10] (in)                           0.00       0.00 r
  U1355/ZN (INV_X4)                        0.01       0.01 f
  U1356/Z (MUX2_X2)                        0.13       0.14 f
  U1287/ZN (NAND3_X2)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.95 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.07       0.25 r
  U1714/ZN (NAND2_X2)                      0.04       0.29 f
  U1715/ZN (INV_X4)                        0.02       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1736/ZN (OAI21_X4)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[13] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[13] (in)                           0.00       0.00 r
  U1381/ZN (INV_X4)                        0.01       0.01 f
  U1382/Z (MUX2_X2)                        0.13       0.14 f
  U918/ZN (INV_X4)                         0.03       0.17 r
  U1391/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.40 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1697/ZN (NAND2_X2)                      0.03       0.35 f
  U1698/ZN (NAND2_X2)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1736/ZN (OAI21_X4)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1704/ZN (XNOR2_X2)                      0.08       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.29 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U1227/ZN (OAI221_X1)                     0.15       0.50 r
  U1450/ZN (NAND2_X2)                      0.02       0.52 f
  U1456/ZN (NAND3_X2)                      0.04       0.56 r
  U1457/ZN (NAND2_X2)                      0.02       0.58 f
  U1056/ZN (NAND3_X2)                      0.05       0.63 r
  U1662/ZN (INV_X4)                        0.02       0.64 f
  U1012/ZN (NOR2_X2)                       0.04       0.68 r
  U1199/ZN (AOI211_X4)                     0.03       0.71 f
  U1936/Z (MUX2_X2)                        0.10       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[25] (in)                           0.00       0.00 f
  U1409/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[19] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[19] (in)                           0.00       0.00 r
  U1423/ZN (INV_X4)                        0.01       0.01 f
  U1424/Z (MUX2_X2)                        0.12       0.13 f
  U1425/ZN (NAND2_X2)                      0.04       0.17 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1718/ZN (INV_X4)                        0.02       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.86 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U821/ZN (INV_X4)                         0.04       0.38 f
  U1252/ZN (NAND3_X4)                      0.04       0.42 r
  U1569/ZN (NAND2_X2)                      0.02       0.44 f
  U1251/ZN (NAND3_X4)                      0.02       0.46 r
  U1571/ZN (NAND2_X2)                      0.02       0.49 f
  U1575/ZN (NAND3_X4)                      0.03       0.51 r
  U1576/ZN (INV_X4)                        0.01       0.52 f
  U1577/Z (MUX2_X2)                        0.13       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.91 r
  U1944/ZN (AOI21_X4)                      0.02       0.92 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1564/ZN (OAI221_X2)                     0.10       0.44 r
  U1565/ZN (INV_X4)                        0.01       0.45 f
  U1009/ZN (NOR2_X2)                       0.04       0.49 r
  U1566/ZN (NOR4_X2)                       0.03       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1180/ZN (INV_X4)                        0.03       0.16 r
  U1675/ZN (XNOR2_X2)                      0.07       0.23 r
  U1706/ZN (XNOR2_X2)                      0.07       0.30 r
  U1217/ZN (INV_X4)                        0.02       0.31 f
  U1218/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1266/ZN (XNOR2_X1)                      0.09       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.31 r
  U1792/ZN (NAND3_X2)                      0.03       0.34 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.63 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[28] (in)                            0.00       0.00 f
  U1419/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[4] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[4] (in)                            0.00       0.00 r
  U1342/ZN (INV_X4)                        0.01       0.01 f
  U1343/Z (MUX2_X2)                        0.15       0.16 f
  U885/ZN (INV_X8)                         0.05       0.21 r
  U1793/ZN (XNOR2_X2)                      0.06       0.27 r
  U1794/ZN (NAND2_X2)                      0.03       0.31 f
  U1795/ZN (NAND3_X2)                      0.04       0.35 r
  U1254/ZN (NAND3_X2)                      0.04       0.39 f
  U1852/ZN (INV_X4)                        0.02       0.41 r
  U1178/ZN (OAI21_X2)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.05       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.49 f
  U1858/ZN (OAI21_X4)                      0.05       0.54 r
  U1182/ZN (INV_X2)                        0.02       0.57 f
  U1890/ZN (OAI21_X4)                      0.04       0.60 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.66 r
  U1893/ZN (XNOR2_X2)                      0.07       0.73 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[23] (in)                           0.00       0.00 f
  U1406/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.43 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.90 r
  U1944/ZN (AOI21_X4)                      0.02       0.92 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.02       0.20 f
  U1019/ZN (NAND2_X2)                      0.06       0.26 r
  U1784/ZN (INV_X4)                        0.02       0.28 f
  U1788/ZN (NAND2_X2)                      0.02       0.31 r
  U1792/ZN (NAND3_X2)                      0.02       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.36 r
  U1811/ZN (INV_X4)                        0.02       0.38 f
  U1812/ZN (NAND4_X2)                      0.05       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1192/ZN (NAND2_X1)                      0.03       0.60 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1782/ZN (INV_X4)                        0.02       0.20 r
  U1783/ZN (XNOR2_X2)                      0.06       0.25 r
  U1019/ZN (NAND2_X2)                      0.04       0.29 f
  U1784/ZN (INV_X4)                        0.02       0.32 r
  U1788/ZN (NAND2_X2)                      0.02       0.33 f
  U1792/ZN (NAND3_X2)                      0.03       0.37 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.43 r
  U1178/ZN (OAI21_X2)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.05       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.71 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.51 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1564/ZN (OAI221_X2)                     0.06       0.44 r
  U1565/ZN (INV_X4)                        0.01       0.45 f
  U1009/ZN (NOR2_X2)                       0.04       0.49 r
  U1566/ZN (NOR4_X2)                       0.03       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.62 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.87 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1404/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.03       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.84 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1306/ZN (NAND3_X2)                      0.03       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[0] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1486/ZN (NAND2_X2)                      0.05       0.10 f
  U1545/ZN (XNOR2_X2)                      0.07       0.17 f
  U1546/ZN (XNOR2_X2)                      0.05       0.22 r
  U1547/ZN (INV_X4)                        0.02       0.24 f
  U1018/ZN (OAI21_X2)                      0.07       0.31 r
  U1306/ZN (NAND3_X2)                      0.04       0.34 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.49 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.49 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.90 r
  U1944/ZN (AOI21_X4)                      0.02       0.92 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[13] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[13] (in)                           0.00       0.00 r
  U1381/ZN (INV_X4)                        0.01       0.01 f
  U1382/Z (MUX2_X2)                        0.13       0.14 f
  U918/ZN (INV_X4)                         0.03       0.17 r
  U1391/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1247/ZN (AOI222_X2)                     0.14       0.85 r
  U2232/ZN (OAI221_X2)                     0.04       0.89 f
  U1173/ZN (OR2_X4)                        0.08       0.97 f
  aluRes[30] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1433/Z (MUX2_X2)                        0.14       0.14 f
  U1434/ZN (INV_X4)                        0.03       0.18 r
  U830/ZN (NOR3_X2)                        0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1429/Z (MUX2_X2)                        0.15       0.15 f
  U1430/ZN (INV_X4)                        0.03       0.19 r
  U830/ZN (NOR3_X2)                        0.02       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1690/ZN (XNOR2_X2)                      0.08       0.23 f
  U1691/ZN (INV_X4)                        0.04       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.31 r
  U1028/ZN (OAI22_X2)                      0.03       0.34 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U815/ZN (OAI221_X2)                      0.06       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.90 r
  U1944/ZN (AOI21_X4)                      0.02       0.92 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.08       0.24 f
  U1681/ZN (INV_X4)                        0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.02       0.30 f
  U818/ZN (INV_X8)                         0.02       0.31 r
  U1028/ZN (OAI22_X2)                      0.03       0.34 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.45 f
  U1725/ZN (OAI21_X4)                      0.04       0.49 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1486/ZN (NAND2_X2)                      0.05       0.10 f
  U1545/ZN (XNOR2_X2)                      0.05       0.15 r
  U1546/ZN (XNOR2_X2)                      0.07       0.22 r
  U1547/ZN (INV_X4)                        0.02       0.24 f
  U1018/ZN (OAI21_X2)                      0.07       0.31 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.55 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.77 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[23] (in)                           0.00       0.00 r
  U1406/ZN (INV_X4)                        0.01       0.01 f
  U1407/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.89 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[23] (in)                           0.00       0.00 f
  U1406/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1034/ZN (NAND3_X2)                      0.04       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1247/ZN (AOI222_X2)                     0.14       0.85 r
  U2232/ZN (OAI221_X2)                     0.04       0.89 f
  U1173/ZN (OR2_X4)                        0.08       0.97 f
  aluRes[30] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1682/ZN (OAI22_X2)                      0.06       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[3] (in)                          0.00       0.00 r
  U1541/ZN (INV_X4)                        0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.12 r
  U1699/ZN (XNOR2_X2)                      0.07       0.19 r
  U1700/ZN (XNOR2_X2)                      0.09       0.28 r
  U1701/ZN (INV_X4)                        0.02       0.30 f
  U994/ZN (OAI21_X2)                       0.05       0.35 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.51 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.78 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[17] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[17] (in)                           0.00       0.00 r
  U1358/ZN (INV_X4)                        0.01       0.01 f
  U1359/Z (MUX2_X2)                        0.13       0.14 f
  U1261/ZN (NAND3_X2)                      0.04       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.39 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1365/Z (MUX2_X2)                        0.15       0.15 f
  U1180/ZN (INV_X4)                        0.03       0.18 r
  U1675/ZN (XNOR2_X2)                      0.07       0.24 r
  U1706/ZN (XNOR2_X2)                      0.07       0.31 r
  U1217/ZN (INV_X4)                        0.02       0.33 f
  U1218/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.91 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[30] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1417/Z (MUX2_X2)                        0.15       0.15 f
  U1418/ZN (NAND2_X2)                      0.04       0.19 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.52 f
  U1494/ZN (NAND2_X2)                      0.03       0.55 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1247/ZN (AOI222_X2)                     0.14       0.85 r
  U2232/ZN (OAI221_X2)                     0.04       0.89 f
  U1173/ZN (OR2_X4)                        0.08       0.97 f
  aluRes[30] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1368/Z (MUX2_X2)                        0.08       0.08 r
  U1372/ZN (NAND2_X2)                      0.02       0.10 f
  U1379/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.36 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.50 r
  U1727/ZN (AOI21_X4)                      0.02       0.53 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1397/Z (MUX2_X2)                        0.15       0.15 f
  U1401/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.30 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.48 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.89 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[12] (in)                            0.00       0.00 f
  U1376/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1682/ZN (OAI22_X2)                      0.06       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.45 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1704/ZN (XNOR2_X2)                      0.08       0.23 r
  U1705/ZN (XNOR2_X2)                      0.07       0.29 r
  U1202/ZN (INV_X4)                        0.02       0.31 f
  U1203/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.06       0.29 r
  U1803/ZN (NAND2_X2)                      0.04       0.33 f
  U1306/ZN (NAND3_X2)                      0.04       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.40 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.70 f
  U1910/ZN (NAND4_X2)                      0.04       0.74 r
  U831/ZN (NOR3_X2)                        0.04       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.05       0.15 r
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[27] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[27] (in)                            0.00       0.00 f
  U1415/ZN (INV_X4)                        0.01       0.01 r
  U1417/Z (MUX2_X2)                        0.06       0.07 r
  U1418/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1124/ZN (AND2_X4)                       0.08       0.36 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.62 r
  U1288/ZN (OAI21_X4)                      0.02       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.78 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1718/ZN (INV_X4)                        0.02       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[13] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[13] (in)                           0.00       0.00 r
  U1381/ZN (INV_X4)                        0.01       0.01 f
  U1382/Z (MUX2_X2)                        0.13       0.14 f
  U918/ZN (INV_X4)                         0.03       0.17 r
  U1212/ZN (XNOR2_X2)                      0.06       0.23 r
  U1708/ZN (NAND2_X2)                      0.03       0.26 f
  U1273/ZN (NAND3_X2)                      0.05       0.31 r
  U1709/ZN (INV_X4)                        0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.04       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.41 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1736/ZN (OAI21_X4)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1400/Z (MUX2_X2)                        0.06       0.07 r
  U1188/ZN (INV_X4)                        0.01       0.08 f
  U1189/ZN (INV_X4)                        0.03       0.11 r
  U1401/ZN (NAND3_X4)                      0.03       0.14 f
  U1426/ZN (NOR4_X2)                       0.04       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.84 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1630/ZN (XNOR2_X2)                      0.07       0.20 r
  U819/ZN (XNOR2_X2)                       0.07       0.27 r
  U1018/ZN (OAI21_X2)                      0.04       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1264/ZN (NAND3_X2)                      0.03       0.58 f
  U1860/ZN (NAND2_X2)                      0.03       0.62 r
  U1861/ZN (INV_X4)                        0.01       0.63 f
  U999/ZN (NAND2_X2)                       0.03       0.66 r
  U1864/ZN (INV_X4)                        0.01       0.67 f
  U1865/ZN (OAI21_X4)                      0.04       0.71 r
  U1147/Z (XOR2_X2)                        0.09       0.80 r
  U840/ZN (NOR2_X2)                        0.03       0.83 f
  U1881/ZN (NAND3_X4)                      0.02       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[18] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[18] (in)                           0.00       0.00 r
  U1364/ZN (INV_X4)                        0.01       0.01 f
  U1365/Z (MUX2_X2)                        0.13       0.13 f
  U1180/ZN (INV_X4)                        0.03       0.16 r
  U1675/ZN (XNOR2_X2)                      0.07       0.23 r
  U1706/ZN (XNOR2_X2)                      0.07       0.30 r
  U1217/ZN (INV_X4)                        0.02       0.31 f
  U1218/ZN (INV_X8)                        0.02       0.33 r
  U1286/ZN (NAND2_X4)                      0.02       0.35 f
  U1707/ZN (OAI21_X4)                      0.04       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1702/ZN (XNOR2_X2)                      0.06       0.24 r
  U1228/ZN (XNOR2_X2)                      0.08       0.31 r
  U994/ZN (OAI21_X2)                       0.04       0.35 f
  U1703/ZN (INV_X4)                        0.02       0.37 r
  U1707/ZN (OAI21_X4)                      0.02       0.39 f
  U855/ZN (OAI21_X2)                       0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1387/Z (MUX2_X2)                        0.08       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1274/ZN (NAND3_X2)                      0.03       0.29 f
  U1717/ZN (NAND4_X2)                      0.05       0.34 r
  U1317/ZN (NAND2_X4)                      0.02       0.36 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U815/ZN (OAI221_X2)                      0.10       0.43 r
  U811/ZN (NAND2_X4)                       0.02       0.45 f
  U1561/ZN (NAND3_X2)                      0.04       0.48 r
  U1562/ZN (NAND2_X2)                      0.02       0.51 f
  U1563/ZN (INV_X4)                        0.02       0.52 r
  U1566/ZN (NOR4_X2)                       0.02       0.54 f
  U1577/Z (MUX2_X2)                        0.11       0.65 f
  U1311/ZN (OAI211_X4)                     0.06       0.71 r
  U1259/ZN (INV_X4)                        0.01       0.72 f
  U1936/Z (MUX2_X2)                        0.12       0.83 f
  U1937/ZN (INV_X4)                        0.03       0.86 r
  U1938/ZN (INV_X4)                        0.01       0.87 f
  U1061/ZN (NOR2_X2)                       0.04       0.90 r
  U1944/ZN (AOI21_X4)                      0.02       0.92 f
  U1945/ZN (OAI211_X2)                     0.05       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1410/Z (MUX2_X2)                        0.09       0.10 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U1560/ZN (AOI22_X2)                      0.03       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[2] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1411/ZN (NAND3_X4)                      0.03       0.20 r
  U1426/ZN (NOR4_X2)                       0.03       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1215/ZN (INV_X4)                        0.02       0.30 f
  U995/ZN (NAND2_X2)                       0.03       0.32 r
  U1155/ZN (INV_X4)                        0.02       0.34 f
  U1154/ZN (INV_X4)                        0.08       0.42 r
  U1487/ZN (OAI221_X2)                     0.05       0.47 f
  U1488/ZN (NAND2_X2)                      0.03       0.50 r
  U1493/ZN (NAND3_X2)                      0.02       0.53 f
  U1494/ZN (NAND2_X2)                      0.03       0.56 r
  U1504/ZN (NAND4_X2)                      0.03       0.58 f
  U1505/Z (MUX2_X2)                        0.13       0.71 f
  U1247/ZN (AOI222_X2)                     0.14       0.85 r
  U1643/ZN (OAI221_X2)                     0.04       0.89 f
  U1644/ZN (NOR2_X2)                       0.05       0.94 r
  U75/ZN (OAI22_X2)                        0.03       0.97 f
  aluRes[2] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1378/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.20 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1124/ZN (AND2_X4)                       0.08       0.37 r
  U1560/ZN (AOI22_X2)                      0.04       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1365/Z (MUX2_X2)                        0.08       0.08 r
  U1261/ZN (NAND3_X2)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.07       0.17 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.03       0.20 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.28 f
  U1230/ZN (OAI21_X2)                      0.05       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1371/Z (MUX2_X2)                        0.14       0.14 f
  U1372/ZN (NAND2_X2)                      0.04       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U821/ZN (INV_X4)                         0.04       0.36 f
  U1252/ZN (NAND3_X4)                      0.04       0.39 r
  U1569/ZN (NAND2_X2)                      0.02       0.42 f
  U1251/ZN (NAND3_X4)                      0.02       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1305/ZN (INV_X2)                        0.02       0.33 f
  U1021/ZN (OAI21_X2)                      0.04       0.37 r
  U1809/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.62 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[17] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[17] (in)                           0.00       0.00 r
  U1358/ZN (INV_X4)                        0.01       0.01 f
  U1359/Z (MUX2_X2)                        0.13       0.14 f
  U1261/ZN (NAND3_X2)                      0.04       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[21] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[21] (in)                           0.00       0.00 f
  U1374/ZN (INV_X4)                        0.01       0.01 r
  U1375/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[1] (in)                            0.00       0.00 r
  U1335/ZN (INV_X4)                        0.01       0.01 f
  U1336/Z (MUX2_X2)                        0.15       0.16 f
  U1546/ZN (XNOR2_X2)                      0.08       0.24 f
  U1547/ZN (INV_X4)                        0.03       0.27 r
  U1018/ZN (OAI21_X2)                      0.03       0.30 f
  U1306/ZN (NAND3_X2)                      0.06       0.36 r
  U1232/ZN (NAND2_X4)                      0.02       0.38 f
  U1807/ZN (INV_X4)                        0.02       0.41 r
  U1177/ZN (NAND2_X4)                      0.02       0.42 f
  U1201/ZN (OAI211_X4)                     0.06       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.49 f
  U1858/ZN (OAI21_X4)                      0.05       0.54 r
  U1182/ZN (INV_X2)                        0.02       0.56 f
  U1890/ZN (OAI21_X4)                      0.04       0.60 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.66 r
  U1893/ZN (XNOR2_X2)                      0.07       0.73 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.45 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1314/ZN (NAND2_X1)                      0.07       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.68 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[12] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[12] (in)                            0.00       0.00 f
  U1376/ZN (INV_X4)                        0.01       0.01 r
  U1378/Z (MUX2_X2)                        0.06       0.07 r
  U1292/ZN (NAND2_X1)                      0.03       0.10 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[1] (in)                            0.00       0.00 r
  U1335/ZN (INV_X4)                        0.01       0.01 f
  U1336/Z (MUX2_X2)                        0.15       0.16 f
  U1546/ZN (XNOR2_X2)                      0.07       0.23 r
  U1547/ZN (INV_X4)                        0.02       0.25 f
  U1018/ZN (OAI21_X2)                      0.07       0.32 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.39 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.62 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[14] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[14] (in)                           0.00       0.00 r
  U1386/ZN (INV_X4)                        0.01       0.01 f
  U1387/Z (MUX2_X2)                        0.13       0.14 f
  U1388/ZN (INV_X4)                        0.03       0.17 r
  U1693/ZN (XNOR2_X2)                      0.07       0.24 r
  U817/ZN (NAND2_X4)                       0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.04       0.31 r
  U1709/ZN (INV_X4)                        0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.04       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1034/ZN (NAND3_X2)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1424/Z (MUX2_X2)                        0.07       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1477/ZN (NAND2_X2)                      0.04       0.10 f
  U1679/ZN (XNOR2_X2)                      0.07       0.17 f
  U1680/ZN (XNOR2_X2)                      0.07       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.06       0.24 r
  U1019/ZN (NAND2_X2)                      0.04       0.28 f
  U1784/ZN (INV_X4)                        0.02       0.30 r
  U1788/ZN (NAND2_X2)                      0.02       0.32 f
  U1792/ZN (NAND3_X2)                      0.03       0.35 r
  U1254/ZN (NAND3_X2)                      0.04       0.39 f
  U1799/ZN (AOI21_X4)                      0.05       0.44 r
  U1255/ZN (NOR2_X4)                       0.02       0.45 f
  U1303/ZN (NAND2_X4)                      0.02       0.48 r
  U1007/ZN (NAND3_X2)                      0.03       0.50 f
  U1006/ZN (INV_X4)                        0.02       0.52 r
  U1314/ZN (NAND2_X1)                      0.03       0.56 f
  U1193/ZN (INV_X2)                        0.03       0.59 r
  U1924/ZN (NOR4_X2)                       0.02       0.61 f
  U1328/ZN (AOI21_X1)                      0.06       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.02       0.21 f
  U1712/ZN (NAND2_X2)                      0.05       0.26 r
  U1713/ZN (INV_X4)                        0.02       0.28 f
  U1230/ZN (OAI21_X2)                      0.04       0.33 r
  U1716/ZN (OAI21_X4)                      0.03       0.36 f
  U1732/ZN (INV_X4)                        0.02       0.38 r
  U833/ZN (NAND2_X2)                       0.01       0.39 f
  U832/ZN (NAND3_X2)                       0.06       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[23] (in)                           0.00       0.00 r
  U1406/ZN (INV_X4)                        0.01       0.01 f
  U1407/Z (MUX2_X2)                        0.14       0.15 f
  U1411/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.31 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.49 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.66 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1489/ZN (NAND2_X2)                      0.06       0.09 r
  U1694/ZN (XNOR2_X2)                      0.07       0.16 r
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1314/ZN (NAND2_X1)                      0.07       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1368/Z (MUX2_X2)                        0.15       0.15 f
  U1767/ZN (INV_X4)                        0.03       0.18 r
  U1768/ZN (XNOR2_X2)                      0.03       0.21 f
  U1769/ZN (NAND2_X2)                      0.08       0.29 r
  U1821/ZN (INV_X4)                        0.01       0.30 f
  U1822/ZN (AOI21_X4)                      0.05       0.36 r
  U1823/ZN (OAI21_X4)                      0.02       0.38 f
  U1256/ZN (NAND2_X4)                      0.03       0.41 r
  U836/ZN (NAND2_X2)                       0.02       0.43 f
  U1187/ZN (INV_X4)                        0.02       0.45 r
  U1280/ZN (NAND2_X4)                      0.01       0.47 f
  U1829/ZN (AOI21_X4)                      0.03       0.50 r
  U1832/ZN (OAI21_X4)                      0.03       0.53 f
  U1833/ZN (NAND3_X4)                      0.03       0.56 r
  U1289/ZN (OAI211_X4)                     0.03       0.59 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1387/Z (MUX2_X2)                        0.08       0.08 r
  U1388/ZN (INV_X4)                        0.02       0.10 f
  U1391/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.66 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1699/ZN (XNOR2_X2)                      0.07       0.20 r
  U1700/ZN (XNOR2_X2)                      0.09       0.29 r
  U1701/ZN (INV_X4)                        0.02       0.31 f
  U994/ZN (OAI21_X2)                       0.05       0.36 r
  U1703/ZN (INV_X4)                        0.01       0.37 f
  U1707/ZN (OAI21_X4)                      0.03       0.40 r
  U855/ZN (OAI21_X2)                       0.03       0.43 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1736/ZN (OAI21_X4)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.67 r
  U1895/ZN (XNOR2_X2)                      0.08       0.75 r
  U831/ZN (NOR3_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1421/Z (MUX2_X2)                        0.08       0.08 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1564/ZN (OAI221_X2)                     0.10       0.44 r
  U1565/ZN (INV_X4)                        0.01       0.44 f
  U1009/ZN (NOR2_X2)                       0.04       0.49 r
  U1566/ZN (NOR4_X2)                       0.03       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1682/ZN (OAI22_X2)                      0.06       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.83 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1371/Z (MUX2_X2)                        0.14       0.14 f
  U1372/ZN (NAND2_X2)                      0.04       0.18 r
  U1379/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.04       0.25 r
  U1445/ZN (NAND2_X2)                      0.03       0.29 f
  U858/ZN (INV_X8)                         0.03       0.32 r
  U822/ZN (INV_X8)                         0.03       0.35 f
  U815/ZN (OAI221_X2)                      0.06       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.03       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1346/Z (MUX2_X2)                        0.13       0.13 f
  U1209/ZN (INV_X4)                        0.02       0.16 r
  U1210/ZN (INV_X4)                        0.03       0.18 f
  U823/ZN (INV_X8)                         0.05       0.23 r
  U1802/ZN (XNOR2_X2)                      0.02       0.25 f
  U1803/ZN (NAND2_X2)                      0.06       0.31 r
  U1306/ZN (NAND3_X2)                      0.03       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[5] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[5] (in)                            0.00       0.00 r
  U1399/ZN (INV_X4)                        0.01       0.01 f
  U1400/Z (MUX2_X2)                        0.11       0.12 f
  U1188/ZN (INV_X4)                        0.02       0.14 r
  U1189/ZN (INV_X4)                        0.02       0.16 f
  U1782/ZN (INV_X4)                        0.02       0.18 r
  U1783/ZN (XNOR2_X2)                      0.06       0.24 r
  U1019/ZN (NAND2_X2)                      0.04       0.28 f
  U1784/ZN (INV_X4)                        0.02       0.30 r
  U1788/ZN (NAND2_X2)                      0.02       0.32 f
  U1792/ZN (NAND3_X2)                      0.03       0.35 r
  U1810/ZN (NAND2_X2)                      0.02       0.38 f
  U1811/ZN (INV_X4)                        0.03       0.40 r
  U1851/ZN (NAND3_X2)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.05       0.48 r
  U1856/ZN (INV_X4)                        0.01       0.49 f
  U1858/ZN (OAI21_X4)                      0.05       0.54 r
  U1182/ZN (INV_X2)                        0.02       0.56 f
  U1890/ZN (OAI21_X4)                      0.04       0.60 r
  U1891/ZN (INV_X4)                        0.02       0.62 f
  U1892/ZN (OAI211_X2)                     0.05       0.66 r
  U1893/ZN (XNOR2_X2)                      0.07       0.73 r
  U1894/ZN (INV_X4)                        0.02       0.75 f
  U813/ZN (NOR2_X2)                        0.04       0.79 r
  U812/ZN (NAND4_X4)                       0.03       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1378/Z (MUX2_X2)                        0.14       0.15 f
  U912/ZN (INV_X4)                         0.03       0.18 r
  U1272/ZN (XNOR2_X1)                      0.07       0.25 r
  U1714/ZN (NAND2_X2)                      0.04       0.29 f
  U1715/ZN (INV_X4)                        0.02       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1034/ZN (NAND3_X2)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1140/ZN (INV_X4)                        0.04       0.05 r
  U1517/ZN (NAND2_X2)                      0.04       0.08 f
  U1683/ZN (XNOR2_X2)                      0.07       0.15 f
  U1684/ZN (XNOR2_X2)                      0.07       0.22 f
  U1685/ZN (INV_X4)                        0.03       0.25 r
  U1245/ZN (NAND2_X4)                      0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.03       0.30 r
  U818/ZN (INV_X8)                         0.01       0.31 f
  U1028/ZN (OAI22_X2)                      0.06       0.37 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.48 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1216/ZN (NAND2_X2)                      0.05       0.54 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.70 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[28] (in)                           0.00       0.00 f
  U1420/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.26 f
  U1155/ZN (INV_X4)                        0.03       0.29 r
  U1154/ZN (INV_X4)                        0.04       0.33 f
  U815/ZN (OAI221_X2)                      0.07       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.63 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1230/ZN (OAI21_X2)                      0.02       0.34 f
  U1716/ZN (OAI21_X4)                      0.05       0.38 r
  U1732/ZN (INV_X4)                        0.01       0.39 f
  U833/ZN (NAND2_X2)                       0.02       0.42 r
  U832/ZN (NAND3_X2)                       0.04       0.45 f
  U1034/ZN (NAND3_X2)                      0.06       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.63 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[25] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[25] (in)                            0.00       0.00 f
  U1408/ZN (INV_X4)                        0.01       0.01 r
  U1410/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.39 r
  U1799/ZN (AOI21_X4)                      0.03       0.41 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.62 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1028/ZN (OAI22_X2)                      0.04       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.75 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1397/Z (MUX2_X2)                        0.15       0.15 f
  U1401/ZN (NAND3_X4)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.02       0.20 f
  U1438/ZN (NAND4_X2)                      0.06       0.26 r
  U1215/ZN (INV_X4)                        0.02       0.28 f
  U995/ZN (NAND2_X2)                       0.03       0.30 r
  U1155/ZN (INV_X4)                        0.02       0.32 f
  U1154/ZN (INV_X4)                        0.08       0.40 r
  U1487/ZN (OAI221_X2)                     0.05       0.45 f
  U1488/ZN (NAND2_X2)                      0.03       0.48 r
  U1493/ZN (NAND3_X2)                      0.02       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.74 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U2235/ZN (NAND2_X2)                      0.03       0.91 r
  U2237/Z (MUX2_X2)                        0.05       0.96 r
  U2238/ZN (NAND2_X2)                      0.01       0.97 f
  aluRes[31] (out)                         0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1696/ZN (NAND3_X2)                      0.04       0.32 r
  U1697/ZN (NAND2_X2)                      0.03       0.35 f
  U1698/ZN (NAND2_X2)                      0.04       0.39 r
  U1271/ZN (NAND2_X1)                      0.03       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.45 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.63 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.60 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1324/ZN (OAI21_X1)                      0.07       0.70 r
  U1911/ZN (XNOR2_X2)                      0.08       0.78 r
  U1912/ZN (INV_X4)                        0.01       0.79 f
  U1927/ZN (NAND3_X2)                      0.04       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U853/ZN (INV_X8)                         0.03       0.03 r
  U1682/ZN (OAI22_X2)                      0.04       0.06 f
  U1686/ZN (XNOR2_X2)                      0.06       0.13 f
  U1687/ZN (NAND2_X2)                      0.09       0.21 r
  U1245/ZN (NAND2_X4)                      0.03       0.24 f
  U1244/ZN (NAND3_X4)                      0.03       0.27 r
  U818/ZN (INV_X8)                         0.01       0.28 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.36 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1407/Z (MUX2_X2)                        0.09       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.13 f
  U1426/ZN (NOR4_X2)                       0.07       0.19 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.26 r
  U996/ZN (NAND2_X2)                       0.02       0.28 f
  U1117/ZN (INV_X4)                        0.03       0.31 r
  U1132/ZN (AND2_X4)                       0.08       0.38 r
  U1560/ZN (AOI22_X2)                      0.03       0.41 f
  U1561/ZN (NAND3_X2)                      0.05       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[16] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[16] (in)                            0.00       0.00 f
  U1360/ZN (INV_X4)                        0.01       0.01 r
  U1362/Z (MUX2_X2)                        0.07       0.08 r
  U1261/ZN (NAND3_X2)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.07       0.17 r
  U1438/ZN (NAND4_X2)                      0.03       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1541/ZN (INV_X4)                        0.01       0.01 r
  U1003/ZN (OAI21_X2)                      0.03       0.04 f
  U1161/ZN (INV_X4)                        0.03       0.07 r
  U1142/ZN (INV_X4)                        0.02       0.09 f
  U1143/ZN (INV_X8)                        0.06       0.15 r
  U1272/ZN (XNOR2_X1)                      0.04       0.19 f
  U1714/ZN (NAND2_X2)                      0.06       0.25 r
  U1715/ZN (INV_X4)                        0.01       0.27 f
  U1230/ZN (OAI21_X2)                      0.05       0.32 r
  U1716/ZN (OAI21_X4)                      0.03       0.35 f
  U1732/ZN (INV_X4)                        0.02       0.37 r
  U833/ZN (NAND2_X2)                       0.01       0.38 f
  U832/ZN (NAND3_X2)                       0.06       0.44 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1695/ZN (XNOR2_X2)                      0.10       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.70 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1340/Z (MUX2_X2)                        0.16       0.16 f
  U1316/ZN (INV_X8)                        0.04       0.20 r
  U1655/ZN (XNOR2_X2)                      0.07       0.27 r
  U1265/ZN (NAND2_X4)                      0.03       0.30 f
  U1262/ZN (INV_X8)                        0.02       0.32 r
  U1805/ZN (NOR2_X4)                       0.01       0.33 f
  U1806/ZN (NAND4_X2)                      0.06       0.39 r
  U1232/ZN (NAND2_X4)                      0.02       0.41 f
  U1807/ZN (INV_X4)                        0.02       0.43 r
  U1177/ZN (NAND2_X4)                      0.02       0.45 f
  U1201/ZN (OAI211_X4)                     0.06       0.50 r
  U1856/ZN (INV_X4)                        0.01       0.52 f
  U1858/ZN (OAI21_X4)                      0.05       0.57 r
  U1182/ZN (INV_X2)                        0.02       0.59 f
  U1890/ZN (OAI21_X4)                      0.04       0.63 r
  U1891/ZN (INV_X4)                        0.02       0.64 f
  U1270/ZN (OAI21_X2)                      0.04       0.68 r
  U820/ZN (XNOR2_X2)                       0.07       0.75 r
  U813/ZN (NOR2_X2)                        0.03       0.78 f
  U812/ZN (NAND4_X4)                       0.05       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.65 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1375/Z (MUX2_X2)                        0.08       0.08 r
  U1292/ZN (NAND2_X1)                      0.03       0.11 f
  U1379/ZN (NOR4_X2)                       0.09       0.19 r
  U1438/ZN (NAND4_X2)                      0.03       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U995/ZN (NAND2_X2)                       0.02       0.27 f
  U1155/ZN (INV_X4)                        0.03       0.30 r
  U1154/ZN (INV_X4)                        0.04       0.34 f
  U1227/ZN (OAI221_X1)                     0.15       0.49 r
  U1450/ZN (NAND2_X2)                      0.02       0.52 f
  U1456/ZN (NAND3_X2)                      0.04       0.56 r
  U1457/ZN (NAND2_X2)                      0.02       0.58 f
  U1056/ZN (NAND3_X2)                      0.05       0.62 r
  U1662/ZN (INV_X4)                        0.02       0.64 f
  U1012/ZN (NOR2_X2)                       0.04       0.68 r
  U1199/ZN (AOI211_X4)                     0.03       0.71 f
  U1936/Z (MUX2_X2)                        0.10       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1692/ZN (OAI22_X2)                      0.06       0.08 r
  U1694/ZN (XNOR2_X2)                      0.07       0.15 r
  U1695/ZN (XNOR2_X2)                      0.10       0.25 r
  U1696/ZN (NAND3_X2)                      0.04       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.34 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1176/ZN (NAND2_X2)                      0.04       0.41 r
  U1734/ZN (NAND2_X2)                      0.03       0.44 f
  U1735/ZN (INV_X4)                        0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.02       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1682/ZN (OAI22_X2)                      0.07       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U912/ZN (INV_X4)                         0.03       0.16 r
  U1702/ZN (XNOR2_X2)                      0.06       0.22 r
  U1228/ZN (XNOR2_X2)                      0.08       0.30 r
  U994/ZN (OAI21_X2)                       0.04       0.34 f
  U1703/ZN (INV_X4)                        0.02       0.36 r
  U1707/ZN (OAI21_X4)                      0.02       0.38 f
  U855/ZN (OAI21_X2)                       0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1710/ZN (INV_X4)                        0.03       0.19 r
  U1711/ZN (XNOR2_X2)                      0.06       0.25 r
  U1712/ZN (NAND2_X2)                      0.03       0.28 f
  U1713/ZN (INV_X4)                        0.04       0.31 r
  U1028/ZN (OAI22_X2)                      0.04       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.45 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.63 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[24] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[24] (in)                           0.00       0.00 f
  U1403/ZN (INV_X4)                        0.01       0.01 r
  U1404/Z (MUX2_X2)                        0.07       0.08 r
  U1411/ZN (NAND3_X4)                      0.03       0.11 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.24 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U1132/ZN (AND2_X4)                       0.08       0.37 r
  U856/ZN (AOI22_X2)                       0.04       0.41 f
  U1251/ZN (NAND3_X4)                      0.03       0.44 r
  U1571/ZN (NAND2_X2)                      0.02       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1486/ZN (NAND2_X2)                      0.05       0.10 f
  U1545/ZN (XNOR2_X2)                      0.05       0.15 r
  U1546/ZN (XNOR2_X2)                      0.07       0.22 r
  U1547/ZN (INV_X4)                        0.02       0.24 f
  U1018/ZN (OAI21_X2)                      0.07       0.31 r
  U1306/ZN (NAND3_X2)                      0.04       0.35 f
  U1232/ZN (NAND2_X4)                      0.04       0.38 r
  U1807/ZN (INV_X4)                        0.02       0.40 f
  U1812/ZN (NAND4_X2)                      0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.08       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1233/ZN (INV_X4)                        0.03       0.63 r
  U1293/ZN (OAI21_X1)                      0.03       0.65 f
  U1926/ZN (XNOR2_X2)                      0.07       0.72 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[1] (in)                          0.00       0.00 f
  U1003/ZN (OAI21_X2)                      0.04       0.04 r
  U1161/ZN (INV_X4)                        0.02       0.06 f
  U1015/ZN (INV_X4)                        0.06       0.11 r
  U1699/ZN (XNOR2_X2)                      0.07       0.18 r
  U1700/ZN (XNOR2_X2)                      0.09       0.27 r
  U1701/ZN (INV_X4)                        0.02       0.29 f
  U994/ZN (OAI21_X2)                       0.05       0.34 r
  U1703/ZN (INV_X4)                        0.01       0.36 f
  U1707/ZN (OAI21_X4)                      0.03       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.02       0.21 f
  U817/ZN (NAND2_X4)                       0.05       0.26 r
  U1696/ZN (NAND3_X2)                      0.03       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.50 r
  U1727/ZN (AOI21_X4)                      0.02       0.52 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U912/ZN (INV_X4)                         0.03       0.16 r
  U1702/ZN (XNOR2_X2)                      0.06       0.22 r
  U1228/ZN (XNOR2_X2)                      0.08       0.30 r
  U994/ZN (OAI21_X2)                       0.04       0.34 f
  U1703/ZN (INV_X4)                        0.02       0.36 r
  U1707/ZN (OAI21_X4)                      0.02       0.38 f
  U855/ZN (OAI21_X2)                       0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.50 r
  U1727/ZN (AOI21_X4)                      0.02       0.52 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1424/Z (MUX2_X2)                        0.07       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.10 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.03       0.45 r
  U854/ZN (INV_X4)                         0.02       0.47 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.52 f
  U1727/ZN (AOI21_X4)                      0.05       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1688/ZN (OAI22_X2)                      0.08       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1725/ZN (OAI21_X4)                      0.02       0.48 f
  U1726/ZN (INV_X4)                        0.02       0.50 r
  U1727/ZN (AOI21_X4)                      0.02       0.52 f
  U1741/ZN (OAI21_X4)                      0.05       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1233/ZN (INV_X4)                        0.02       0.61 f
  U1293/ZN (OAI21_X1)                      0.06       0.67 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.83 r
  U1929/ZN (INV_X4)                        0.01       0.84 f
  U1239/ZN (NAND3_X2)                      0.04       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1489/ZN (NAND2_X2)                      0.04       0.10 f
  U1694/ZN (XNOR2_X2)                      0.07       0.17 f
  U1695/ZN (XNOR2_X2)                      0.09       0.26 r
  U1696/ZN (NAND3_X2)                      0.04       0.30 f
  U1697/ZN (NAND2_X2)                      0.04       0.34 r
  U1698/ZN (NAND2_X2)                      0.02       0.36 f
  U855/ZN (OAI21_X2)                       0.05       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  zeroExt (in)                             0.00       0.00 f
  U1168/ZN (INV_X8)                        0.05       0.05 r
  U1466/ZN (NAND2_X2)                      0.04       0.10 f
  U1266/ZN (XNOR2_X1)                      0.07       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.27 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.40 f
  U1255/ZN (NOR2_X4)                       0.03       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1216/ZN (NAND2_X2)                      0.04       0.54 r
  U1813/ZN (NAND4_X2)                      0.04       0.58 f
  U1288/ZN (OAI21_X4)                      0.04       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1790/ZN (XNOR2_X2)                      0.08       0.25 r
  U1791/ZN (INV_X4)                        0.02       0.27 f
  U998/ZN (NAND2_X2)                       0.03       0.29 r
  U1792/ZN (NAND3_X2)                      0.03       0.32 f
  U1254/ZN (NAND3_X2)                      0.05       0.38 r
  U1799/ZN (AOI21_X4)                      0.03       0.40 f
  U1255/ZN (NOR2_X4)                       0.03       0.43 r
  U1303/ZN (NAND2_X4)                      0.02       0.45 f
  U1007/ZN (NAND3_X2)                      0.04       0.49 r
  U1006/ZN (INV_X4)                        0.01       0.51 f
  U1314/ZN (NAND2_X1)                      0.05       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U1283/ZN (INV_X1)                        0.02       0.67 f
  U1058/ZN (AOI22_X2)                      0.05       0.72 r
  U1880/ZN (XNOR2_X2)                      0.07       0.79 r
  U1237/ZN (NOR3_X2)                       0.04       0.82 f
  U1881/ZN (NAND3_X4)                      0.03       0.86 r
  U1882/ZN (INV_X4)                        0.01       0.87 f
  U1928/ZN (OAI211_X2)                     0.04       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1391/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1359/Z (MUX2_X2)                        0.15       0.16 f
  U1260/ZN (INV_X2)                        0.04       0.20 r
  U1677/ZN (XNOR2_X2)                      0.06       0.26 r
  U1678/ZN (NAND2_X2)                      0.04       0.29 f
  U994/ZN (OAI21_X2)                       0.05       0.34 r
  U1703/ZN (INV_X4)                        0.01       0.36 f
  U1707/ZN (OAI21_X4)                      0.03       0.39 r
  U855/ZN (OAI21_X2)                       0.03       0.42 f
  U1250/ZN (NAND2_X4)                      0.02       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1682/ZN (OAI22_X2)                      0.07       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.15 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.45 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.54 f
  U1278/ZN (INV_X8)                        0.02       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.63 r
  U965/ZN (NOR2_X2)                        0.03       0.66 f
  U1887/ZN (AOI21_X4)                      0.05       0.71 r
  U1888/ZN (XNOR2_X2)                      0.07       0.78 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1356/Z (MUX2_X2)                        0.15       0.15 f
  U1287/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.42 r
  U1178/ZN (OAI21_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1182/ZN (INV_X2)                        0.02       0.58 f
  U1890/ZN (OAI21_X4)                      0.04       0.62 r
  U1891/ZN (INV_X4)                        0.02       0.63 f
  U1892/ZN (OAI211_X2)                     0.05       0.68 r
  U1893/ZN (XNOR2_X2)                      0.07       0.75 r
  U1894/ZN (INV_X4)                        0.02       0.76 f
  U813/ZN (NOR2_X2)                        0.04       0.80 r
  U812/ZN (NAND4_X4)                       0.03       0.84 f
  U1185/ZN (OAI21_X2)                      0.04       0.87 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1274/ZN (NAND3_X2)                      0.04       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.03       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.41 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[12] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  imm32[12] (in)                           0.00       0.00 r
  U1377/ZN (INV_X4)                        0.01       0.01 f
  U1378/Z (MUX2_X2)                        0.12       0.13 f
  U912/ZN (INV_X4)                         0.03       0.16 r
  U1272/ZN (XNOR2_X1)                      0.03       0.19 f
  U1714/ZN (NAND2_X2)                      0.06       0.25 r
  U1715/ZN (INV_X4)                        0.01       0.27 f
  U1230/ZN (OAI21_X2)                      0.05       0.32 r
  U1716/ZN (OAI21_X4)                      0.03       0.35 f
  U1732/ZN (INV_X4)                        0.02       0.37 r
  U833/ZN (NAND2_X2)                       0.01       0.38 f
  U832/ZN (NAND3_X2)                       0.06       0.44 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.50 f
  U1726/ZN (INV_X4)                        0.02       0.52 r
  U1727/ZN (AOI21_X4)                      0.02       0.54 f
  U1741/ZN (OAI21_X4)                      0.05       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1343/Z (MUX2_X2)                        0.17       0.17 f
  U885/ZN (INV_X8)                         0.05       0.23 r
  U1793/ZN (XNOR2_X2)                      0.06       0.29 r
  U1794/ZN (NAND2_X2)                      0.03       0.32 f
  U1795/ZN (NAND3_X2)                      0.04       0.36 r
  U1254/ZN (NAND3_X2)                      0.04       0.40 f
  U1852/ZN (INV_X4)                        0.02       0.42 r
  U1178/ZN (OAI21_X2)                      0.02       0.44 f
  U1201/ZN (OAI211_X4)                     0.05       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.51 f
  U1858/ZN (OAI21_X4)                      0.05       0.56 r
  U1284/ZN (NAND3_X1)                      0.04       0.59 f
  U1920/ZN (NAND2_X2)                      0.03       0.62 r
  U870/ZN (AOI21_X2)                       0.02       0.65 f
  U1921/ZN (XNOR2_X2)                      0.07       0.72 f
  U1922/ZN (NAND2_X2)                      0.03       0.75 r
  U1235/ZN (NOR3_X2)                       0.02       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.07       0.07 r
  U1411/ZN (NAND3_X4)                      0.03       0.10 f
  U1426/ZN (NOR4_X2)                       0.07       0.17 r
  U1438/ZN (NAND4_X2)                      0.04       0.21 f
  U1215/ZN (INV_X4)                        0.02       0.23 r
  U996/ZN (NAND2_X2)                       0.02       0.25 f
  U1117/ZN (INV_X4)                        0.03       0.28 r
  U814/ZN (INV_X8)                         0.03       0.31 f
  U815/ZN (OAI221_X2)                      0.10       0.41 r
  U811/ZN (NAND2_X4)                       0.02       0.42 f
  U1561/ZN (NAND3_X2)                      0.04       0.46 r
  U1562/ZN (NAND2_X2)                      0.02       0.48 f
  U1563/ZN (INV_X4)                        0.02       0.50 r
  U1566/ZN (NOR4_X2)                       0.02       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.07       0.18 r
  U1687/ZN (NAND2_X2)                      0.05       0.23 f
  U1245/ZN (NAND2_X4)                      0.05       0.28 r
  U1244/ZN (NAND3_X4)                      0.03       0.31 f
  U818/ZN (INV_X8)                         0.02       0.33 r
  U1028/ZN (OAI22_X2)                      0.03       0.36 f
  U1317/ZN (NAND2_X4)                      0.04       0.39 r
  U1176/ZN (NAND2_X2)                      0.02       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.46 r
  U1735/ZN (INV_X4)                        0.01       0.47 f
  U1736/ZN (OAI21_X4)                      0.04       0.51 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1142/ZN (INV_X4)                        0.03       0.10 r
  U1143/ZN (INV_X8)                        0.04       0.14 f
  U1272/ZN (XNOR2_X1)                      0.07       0.21 f
  U1714/ZN (NAND2_X2)                      0.06       0.27 r
  U1715/ZN (INV_X4)                        0.01       0.29 f
  U1230/ZN (OAI21_X2)                      0.05       0.34 r
  U1716/ZN (OAI21_X4)                      0.03       0.37 f
  U1732/ZN (INV_X4)                        0.02       0.39 r
  U833/ZN (NAND2_X2)                       0.01       0.40 f
  U832/ZN (NAND3_X2)                       0.06       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U1680/ZN (XNOR2_X2)                      0.08       0.23 r
  U1681/ZN (INV_X4)                        0.02       0.25 f
  U1244/ZN (NAND3_X4)                      0.02       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.37 f
  U1719/ZN (NAND3_X2)                      0.04       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.43 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.60 f
  U1293/ZN (OAI21_X1)                      0.06       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1176/ZN (NAND2_X2)                      0.04       0.42 r
  U1734/ZN (NAND2_X2)                      0.03       0.45 f
  U1735/ZN (INV_X4)                        0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.02       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.68 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1410/Z (MUX2_X2)                        0.16       0.16 f
  U1751/ZN (INV_X4)                        0.03       0.19 r
  U1752/ZN (XNOR2_X2)                      0.07       0.26 r
  U1824/ZN (XNOR2_X2)                      0.08       0.34 r
  U1825/ZN (INV_X4)                        0.02       0.36 f
  U1826/ZN (NAND2_X2)                      0.03       0.39 r
  U1828/ZN (NAND2_X2)                      0.02       0.41 f
  U879/ZN (AOI21_X2)                       0.05       0.46 r
  U1829/ZN (AOI21_X4)                      0.03       0.49 f
  U1832/ZN (OAI21_X4)                      0.05       0.53 r
  U1833/ZN (NAND3_X4)                      0.03       0.57 f
  U1289/ZN (OAI211_X4)                     0.05       0.61 r
  U1288/ZN (OAI21_X4)                      0.03       0.64 f
  U1834/ZN (XNOR2_X2)                      0.06       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1477/ZN (NAND2_X2)                      0.06       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.16 r
  U1680/ZN (XNOR2_X2)                      0.08       0.24 r
  U1681/ZN (INV_X4)                        0.02       0.26 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1283/ZN (INV_X1)                        0.03       0.66 r
  U1058/ZN (AOI22_X2)                      0.02       0.69 f
  U1880/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.84 r
  U1881/ZN (NAND3_X4)                      0.03       0.87 f
  U1882/ZN (INV_X4)                        0.02       0.89 r
  U1928/ZN (OAI211_X2)                     0.02       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1421/Z (MUX2_X2)                        0.15       0.15 f
  U1425/ZN (NAND2_X2)                      0.03       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1215/ZN (INV_X4)                        0.02       0.29 f
  U996/ZN (NAND2_X2)                       0.03       0.32 r
  U1117/ZN (INV_X4)                        0.02       0.34 f
  U1132/ZN (AND2_X4)                       0.07       0.41 f
  U1492/ZN (AOI22_X2)                      0.06       0.48 r
  U1493/ZN (NAND3_X2)                      0.03       0.51 f
  U1494/ZN (NAND2_X2)                      0.03       0.54 r
  U1504/ZN (NAND4_X2)                      0.03       0.56 f
  U1505/Z (MUX2_X2)                        0.13       0.69 f
  U1934/ZN (NAND2_X2)                      0.03       0.72 r
  U1935/ZN (INV_X4)                        0.01       0.73 f
  U1199/ZN (AOI211_X4)                     0.07       0.81 r
  U1936/Z (MUX2_X2)                        0.06       0.87 r
  U1937/ZN (INV_X4)                        0.01       0.88 f
  U1938/ZN (INV_X4)                        0.01       0.89 r
  U1061/ZN (NOR2_X2)                       0.02       0.91 f
  U1944/ZN (AOI21_X4)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1424/Z (MUX2_X2)                        0.14       0.14 f
  U1425/ZN (NAND2_X2)                      0.04       0.18 r
  U1426/ZN (NOR4_X2)                       0.03       0.21 f
  U1438/ZN (NAND4_X2)                      0.06       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.33 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1591/ZN (OAI221_X2)                     0.06       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: imm32[28] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  imm32[28] (in)                           0.00       0.00 f
  U1420/ZN (INV_X4)                        0.01       0.01 r
  U1421/Z (MUX2_X2)                        0.06       0.07 r
  U1425/ZN (NAND2_X2)                      0.02       0.09 f
  U1426/ZN (NOR4_X2)                       0.09       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.22 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.26 f
  U1117/ZN (INV_X4)                        0.03       0.29 r
  U814/ZN (INV_X8)                         0.03       0.32 f
  U1591/ZN (OAI221_X2)                     0.10       0.42 r
  U1592/ZN (NAND2_X2)                      0.02       0.45 f
  U1596/ZN (NAND3_X2)                      0.04       0.49 r
  U1597/ZN (NAND2_X2)                      0.02       0.51 f
  U837/ZN (NAND3_X2)                       0.05       0.56 r
  U1601/ZN (INV_X4)                        0.01       0.57 f
  U1166/ZN (OR2_X4)                        0.06       0.63 f
  U1311/ZN (OAI211_X4)                     0.05       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1400/Z (MUX2_X2)                        0.13       0.13 f
  U1188/ZN (INV_X4)                        0.02       0.16 r
  U1189/ZN (INV_X4)                        0.02       0.18 f
  U1401/ZN (NAND3_X4)                      0.02       0.20 r
  U1426/ZN (NOR4_X2)                       0.02       0.22 f
  U1438/ZN (NAND4_X2)                      0.06       0.28 r
  U1445/ZN (NAND2_X2)                      0.03       0.31 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.37 f
  U1564/ZN (OAI221_X2)                     0.06       0.43 r
  U1565/ZN (INV_X4)                        0.01       0.44 f
  U1009/ZN (NOR2_X2)                       0.04       0.49 r
  U1566/ZN (NOR4_X2)                       0.03       0.52 f
  U1577/Z (MUX2_X2)                        0.11       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1140/ZN (INV_X4)                        0.02       0.02 f
  U1517/ZN (NAND2_X2)                      0.05       0.08 r
  U1683/ZN (XNOR2_X2)                      0.07       0.14 r
  U1684/ZN (XNOR2_X2)                      0.08       0.23 r
  U1685/ZN (INV_X4)                        0.01       0.24 f
  U1245/ZN (NAND2_X4)                      0.03       0.27 r
  U1244/ZN (NAND3_X4)                      0.03       0.30 f
  U818/ZN (INV_X8)                         0.02       0.32 r
  U1028/ZN (OAI22_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.04       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1333/ZN (NAND2_X4)                      0.05       0.64 r
  U965/ZN (NOR2_X2)                        0.03       0.67 f
  U1887/ZN (AOI21_X4)                      0.05       0.72 r
  U1888/ZN (XNOR2_X2)                      0.07       0.79 r
  U1889/ZN (INV_X4)                        0.01       0.80 f
  U812/ZN (NAND4_X4)                       0.03       0.83 r
  U1321/ZN (INV_X2)                        0.02       0.85 f
  U1239/ZN (NAND3_X2)                      0.03       0.88 r
  U1275/ZN (OAI21_X2)                      0.03       0.90 f
  U1930/ZN (NAND3_X2)                      0.04       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: zeroExt (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  zeroExt (in)                             0.00       0.00 r
  U1168/ZN (INV_X8)                        0.03       0.03 f
  U1466/ZN (NAND2_X2)                      0.06       0.09 r
  U1266/ZN (XNOR2_X1)                      0.08       0.17 r
  U1790/ZN (XNOR2_X2)                      0.09       0.26 r
  U1791/ZN (INV_X4)                        0.02       0.28 f
  U998/ZN (NAND2_X2)                       0.03       0.30 r
  U1792/ZN (NAND3_X2)                      0.03       0.33 f
  U1810/ZN (NAND2_X2)                      0.03       0.37 r
  U1811/ZN (INV_X4)                        0.02       0.39 f
  U1812/ZN (NAND4_X2)                      0.05       0.44 r
  U1303/ZN (NAND2_X4)                      0.02       0.46 f
  U1007/ZN (NAND3_X2)                      0.04       0.50 r
  U1006/ZN (INV_X4)                        0.01       0.52 f
  U1314/ZN (NAND2_X1)                      0.05       0.57 r
  U1193/ZN (INV_X2)                        0.02       0.59 f
  U1924/ZN (NOR4_X2)                       0.04       0.62 r
  U1328/ZN (AOI21_X1)                      0.04       0.66 f
  U1925/ZN (XNOR2_X2)                      0.07       0.73 f
  U1235/ZN (NOR3_X2)                       0.06       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.82 f
  U1929/ZN (INV_X4)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.55 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1326/ZN (NAND3_X1)                      0.07       0.66 r
  U1895/ZN (XNOR2_X2)                      0.08       0.74 r
  U831/ZN (NOR3_X2)                        0.03       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1387/Z (MUX2_X2)                        0.15       0.15 f
  U1388/ZN (INV_X4)                        0.03       0.19 r
  U1693/ZN (XNOR2_X2)                      0.07       0.25 r
  U817/ZN (NAND2_X4)                       0.03       0.28 f
  U1273/ZN (NAND3_X2)                      0.04       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1176/ZN (NAND2_X2)                      0.03       0.42 f
  U1734/ZN (NAND2_X2)                      0.04       0.47 r
  U1735/ZN (INV_X4)                        0.01       0.48 f
  U1736/ZN (OAI21_X4)                      0.04       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1267/ZN (OAI22_X4)                      0.08       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1697/ZN (NAND2_X2)                      0.03       0.33 r
  U1698/ZN (NAND2_X2)                      0.02       0.35 f
  U855/ZN (OAI21_X2)                       0.05       0.41 r
  U1250/ZN (NAND2_X4)                      0.02       0.42 f
  U854/ZN (INV_X4)                         0.02       0.45 r
  U1736/ZN (OAI21_X4)                      0.03       0.48 f
  U1737/ZN (NAND3_X4)                      0.03       0.51 r
  U1278/ZN (INV_X8)                        0.01       0.52 f
  U1741/ZN (OAI21_X4)                      0.06       0.58 r
  U1233/ZN (INV_X4)                        0.02       0.59 f
  U1288/ZN (OAI21_X4)                      0.03       0.63 r
  U1834/ZN (XNOR2_X2)                      0.07       0.70 r
  U1320/ZN (NAND2_X4)                      0.03       0.73 f
  U1319/ZN (INV_X8)                        0.02       0.75 r
  U1838/ZN (NOR2_X4)                       0.01       0.76 f
  U1840/ZN (XNOR2_X2)                      0.05       0.82 f
  U1841/Z (MUX2_X2)                        0.12       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluSrc (in)                              0.00       0.00 f
  U1417/Z (MUX2_X2)                        0.08       0.08 r
  U1418/ZN (NAND2_X2)                      0.02       0.11 f
  U1426/ZN (NOR4_X2)                       0.08       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[3] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  aluCtrl[3] (in)                          0.00       0.00 f
  U1267/ZN (OAI22_X4)                      0.09       0.09 r
  U1679/ZN (XNOR2_X2)                      0.07       0.17 r
  U1680/ZN (XNOR2_X2)                      0.08       0.25 r
  U1681/ZN (INV_X4)                        0.02       0.27 f
  U1244/ZN (NAND3_X4)                      0.02       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.39 f
  U1719/ZN (NAND3_X2)                      0.04       0.43 r
  U1250/ZN (NAND2_X4)                      0.02       0.45 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1725/ZN (OAI21_X4)                      0.02       0.49 f
  U1314/ZN (NAND2_X1)                      0.07       0.56 r
  U1192/ZN (NAND2_X1)                      0.03       0.59 f
  U1293/ZN (OAI21_X1)                      0.07       0.66 r
  U1926/ZN (XNOR2_X2)                      0.08       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1362/Z (MUX2_X2)                        0.15       0.15 f
  U1261/ZN (NAND3_X2)                      0.05       0.20 r
  U1379/ZN (NOR4_X2)                       0.03       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[15] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  busB[15] (in)                            0.00       0.00 r
  U1383/ZN (INV_X4)                        0.01       0.01 f
  U927/ZN (OAI21_X2)                       0.10       0.11 r
  U1686/ZN (XNOR2_X2)                      0.04       0.14 f
  U1687/ZN (NAND2_X2)                      0.09       0.23 r
  U1245/ZN (NAND2_X4)                      0.03       0.26 f
  U1244/ZN (NAND3_X4)                      0.03       0.29 r
  U818/ZN (INV_X8)                         0.01       0.30 f
  U1028/ZN (OAI22_X2)                      0.06       0.36 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.47 r
  U1736/ZN (OAI21_X4)                      0.03       0.50 f
  U1737/ZN (NAND3_X4)                      0.03       0.53 r
  U1278/ZN (INV_X8)                        0.01       0.54 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.63 f
  U1325/ZN (OAI21_X1)                      0.06       0.69 r
  U1917/ZN (XNOR2_X2)                      0.08       0.77 r
  U1918/ZN (INV_X4)                        0.01       0.78 f
  U1927/ZN (NAND3_X2)                      0.04       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: busB[23] (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  busB[23] (in)                            0.00       0.00 f
  U1405/ZN (INV_X4)                        0.01       0.01 r
  U1407/Z (MUX2_X2)                        0.08       0.09 r
  U1411/ZN (NAND3_X4)                      0.03       0.12 f
  U1426/ZN (NOR4_X2)                       0.07       0.18 r
  U1438/ZN (NAND4_X2)                      0.04       0.23 f
  U1215/ZN (INV_X4)                        0.02       0.25 r
  U996/ZN (NAND2_X2)                       0.02       0.27 f
  U1117/ZN (INV_X4)                        0.03       0.30 r
  U814/ZN (INV_X8)                         0.03       0.33 f
  U1567/ZN (OAI221_X2)                     0.10       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1353/Z (MUX2_X2)                        0.15       0.15 f
  U909/ZN (INV_X4)                         0.03       0.18 r
  U1704/ZN (XNOR2_X2)                      0.07       0.24 r
  U1705/ZN (XNOR2_X2)                      0.07       0.31 r
  U1202/ZN (INV_X4)                        0.02       0.33 f
  U1203/ZN (INV_X8)                        0.02       0.35 r
  U1286/ZN (NAND2_X4)                      0.02       0.37 f
  U1707/ZN (OAI21_X4)                      0.04       0.41 r
  U855/ZN (OAI21_X2)                       0.03       0.44 f
  U1250/ZN (NAND2_X4)                      0.02       0.46 r
  U854/ZN (INV_X4)                         0.02       0.48 f
  U1725/ZN (OAI21_X4)                      0.04       0.52 r
  U1726/ZN (INV_X4)                        0.01       0.53 f
  U1727/ZN (AOI21_X4)                      0.05       0.58 r
  U1741/ZN (OAI21_X4)                      0.03       0.61 f
  U1333/ZN (NAND2_X4)                      0.05       0.66 r
  U1198/ZN (OAI21_X1)                      0.04       0.70 f
  U1885/ZN (XNOR2_X2)                      0.07       0.77 f
  U1886/ZN (INV_X4)                        0.02       0.79 r
  U812/ZN (NAND4_X4)                       0.02       0.82 f
  U1321/ZN (INV_X2)                        0.02       0.84 r
  U1239/ZN (NAND3_X2)                      0.02       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[31] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1375/Z (MUX2_X2)                        0.14       0.15 f
  U1292/ZN (NAND2_X1)                      0.05       0.19 r
  U1379/ZN (NOR4_X2)                       0.04       0.23 f
  U1438/ZN (NAND4_X2)                      0.04       0.27 r
  U1445/ZN (NAND2_X2)                      0.03       0.30 f
  U858/ZN (INV_X8)                         0.03       0.34 r
  U822/ZN (INV_X8)                         0.03       0.36 f
  U1567/ZN (OAI221_X2)                     0.06       0.43 r
  U1568/ZN (NAND2_X2)                      0.04       0.46 f
  U1575/ZN (NAND3_X4)                      0.03       0.49 r
  U1576/ZN (INV_X4)                        0.01       0.50 f
  U1577/Z (MUX2_X2)                        0.13       0.62 f
  U1311/ZN (OAI211_X4)                     0.06       0.68 r
  U1259/ZN (INV_X4)                        0.01       0.69 f
  U1936/Z (MUX2_X2)                        0.12       0.81 f
  U1937/ZN (INV_X4)                        0.03       0.83 r
  U2235/ZN (NAND2_X2)                      0.02       0.85 f
  U2237/Z (MUX2_X2)                        0.09       0.94 f
  U2238/ZN (NAND2_X2)                      0.03       0.97 r
  aluRes[31] (out)                         0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1394/Z (MUX2_X2)                        0.16       0.16 f
  U1797/ZN (INV_X4)                        0.03       0.19 r
  U1798/ZN (XNOR2_X2)                      0.07       0.26 r
  U1223/ZN (XNOR2_X2)                      0.09       0.35 r
  U1850/ZN (NAND2_X2)                      0.03       0.38 f
  U1854/ZN (INV_X4)                        0.02       0.40 r
  U1002/ZN (NOR2_X2)                       0.01       0.41 f
  U1178/ZN (OAI21_X2)                      0.04       0.45 r
  U1201/ZN (OAI211_X4)                     0.04       0.49 f
  U1856/ZN (INV_X4)                        0.02       0.52 r
  U1858/ZN (OAI21_X4)                      0.02       0.54 f
  U1284/ZN (NAND3_X1)                      0.05       0.59 r
  U1920/ZN (NAND2_X2)                      0.02       0.61 f
  U870/ZN (AOI21_X2)                       0.04       0.65 r
  U1921/ZN (XNOR2_X2)                      0.08       0.73 r
  U1922/ZN (NAND2_X2)                      0.02       0.75 f
  U1235/ZN (NOR3_X2)                       0.04       0.79 r
  U1927/ZN (NAND3_X2)                      0.03       0.83 f
  U1185/ZN (OAI21_X2)                      0.05       0.87 r
  U1928/ZN (OAI211_X2)                     0.04       0.91 f
  U1930/ZN (NAND3_X2)                      0.03       0.94 r
  U1945/ZN (OAI211_X2)                     0.03       0.97 f
  aluRes[0] (out)                          0.00       0.97 f
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[0] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[0] (in)                          0.00       0.00 r
  U1281/ZN (INV_X32)                       0.01       0.01 f
  U1003/ZN (OAI21_X2)                      0.04       0.05 r
  U1161/ZN (INV_X4)                        0.02       0.07 f
  U1015/ZN (INV_X4)                        0.06       0.13 r
  U1630/ZN (XNOR2_X2)                      0.07       0.20 r
  U819/ZN (XNOR2_X2)                       0.07       0.27 r
  U1018/ZN (OAI21_X2)                      0.04       0.32 f
  U1306/ZN (NAND3_X2)                      0.06       0.37 r
  U1232/ZN (NAND2_X4)                      0.02       0.39 f
  U1807/ZN (INV_X4)                        0.02       0.42 r
  U1177/ZN (NAND2_X4)                      0.02       0.43 f
  U1201/ZN (OAI211_X4)                     0.06       0.49 r
  U1856/ZN (INV_X4)                        0.01       0.50 f
  U1858/ZN (OAI21_X4)                      0.05       0.55 r
  U1138/Z (XOR2_X1)                        0.12       0.68 r
  U993/ZN (NOR2_X2)                        0.02       0.70 f
  U1910/ZN (NAND4_X2)                      0.04       0.73 r
  U831/ZN (NOR3_X2)                        0.04       0.77 f
  U812/ZN (NAND4_X4)                       0.06       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1717/ZN (NAND4_X2)                      0.03       0.35 f
  U1317/ZN (NAND2_X4)                      0.03       0.38 r
  U1719/ZN (NAND3_X2)                      0.03       0.41 f
  U1250/ZN (NAND2_X4)                      0.03       0.44 r
  U854/ZN (INV_X4)                         0.02       0.46 f
  U1725/ZN (OAI21_X4)                      0.04       0.50 r
  U1726/ZN (INV_X4)                        0.01       0.51 f
  U1727/ZN (AOI21_X4)                      0.05       0.56 r
  U1741/ZN (OAI21_X4)                      0.03       0.59 f
  U1328/ZN (AOI21_X1)                      0.07       0.67 r
  U1925/ZN (XNOR2_X2)                      0.07       0.74 r
  U1235/ZN (NOR3_X2)                       0.03       0.77 f
  U1927/ZN (NAND3_X2)                      0.05       0.82 r
  U1185/ZN (OAI21_X2)                      0.03       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluSrc (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluSrc (in)                              0.00       0.00 r
  U1382/Z (MUX2_X2)                        0.15       0.15 f
  U918/ZN (INV_X4)                         0.03       0.19 r
  U1212/ZN (XNOR2_X2)                      0.06       0.25 r
  U1708/ZN (NAND2_X2)                      0.03       0.27 f
  U1273/ZN (NAND3_X2)                      0.05       0.33 r
  U1709/ZN (INV_X4)                        0.02       0.35 f
  U1716/ZN (OAI21_X4)                      0.04       0.40 r
  U1732/ZN (INV_X4)                        0.01       0.41 f
  U833/ZN (NAND2_X2)                       0.02       0.43 r
  U832/ZN (NAND3_X2)                       0.04       0.47 f
  U1034/ZN (NAND3_X2)                      0.06       0.52 r
  U1737/ZN (NAND3_X4)                      0.03       0.56 f
  U1278/ZN (INV_X8)                        0.02       0.57 r
  U1741/ZN (OAI21_X4)                      0.03       0.60 f
  U1333/ZN (NAND2_X4)                      0.05       0.65 r
  U1323/ZN (OAI21_X1)                      0.04       0.68 f
  U1878/ZN (XNOR2_X2)                      0.07       0.75 f
  U1237/ZN (NOR3_X2)                       0.08       0.83 r
  U1881/ZN (NAND3_X4)                      0.03       0.86 f
  U1275/ZN (OAI21_X2)                      0.04       0.90 r
  U1930/ZN (NAND3_X2)                      0.03       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: aluCtrl[1] (input port clocked by clk)
  Endpoint: aluRes[0] (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ex                 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  aluCtrl[1] (in)                          0.00       0.00 r
  U853/ZN (INV_X8)                         0.01       0.01 f
  U1688/ZN (OAI22_X2)                      0.06       0.08 r
  U1689/ZN (XNOR2_X2)                      0.07       0.15 r
  U1690/ZN (XNOR2_X2)                      0.08       0.23 r
  U1691/ZN (INV_X4)                        0.03       0.25 f
  U1244/ZN (NAND3_X4)                      0.03       0.28 r
  U818/ZN (INV_X8)                         0.01       0.29 f
  U1028/ZN (OAI22_X2)                      0.06       0.35 r
  U1317/ZN (NAND2_X4)                      0.03       0.38 f
  U1719/ZN (NAND3_X2)                      0.04       0.42 r
  U1250/ZN (NAND2_X4)                      0.02       0.44 f
  U854/ZN (INV_X4)                         0.02       0.46 r
  U1736/ZN (OAI21_X4)                      0.03       0.49 f
  U1737/ZN (NAND3_X4)                      0.03       0.52 r
  U1278/ZN (INV_X8)                        0.01       0.53 f
  U1741/ZN (OAI21_X4)                      0.06       0.59 r
  U1333/ZN (NAND2_X4)                      0.03       0.62 f
  U1198/ZN (OAI21_X1)                      0.07       0.69 r
  U1885/ZN (XNOR2_X2)                      0.08       0.77 r
  U1886/ZN (INV_X4)                        0.02       0.79 f
  U812/ZN (NAND4_X4)                       0.04       0.83 r
  U1185/ZN (OAI21_X2)                      0.02       0.85 f
  U1928/ZN (OAI211_X2)                     0.05       0.91 r
  U1930/ZN (NAND3_X2)                      0.02       0.93 f
  U1945/ZN (OAI211_X2)                     0.04       0.97 r
  aluRes[0] (out)                          0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (MET)                                         0.03


1
