<profile>

<section name = "Vivado HLS Report for 'ZeroPadding'" level="0">
<item name = "Date">Wed Jan  6 15:36:49 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">EdgeDetection</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.278, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">264193, 264193, 264193, 264193, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">264192, 264192, 516, -, -, 512, no</column>
<column name=" + Loop 1.1">513, 513, 3, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 192</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 90</column>
<column name="Register">-, -, 51, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 3</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xi_fu_141_p2">+, 0, 0, 17, 10, 1</column>
<column name="yi_fu_111_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 8, 1, 1</column>
<column name="or_cond4_i_fu_163_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp1_fu_129_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_159_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_2_i_fu_117_p2">icmp, 0, 0, 13, 10, 3</column>
<column name="tmp_3_i_fu_123_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_4_i_fu_135_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="tmp_8_i_fu_147_p2">icmp, 0, 0, 13, 10, 3</column>
<column name="tmp_9_i_fu_153_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_i_fu_105_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="pix_1_fu_168_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="fifo4_blk_n">9, 2, 1, 2</column>
<column name="fifo5_blk_n">9, 2, 1, 2</column>
<column name="xi_i_reg_94">9, 2, 10, 20</column>
<column name="yi_i_reg_83">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="pix_1_reg_209">8, 0, 8, 0</column>
<column name="tmp1_reg_185">1, 0, 1, 0</column>
<column name="tmp_4_i_reg_190">1, 0, 1, 0</column>
<column name="tmp_4_i_reg_190_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_8_i_reg_199">1, 0, 1, 0</column>
<column name="tmp_9_i_reg_204">1, 0, 1, 0</column>
<column name="xi_i_reg_94">10, 0, 10, 0</column>
<column name="yi_i_reg_83">10, 0, 10, 0</column>
<column name="yi_reg_180">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ZeroPadding, return value</column>
<column name="fifo4_dout">in, 8, ap_fifo, fifo4, pointer</column>
<column name="fifo4_empty_n">in, 1, ap_fifo, fifo4, pointer</column>
<column name="fifo4_read">out, 1, ap_fifo, fifo4, pointer</column>
<column name="fifo5_din">out, 8, ap_fifo, fifo5, pointer</column>
<column name="fifo5_full_n">in, 1, ap_fifo, fifo5, pointer</column>
<column name="fifo5_write">out, 1, ap_fifo, fifo5, pointer</column>
</table>
</item>
</section>
</profile>
