#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 10 09:29:44 2023
# Process ID: 8292
# Current directory: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12580 C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.xpr
# Log file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/vivado.log
# Journal file: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1015.348 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT1
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT1
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port1/s_aresetn(rst) and /FIFO_delay_port1/counter_trig_PORT1/areset(undef)
Adding component instance block -- xilinx.com:module_ref:counter_trig:1.0 - counter_trig_PORT2
Adding component instance block -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_PORT2
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_fifo_PORT2
WARNING: [BD 41-1731] Type mismatch between connected pins: /FIFO_delay_port2/s_aresetn(rst) and /FIFO_delay_port2/counter_trig_PORT2/areset(undef)
Adding component instance block -- xilinx.com:module_ref:GPIO_change:1.0 - GPIO_change_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:signal_combine:1.0 - signal_combine_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port1/s_aresetn(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /GPIO_change_0/areset_out(undef) and /FIFO_delay_port2/s_aresetn(rst)
Successfully read diagram <system> from BD file <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1881.191 ; gain = 0.000
create_bd_cell -type module -reference axis_red_pitaya_adc axis_red_pitaya_adc_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
delete_bd_objs [get_bd_cells axis_red_pitaya_adc_0]
file mkdir C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/amplifier.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/amplifier.v
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v] -no_script -reset -force -quiet
remove_files  C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/imports/sources_1/new/delay_cycnum.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference amplifier amplifier_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.gain_width')) + spirit:decode(id('MODELPARAM_VALUE.dat_width')))" into user parameter "amplifier_width".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
set_property -dict [list CONFIG.dat_width {14}] [get_bd_cells amplifier_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins amplifier_0/gain]
delete_bd_objs [get_bd_intf_nets adc_M_AXIS_PORT1]
connect_bd_net [get_bd_pins adc/signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins amplifier_0/dat_i]
WARNING: [BD 41-1306] The connection to interface pin /adc/signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
ungroup_bd_cells [get_bd_cells adc]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins amplifier_0/clk_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axis_red_pitaya_adc_0/adc_clk(clk) and /amplifier_0/clk_i(undef)
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins amplifier_0/rstn_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /PS7/S00_ARESETN(rst) and /amplifier_0/rstn_i(undef)
delete_bd_objs [get_bd_intf_nets FIFO_delay_port1/Conn1]
delete_bd_objs [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins FIFO_delay_port1/fifo_generator_PORT1/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /FIFO_delay_port1/fifo_generator_PORT1/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.695 ; gain = 0.000
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/fifo_generator_PORT1/s_axis_tdata'(32) to pin '/FIFO_delay_port1/s_axis_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/fifo_generator_PORT1/s_axis_tdata'(32) to pin '/FIFO_delay_port1/s_axis_tdata'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block amplifier_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 5.022 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 5.022 MB.
[Thu Aug 10 12:10:56 2023] Launched system_amplifier_0_0_synth_1, synth_1...
Run output will be captured here:
system_amplifier_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_amplifier_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 12:10:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1907.695 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
delete_bd_objs [get_bd_nets amplifier_0_dat_o]
delete_bd_objs [get_bd_nets FIFO_delay_port1/s_axis_tdata_1]
delete_bd_objs [get_bd_pins FIFO_delay_port1/s_axis_tdata]
set_property location {5 1360 518} [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins FIFO_delay_port1/fifo_generator_PORT1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_0/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_0/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 5.022 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 5.022 MB.
[Thu Aug 10 15:52:43 2023] Launched system_axis_constant_0_0_synth_1, synth_1...
Run output will be captured here:
system_axis_constant_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_constant_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 15:52:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1907.695 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.A_Precision_Type.VALUE_SRC PROPAGATED] [get_bd_cells floating_point_0]
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Add_Sub_Value {Both} CONFIG.Flow_Control {NonBlocking} CONFIG.Maximum_Latency {true} CONFIG.Has_ACLKEN {false} CONFIG.C_Has_UNDERFLOW {true} CONFIG.C_Has_OVERFLOW {true} CONFIG.Has_A_TLAST {false} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Accum_Msb {32} CONFIG.C_Accum_Lsb {-24} CONFIG.C_Accum_Input_Msb {15} CONFIG.C_Optimization {Speed_Optimized} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Axi_Optimize_Goal {Resources} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1} CONFIG.RESULT_TLAST_Behv {Null}] [get_bd_cells floating_point_0]
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v] -no_script -reset -force -quiet
remove_files  C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overfolw.v
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overflow.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/overflow.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets adc_M_AXIS_PORT1_tdata1] [get_bd_nets amplifier_0_dat_o] [get_bd_nets xlslice_0_Dout] [get_bd_cells amplifier_0]
set_property location {4 1017 558} [get_bd_cells floating_point_0]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 1907.695 ; gain = 0.000
connect_bd_intf_net [get_bd_intf_pins floating_point_0/M_AXIS_RESULT] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] [get_bd_intf_pins floating_point_0/S_AXIS_A]
delete_bd_objs [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
connect_bd_net [get_bd_pins axis_constant_0/cfg_data] [get_bd_pins axi_gpio_1/gpio2_io_o]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
startgroup
set_property -dict [list CONFIG.C_Has_UNDERFLOW {true} CONFIG.C_Has_OVERFLOW {false}] [get_bd_cells floating_point_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_Has_UNDERFLOW {false}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 5.043 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_1, cache-ID = 51b51d57f1fdeedd; cache size = 5.044 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 5.043 MB.
[Thu Aug 10 17:08:51 2023] Launched system_floating_point_0_0_synth_1, synth_1...
Run output will be captured here:
system_floating_point_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_floating_point_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 17:08:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1907.695 ; gain = 0.000
close [ open C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/axis_constant_shift.v w ]
add_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/axis_constant_shift.v
update_compile_order -fileset sources_1
update_module_reference system_signal_split_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_signal_split_0_0 from signal_split_v1_0 1.0 to signal_split_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1907.695 ; gain = 0.000
create_bd_cell -type module -reference axis_constant_shift axis_constant_shift_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins axis_constant_shift_0/cfg_data]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_shift_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_shift_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_shift_0/aclk have been updated from connected ip, but BD cell '/axis_constant_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_shift_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 5.863 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 5.863 MB.
[Thu Aug 10 17:38:19 2023] Launched system_axis_constant_shift_0_0_synth_1, system_signal_split_0_0_synth_1, synth_1...
Run output will be captured here:
system_axis_constant_shift_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_constant_shift_0_0_synth_1/runme.log
system_signal_split_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_signal_split_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 17:38:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1907.695 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.Flow_Control {Blocking} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {9}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_floating_point_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_shift_0/aclk have been updated from connected ip, but BD cell '/axis_constant_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 5.863 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 5.863 MB.
[Thu Aug 10 17:45:13 2023] Launched system_floating_point_0_0_synth_1, synth_1...
Run output will be captured here:
system_floating_point_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_floating_point_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 17:45:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1907.695 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.Flow_Control {NonBlocking} CONFIG.C_Latency {8}] [get_bd_cells floating_point_0]
endgroup
update_module_reference system_axis_constant_shift_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axis_constant_shift_0_0 from axis_constant_shift_v1_0 1.0 to axis_constant_shift_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1907.695 ; gain = 0.000
reset_run synth_1
reset_run system_floating_point_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_shift_0/aclk have been updated from connected ip, but BD cell '/axis_constant_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_shift_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_0, cache-ID = 90a1092a4d123172; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 6.761 MB.
[Thu Aug 10 17:53:16 2023] Launched system_axis_constant_shift_0_0_synth_1, synth_1...
Run output will be captured here:
system_axis_constant_shift_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_constant_shift_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 17:53:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_axis_constant_shift_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axis_constant_shift_0_0 from axis_constant_shift_v1_0 1.0 to axis_constant_shift_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.695 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_shift_0/aclk have been updated from connected ip, but BD cell '/axis_constant_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_shift_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 6.761 MB.
[Thu Aug 10 18:02:39 2023] Launched system_axis_constant_shift_0_0_synth_1, synth_1...
Run output will be captured here:
system_axis_constant_shift_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axis_constant_shift_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 18:02:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_intf_nets floating_point_0_M_AXIS_RESULT] [get_bd_intf_nets axis_constant_shift_0_m_axis] [get_bd_cells floating_point_0]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells axis_constant_shift_0]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference amplifier amplifier_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.gain_width')) + spirit:decode(id('MODELPARAM_VALUE.dat_width')))" into user parameter "amplifier_width".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_0]
set_property location {4 941 265} [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tdata] [get_bd_pins xlslice_0/Din]
WARNING: [BD 41-1306] The connection to interface pin /axis_constant_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins amplifier_0/gain]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property -dict [list CONFIG.DIN_TO {8} CONFIG.DIN_FROM {15} CONFIG.DOUT_WIDTH {8}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins axis_constant_0/m_axis_tdata] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins amplifier_0/divider]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins amplifier_0/clk_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /axis_red_pitaya_adc_0/adc_clk(clk) and /amplifier_0/clk_i(undef)
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins amplifier_0/rstn_i]
WARNING: [BD 41-1731] Type mismatch between connected pins: /PS7/S00_ARESETN(rst) and /amplifier_0/rstn_i(undef)
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins amplifier_0/dat_i]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_1
endgroup
connect_bd_net [get_bd_pins amplifier_0/dat_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_1/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_1/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block amplifier_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_0, cache-ID = 51b51d57f1fdeedd; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 6.761 MB.
[Thu Aug 10 19:41:14 2023] Launched system_amplifier_0_0_synth_1, synth_1...
Run output will be captured here:
system_amplifier_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_amplifier_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 19:41:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_amplifier_0_0
INFO: [IP_Flow 19-818] Not transferring value dependency attribute "(spirit:decode(id('MODELPARAM_VALUE.gain_width')) + spirit:decode(id('MODELPARAM_VALUE.dat_width')))" into user parameter "amplifier_width".
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_amplifier_0_0 from amplifier_v1_0 1.0 to amplifier_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axis_red_pitaya_adc_0/adc_clk(clk) and /amplifier_0_upgraded_ipi/clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /PS7/S00_ARESETN(rst) and /amplifier_0_upgraded_ipi/rstn_i(undef)
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_nets xlslice_1_Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins amplifier_0/divider]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_1/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/amplifier_0/dat_i'(14) to pin '/signal_split_0/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axis_constant_1/cfg_data'(32) to pin '/amplifier_0/dat_o'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block amplifier_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 6.761 MB.
[Thu Aug 10 19:55:47 2023] Launched system_amplifier_0_0_synth_1, synth_1...
Run output will be captured here:
system_amplifier_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_amplifier_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 19:55:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 1907.695 ; gain = 0.000
regenerate_bd_layout
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v}
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets xlslice_0_Dout] [get_bd_nets amplifier_0_dat_o] [get_bd_nets xlslice_1_Dout] [get_bd_cells amplifier_0]
delete_bd_objs [get_bd_cells xlslice_0]
delete_bd_objs [get_bd_nets axis_constant_0_m_axis_tdata] [get_bd_cells xlslice_1]
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
create_bd_cell -type module -reference int_to_float int_to_float_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
set_property location {4 1078 576} [get_bd_cells int_to_float_0]
set_property location {4 1083 706} [get_bd_cells int_to_float_0]
set_property location {4 1074 547} [get_bd_cells int_to_float_0]
delete_bd_objs [get_bd_cells int_to_float_0]
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
delete_bd_objs [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
set_property location {4 1002 552} [get_bd_cells int_to_float_axi_0]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
delete_bd_objs [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells axis_constant_1]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
CRITICAL WARNING: [BD 41-967] AXI interface pin /int_to_float_axi_0/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /int_to_float_axi_1/m_axis is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-967] AXI interface pin /float_to_int_axi_0/m_axis is not associated to any clock pin. It may not work correctly.
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /floating_point_0/S_AXIS_A(125000000) and /int_to_float_axi_0/m_axis(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /floating_point_0/S_AXIS_B(125000000) and /int_to_float_axi_1/m_axis(100000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /FIFO_delay_port1/fifo_generator_PORT1/S_AXIS(125000000) and /float_to_int_axi_0/m_axis(100000000)
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
delete_bd_objs [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_cells int_to_float_axi_0]
delete_bd_objs [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_axi_1]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells float_to_int_axi_0]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1907.695 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_module_reference {system_int_to_float_axi_0_0 system_int_to_float_axi_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {5 1229 676} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
set_property location {6 1928 620} [get_bd_cells float_to_int_axi_0]
delete_bd_objs [get_bd_cells float_to_int_axi_0]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
delete_bd_objs [get_bd_cells float_to_int_axi_0]
delete_bd_objs [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_axi_1] [get_bd_cells int_to_float_axi_0]
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
CRITICAL WARNING: [HDL 9-806] Syntax error near "end". [C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v:20]
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
update_module_reference system_int_to_float_axi_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'int_to_float_axi'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v
update_module_reference system_int_to_float_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'int_to_float'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
update_module_reference {system_int_to_float_axi_0_2 system_int_to_float_axi_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {4 945 761} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
update_module_reference system_float_to_int_axi_0_3
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_3 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'aclk' (xilinx.com:signal:clock:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_float_to_int_axi_0_3'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'aclk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_float_to_int_axi_0_3'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'system_float_to_int_axi_0_3'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_float_to_int_axi_0_3' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 6.761 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 6.761 MB.
[Thu Aug 10 21:35:01 2023] Launched system_floating_point_0_0_synth_1, system_float_to_int_axi_0_3_synth_1, system_int_to_float_axi_0_4_synth_1, system_int_to_float_axi_0_5_synth_1, synth_1...
Run output will be captured here:
system_floating_point_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_floating_point_0_0_synth_1/runme.log
system_float_to_int_axi_0_3_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_3_synth_1/runme.log
system_int_to_float_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_4_synth_1/runme.log
system_int_to_float_axi_0_5_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_5_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Thu Aug 10 21:35:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_cells int_to_float_axi_0] [get_bd_cells int_to_float_axi_1] [get_bd_cells float_to_int_axi_0]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference system_int_to_float_axi_0_4
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'int_to_float_axi'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_axi_0/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {int_to_float_axi_0}]
set_property location {5 1331 856} [get_bd_cells int_to_float_axi_1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_1/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_1/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_1/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
regenerate_bd_layout
update_compile_order -fileset sources_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 09:35:43 2023] Launched system_float_to_int_axi_0_4_synth_1, system_int_to_float_axi_0_7_synth_1, system_int_to_float_axi_0_6_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1/runme.log
system_int_to_float_axi_0_7_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_7_synth_1/runme.log
system_int_to_float_axi_0_6_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_6_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 09:35:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_float_to_int_axi_0_4
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_4 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1907.695 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 09:50:20 2023] Launched system_float_to_int_axi_0_4_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 09:50:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_float_to_int_axi_0_4
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_4 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_float_to_int_axi_0_4
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_4 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference {system_int_to_float_axi_0_6 system_int_to_float_axi_0_7}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_axi_0_6 from int_to_float_axi_v1_0 1.0 to int_to_float_axi_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_axi_0_7 from int_to_float_axi_v1_0 1.0 to int_to_float_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1907.695 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 10:47:41 2023] Launched system_float_to_int_axi_0_4_synth_1, system_int_to_float_axi_0_7_synth_1, system_int_to_float_axi_0_6_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1/runme.log
system_int_to_float_axi_0_7_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_7_synth_1/runme.log
system_int_to_float_axi_0_6_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_6_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 10:47:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference {system_int_to_float_axi_0_6 system_int_to_float_axi_0_7}
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_axi_0_6 from int_to_float_axi_v1_0 1.0 to int_to_float_axi_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_axi_0_7 from int_to_float_axi_v1_0 1.0 to int_to_float_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1907.695 ; gain = 0.000
update_module_reference system_float_to_int_axi_0_4
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_4 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 11:23:41 2023] Launched system_float_to_int_axi_0_4_synth_1, system_int_to_float_axi_0_7_synth_1, system_int_to_float_axi_0_6_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1/runme.log
system_int_to_float_axi_0_7_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_7_synth_1/runme.log
system_int_to_float_axi_0_6_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_6_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 11:23:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets int_to_float_axi_0_m_axis] [get_bd_intf_nets int_to_float_axi_1_m_axis] [get_bd_intf_nets float_to_int_axi_0_m_axis] [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells int_to_float_axi_0] [get_bd_cells int_to_float_axi_1] [get_bd_cells floating_point_0] [get_bd_cells float_to_int_axi_0]
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_multiplier_pipline.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v}
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
set_property location {5 1317 744} [get_bd_cells float_multiplier_pip_0]
create_bd_cell -type module -reference int_to_float_optimized int_to_float_optimiz_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins int_to_float_optimiz_0/input_a]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_optimiz_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_0/rst]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
copy_bd_objs /  [get_bd_cells {int_to_float_optimiz_0}]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_optimiz_1/input_a]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_1/rst]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_optimiz_1/clk]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_multiplier_pip_0/rst_n]
create_bd_cell -type module -reference float_to_int_optimized float_to_int_optimiz_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
WARNING: [IP_Flow 19-3571] IP 'system_float_to_int_optimiz_0_0' is restricted:
* Detected changes to module reference file(s).
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_optimiz_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_to_int_optimiz_0/rst]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
connect_bd_net [get_bd_pins float_to_int_optimiz_0/output_z] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property location {4 1125 675} [get_bd_cells int_to_float_optimiz_1]
update_compile_order -fileset sources_1
regenerate_bd_layout
update_module_reference {system_int_to_float_optimiz_0_0 system_int_to_float_optimiz_0_1}
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_optimiz_0_0 from int_to_float_optimized_v1_0 1.0 to int_to_float_optimized_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_optimiz_0_1 from int_to_float_optimized_v1_0 1.0 to int_to_float_optimized_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_float_to_int_optimiz_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_optimiz_0_0 from float_to_int_optimized_v1_0 1.0 to float_to_int_optimized_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_1/rst (associated clock /int_to_float_optimiz_1/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /float_to_int_optimiz_0/rst (associated clock /float_to_int_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_multiplier_pip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_optimiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block int_to_float_optimiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_optimiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_0, cache-ID = 51b51d57f1fdeedd; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 17:52:59 2023] Launched system_float_multiplier_pip_0_0_synth_1, system_int_to_float_optimiz_0_0_synth_1, system_int_to_float_optimiz_0_1_synth_1, system_float_to_int_optimiz_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_multiplier_pip_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_multiplier_pip_0_0_synth_1/runme.log
system_int_to_float_optimiz_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_optimiz_0_0_synth_1/runme.log
system_int_to_float_optimiz_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_optimiz_0_1_synth_1/runme.log
system_float_to_int_optimiz_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_optimiz_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 17:52:59 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 1907.695 ; gain = 0.000
delete_bd_objs [get_bd_nets float_multiplier_pip_0_odat] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells float_multiplier_pip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_2/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_2/aclk]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins axis_constant_2/cfg_data]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/floating_point_0/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd 
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_1, cache-ID = 51b51d57f1fdeedd; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_2, cache-ID = 51b51d57f1fdeedd; cache size = 7.580 MB.
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_1/rst (associated clock /int_to_float_optimiz_1/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /float_to_int_optimiz_0/rst (associated clock /float_to_int_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_2/aclk have been updated from connected ip, but BD cell '/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_1, cache-ID = 51b51d57f1fdeedd; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_2, cache-ID = 51b51d57f1fdeedd; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_0, cache-ID = a5f6734c15f74aad; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 18:23:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 18:23:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1921.438 ; gain = 13.742
startgroup
set_property -dict [list CONFIG.Operation_Type {Add_Subtract} CONFIG.Add_Sub_Value {Add} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.C_Latency {11} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
endgroup
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {1024} CONFIG.Full_Threshold_Assert_Value_axis {1023} CONFIG.Empty_Threshold_Assert_Value_axis {1022}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {1024} CONFIG.Full_Threshold_Assert_Value_axis {1023} CONFIG.Empty_Threshold_Assert_Value_axis {1022}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_intf_nets axis_constant_2_M_AXIS] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells floating_point_0]
connect_bd_net [get_bd_pins axis_constant_2/m_axis_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
WARNING: [BD 41-1306] The connection to interface pin /axis_constant_2/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_1/rst (associated clock /int_to_float_optimiz_1/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /float_to_int_optimiz_0/rst (associated clock /float_to_int_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_2/aclk have been updated from connected ip, but BD cell '/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port1/fifo_generator_PORT1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port2/fifo_generator_PORT2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 7.580 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 7.580 MB.
[Fri Aug 11 18:52:02 2023] Launched system_fifo_generator_PORT1_0_synth_1, system_fifo_generator_PORT2_0_synth_1, synth_1...
Run output will be captured here:
system_fifo_generator_PORT1_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT1_0_synth_1/runme.log
system_fifo_generator_PORT2_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT2_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 18:52:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1937.648 ; gain = 15.777
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1

delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets axis_constant_2_m_axis_tdata] [get_bd_cells axis_constant_2]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_1/rst (associated clock /int_to_float_optimiz_1/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
CRITICAL WARNING: [BD 41-1343] Reset pin /float_to_int_optimiz_0/rst (associated clock /float_to_int_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 18:54:08 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 18:54:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1944.344 ; gain = 6.695
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_0/rst]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_1/rst]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins float_to_int_optimiz_0/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins int_to_float_optimiz_1/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins float_to_int_optimiz_0/rst]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 20:14:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 20:14:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1965.039 ; gain = 3.598
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst
/int_to_float_optimiz_1/input_a

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 20:30:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 20:30:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1983.020 ; gain = 17.980
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT1]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_optimiz_1/input_a]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 21:10:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 21:10:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2011.480 ; gain = 15.516
update_module_reference system_float_to_int_optimiz_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_optimiz_0_0 from float_to_int_optimized_v1_0 1.0 to float_to_int_optimized_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_optimiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 21:51:34 2023] Launched system_float_to_int_optimiz_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_optimiz_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_optimiz_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 21:51:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.477 ; gain = 25.793
update_module_reference system_float_to_int_optimiz_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_optimiz_0_0 from float_to_int_optimized_v1_0 1.0 to float_to_int_optimized_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_optimiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 22:08:16 2023] Launched system_float_to_int_optimiz_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_optimiz_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_optimiz_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 22:08:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 2128.477 ; gain = 0.000
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins float_multiplier_pip_0/rst_n]
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/int_to_float_optimiz_0/rst

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_multiplier_pip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Fri Aug 11 22:34:03 2023] Launched system_float_multiplier_pip_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_multiplier_pip_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_multiplier_pip_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Fri Aug 11 22:34:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:37 . Memory (MB): peak = 2128.477 ; gain = 0.000
connect_bd_net [get_bd_pins PS7/S00_ARESETN] [get_bd_pins int_to_float_optimiz_0/rst]
delete_bd_objs [get_bd_nets float_multiplier_pip_0_odat] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells float_multiplier_pip_0]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Mon Aug 14 09:51:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 09:51:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2152.363 ; gain = 17.469
update_compile_order -fileset sources_1
update_module_reference system_float_to_int_optimiz_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_optimiz_0_0 from float_to_int_optimized_v1_0 1.0 to float_to_int_optimized_v1_0 1.0
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_to_int_optimiz_0/input_a]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_to_int_optimiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Mon Aug 14 10:54:13 2023] Launched system_float_to_int_optimiz_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_optimiz_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_optimiz_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 10:54:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 2352.383 ; gain = 2.082
regenerate_bd_layout
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
create_bd_cell -type module -reference float_multiplier_pipline float_multiplier_pip_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rst_n': Bus parameter POLARITY is ACTIVE_LOW but port 'rst_n' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
set_property location {4 1111 180} [get_bd_cells float_multiplier_pip_0]
connect_bd_net [get_bd_pins int_to_float_optimiz_0/output_z] [get_bd_pins float_multiplier_pip_0/mdat1]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins float_multiplier_pip_0/mdat2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_multiplier_pip_0/clk]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins float_multiplier_pip_0/rst_n]
connect_bd_net [get_bd_pins float_multiplier_pip_0/odat] [get_bd_pins float_to_int_optimiz_0/input_a]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-1343] Reset pin /int_to_float_optimiz_0/rst (associated clock /int_to_float_optimiz_0/clk) is connected to reset source /PS7/rst_ps7_0_125M/peripheral_aresetn (synchronous to clock source /PS7/processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /axis_red_pitaya_adc_0/adc_clk.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block float_multiplier_pip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Mon Aug 14 11:09:19 2023] Launched system_float_multiplier_pip_0_0_synth_1, synth_1...
Run output will be captured here:
system_float_multiplier_pip_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_multiplier_pip_0_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 11:09:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 2352.746 ; gain = 0.168
set_property location {5 1421 770} [get_bd_cells float_multiplier_pip_0]
disconnect_bd_net /rst_ps7_0_125M_peripheral_aresetn [get_bd_pins int_to_float_optimiz_0/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins int_to_float_optimiz_0/rst]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets int_to_float_optimiz_0_output_z] [get_bd_cells int_to_float_optimiz_0]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins float_multiplier_pip_0/mdat1]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Mon Aug 14 11:55:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 11:55:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 2575.434 ; gain = 0.000
delete_bd_objs [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_nets float_multiplier_pip_0_odat] [get_bd_cells float_multiplier_pip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:floating_point:7.1 floating_point_0
endgroup
set_property -dict [list CONFIG.Operation_Type {Multiply} CONFIG.Flow_Control {NonBlocking} CONFIG.Result_Precision_Type {Single} CONFIG.C_Result_Exponent_Width {8} CONFIG.C_Result_Fraction_Width {24} CONFIG.C_Mult_Usage {Full_Usage} CONFIG.Has_RESULT_TREADY {false} CONFIG.C_Latency {8} CONFIG.C_Rate {1}] [get_bd_cells floating_point_0]
update_compile_order -fileset sources_1
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_A]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
set_property location {5 1332 721} [get_bd_cells axis_constant_2]
connect_bd_intf_net [get_bd_intf_pins axis_constant_2/M_AXIS] [get_bd_intf_pins floating_point_0/S_AXIS_B]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_2/aclk]
connect_bd_net [get_bd_pins int_to_float_optimiz_1/output_z] [get_bd_pins axis_constant_2/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_optimiz_0/input_a]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins floating_point_0/aclk]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_2/aclk have been updated from connected ip, but BD cell '/axis_constant_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_1, cache-ID = 51b51d57f1fdeedd; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_2, cache-ID = 51b51d57f1fdeedd; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_0, cache-ID = a5f6734c15f74aad; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
[Mon Aug 14 19:50:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 19:50:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 2644.141 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {8192} CONFIG.Full_Threshold_Assert_Value_axis {8191} CONFIG.Empty_Threshold_Assert_Value_axis {8190}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
endgroup
startgroup
set_property -dict [list CONFIG.Input_Depth_axis {8192} CONFIG.Full_Threshold_Assert_Value_axis {8191} CONFIG.Empty_Threshold_Assert_Value_axis {8190}] [get_bd_cells FIFO_delay_port2/fifo_generator_PORT2]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port2/fifo_generator_PORT2Executing the post_config_ip from bd
endgroup
delete_bd_objs [get_bd_intf_nets axis_constant_2_M_AXIS] [get_bd_nets int_to_float_optimiz_1_output_z] [get_bd_cells axis_constant_2]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata] [get_bd_cells int_to_float_optimiz_1]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2644.141 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_optimized.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_optimized.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/float_to_int.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/int_to_float.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
delete_bd_objs [get_bd_cells float_to_int_axi_0]
create_bd_cell -type module -reference int_to_float_axi int_to_float_axi_0
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins int_to_float_axi_0/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT1
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins int_to_float_axi_0/aclk]
connect_bd_intf_net [get_bd_intf_pins int_to_float_axi_0/m_axis] [get_bd_intf_pins floating_point_0/S_AXIS_B]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets float_to_int_optimiz_0_output_z] [get_bd_nets floating_point_0_m_axis_result_tdata] [get_bd_cells float_to_int_optimiz_0]
create_bd_cell -type module -reference float_to_int_axi float_to_int_axi_0
connect_bd_net [get_bd_pins floating_point_0/m_axis_result_tdata] [get_bd_pins float_to_int_axi_0/float_in]
WARNING: [BD 41-1306] The connection to interface pin /floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins float_to_int_axi_0/aclk]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
connect_bd_intf_net [get_bd_intf_pins float_to_int_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
startgroup
set_property -dict [list CONFIG.NUM_MI {5}] [get_bd_cells PS7/ps7_0_axi_periph]
endgroup
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_2/GPIO2]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_1
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_1 /axi_gpio_2/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_3/GPIO2]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_2
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_2 /axi_gpio_3/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x4122_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_4/GPIO2]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 gpio_rtl_3
INFO: [BoardRule 102-9] connect_bd_intf_net /gpio_rtl_3 /axi_gpio_4/GPIO2
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
Slave segment '/axi_gpio_4/S_AXI/Reg' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x4123_0000 [ 64K ]>.
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_3_GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_4_GPIO2]
delete_bd_objs [get_bd_intf_nets axi_gpio_2_GPIO2]
set_property name axi_gpio_11 [get_bd_cells axi_gpio_1]
set_property name axi_gpio_12 [get_bd_cells axi_gpio_2]
set_property name axi_gpio_21 [get_bd_cells axi_gpio_4]
set_property name axi_gpio_22 [get_bd_cells axi_gpio_3]
connect_bd_net [get_bd_pins axi_gpio_21/gpio2_io_o] [get_bd_pins axi_gpio_21/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_12/gpio2_io_o] [get_bd_pins axi_gpio_12/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_12/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_12/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_22/gpio2_io_o] [get_bd_pins axi_gpio_22/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_22/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_22/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
delete_bd_objs [get_bd_cells xlconstant_0]
group_bd_cells Amplifier_11 [get_bd_cells axis_constant_1] [get_bd_cells floating_point_0] [get_bd_cells int_to_float_axi_0]
WARNING: [BD 41-1306] The connection to interface pin /Amplifier_11/floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
move_bd_cells [get_bd_cells Amplifier_11] [get_bd_cells float_to_int_axi_0]
WARNING: [BD 41-1306] The connection to interface pin /Amplifier_11/floating_point_0/m_axis_result_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_RESULT
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
copy_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.879 ; gain = 2.738
set_property location {4 1278 368} [get_bd_cells Amplifier_12]
group_bd_cells GPIOs [get_bd_cells axi_gpio_12] [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_21] [get_bd_cells axi_gpio_11] [get_bd_cells axi_gpio_22]
WARNING: [BD 41-1306] The connection to interface pin /GPIOs/axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /GPIOs/axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /GPIOs/axi_gpio_11/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /GPIOs/axi_gpio_11/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
set_property location {2 510 33} [get_bd_cells GPIOs]
regenerate_bd_layout
set_property location {4 1109 560} [get_bd_cells Amplifier_12]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_12/aclk]
set_property location {4 1144 327} [get_bd_cells Amplifier_12]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_12/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
delete_bd_objs [get_bd_intf_nets signal_split_0_M_AXIS_PORT2]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_12/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT2_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT2
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
file delete -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v
add_files -norecurse {C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder_axi.v C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/adder.v}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets S_AXIS_1]
create_bd_cell -type module -reference adder_axi adder_axi_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_int1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_int2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_11/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_12/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int2]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins adder_axi_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins adder_axi_0/rstn_i]
set_property location {6 2359 462} [get_bd_cells FIFO_delay_port2]
set_property location {6 2359 486} [get_bd_cells FIFO_delay_port2]
copy_bd_objs /  [get_bd_cells {adder_axi_0}]
set_property location {5 1950 522} [get_bd_cells adder_axi_1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port2/S_AXIS]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins adder_axi_1/rstn_i]
connect_bd_net [get_bd_pins adder_axi_1/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
copy_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2677.109 ; gain = 1.484
set_property location {4 1684 475} [get_bd_cells Amplifier_13]
set_property name Amplifier_21 [get_bd_cells Amplifier_13]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_21/gpio2_io_o] [get_bd_pins Amplifier_21/cfg_data]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins Amplifier_21/int_in]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_21/aclk]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_21/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int1]
copy_bd_objs /  [get_bd_cells {Amplifier_21}]
copy_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2688.559 ; gain = 11.449
set_property location {4 1684 703} [get_bd_cells Amplifier_22]
set_property location {4 1670 468} [get_bd_cells Amplifier_21]
set_property location {4 1663 592} [get_bd_cells Amplifier_22]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_22/aclk]
connect_bd_net [get_bd_pins GPIOs/axi_gpio_22/gpio2_io_o] [get_bd_pins Amplifier_22/cfg_data]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_22/int_in]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_22/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int2]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
reset_run synth_1
reset_run system_xbar_0_synth_1
reset_run system_fifo_generator_PORT1_0_synth_1
reset_run system_fifo_generator_PORT2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port1/fifo_generator_PORT1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_delay_port2/fifo_generator_PORT2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_11/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_11/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs/axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs/axi_gpio_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIOs/axi_gpio_22 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block adder_axi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/float_to_int_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_1_1, cache-ID = a8417d981ca4f34d; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_1_2, cache-ID = a8417d981ca4f34d; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_1_3, cache-ID = a8417d981ca4f34d; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_0, cache-ID = 51b51d57f1fdeedd; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_1, cache-ID = 51b51d57f1fdeedd; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_2, cache-ID = 51b51d57f1fdeedd; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_2, cache-ID = a5f6734c15f74aad; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_3, cache-ID = a5f6734c15f74aad; cache size = 8.078 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_1, cache-ID = a5f6734c15f74aad; cache size = 8.078 MB.
[Mon Aug 14 21:51:00 2023] Launched system_xbar_0_synth_1, system_fifo_generator_PORT1_0_synth_1, system_fifo_generator_PORT2_0_synth_1, system_float_to_int_axi_0_3_synth_1, system_adder_axi_0_0_synth_1, system_float_to_int_axi_0_1_synth_1, system_int_to_float_axi_0_2_synth_1, system_int_to_float_axi_0_0_synth_1, system_float_to_int_axi_0_2_synth_1, system_int_to_float_axi_0_1_synth_1, system_adder_axi_0_1_synth_1, system_int_to_float_axi_0_3_synth_1, system_float_to_int_axi_0_4_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_xbar_0_synth_1/runme.log
system_fifo_generator_PORT1_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT1_0_synth_1/runme.log
system_fifo_generator_PORT2_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_fifo_generator_PORT2_0_synth_1/runme.log
system_float_to_int_axi_0_3_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_3_synth_1/runme.log
system_adder_axi_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_adder_axi_0_0_synth_1/runme.log
system_float_to_int_axi_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_1_synth_1/runme.log
system_int_to_float_axi_0_2_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_2_synth_1/runme.log
system_int_to_float_axi_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_0_synth_1/runme.log
system_float_to_int_axi_0_2_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_2_synth_1/runme.log
system_int_to_float_axi_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_1_synth_1/runme.log
system_adder_axi_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_adder_axi_0_1_synth_1/runme.log
system_int_to_float_axi_0_3_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_3_synth_1/runme.log
system_float_to_int_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_4_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 21:51:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 2725.777 ; gain = 34.352
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
update_module_reference system_float_to_int_axi_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_1 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_float_to_int_axi_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'float_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_a'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_float_to_int_axi_0_1'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'system_float_to_int_axi_0_1'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'float_in' is not found on the upgraded version of the cell '/Amplifier_11/float_to_int_axi_0'. Its connection to the net 'floating_point_0_m_axis_result_tdata' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_float_to_int_axi_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_float_to_int_axi_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_float_to_int_axi_0_2 from float_to_int_axi_v1_0 1.0 to float_to_int_axi_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_float_to_int_axi_0_2'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'float_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_a'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_float_to_int_axi_0_2'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'system_float_to_int_axi_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'float_in' is not found on the upgraded version of the cell '/Amplifier_12/float_to_int_axi_0'. Its connection to the net 'floating_point_0_m_axis_result_tdata' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_float_to_int_axi_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference system_int_to_float_axi_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
Upgrading 'C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_int_to_float_axi_0_0 from int_to_float_axi_v1_0 1.0 to int_to_float_axi_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'system_int_to_float_axi_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'int_in'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_a'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_int_to_float_axi_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5891] Detected address segment differences while upgrading 'system_int_to_float_axi_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'int_in' is not found on the upgraded version of the cell '/Amplifier_11/int_to_float_axi_0'. Its connection to the net 'signal_split_0_M_AXIS_PORT1_tdata' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_int_to_float_axi_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
delete_bd_objs [get_bd_nets cfg_data_1] [get_bd_intf_nets Amplifier_12_m_axis] [get_bd_cells Amplifier_12]
delete_bd_objs [get_bd_nets cfg_data_2] [get_bd_intf_nets Amplifier_21_m_axis] [get_bd_cells Amplifier_21]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2770.113 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets Amplifier_22_m_axis] [get_bd_nets cfg_data_3] [get_bd_nets signal_split_0_M_AXIS_PORT2_tdata] [get_bd_cells Amplifier_22]
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2770.113 ; gain = 0.000
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_11/int_to_float_axi_0/rst]
connect_bd_net [get_bd_pins Amplifier_11/rst] [get_bd_pins Amplifier_11/float_to_int_axi_0/rst]
connect_bd_net [get_bd_pins Amplifier_11/floating_point_0/m_axis_result_tdata] [get_bd_pins Amplifier_11/float_to_int_axi_0/input_a]
connect_bd_net [get_bd_pins Amplifier_11/int_in] [get_bd_pins Amplifier_11/int_to_float_axi_0/input_a]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
copy_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2777.344 ; gain = 7.230
set_property location {3 1212 588} [get_bd_cells Amplifier_12]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
copy_bd_objs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2777.344 ; gain = 0.000
set_property location {3 1152 740} [get_bd_cells Amplifier_13]
copy_bd_objs /  [get_bd_cells {Amplifier_11}]
copy_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2785.938 ; gain = 8.594
set_property location {3 1132 880} [get_bd_cells Amplifier_14]
set_property name Amplifier_21 [get_bd_cells Amplifier_13]
set_property name Amplifier_22 [get_bd_cells Amplifier_14]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_12/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_21/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins Amplifier_22/aclk]
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o2] [get_bd_pins Amplifier_12/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o3] [get_bd_pins Amplifier_21/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins GPIOs/gpio2_io_o4] [get_bd_pins Amplifier_22/cfg_data] -boundary_type upper
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_12/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT2_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT2
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins Amplifier_21/int_in]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tvalid] [get_bd_pins Amplifier_22/int_in]
WARNING: [BD 41-1306] The connection to interface pin /signal_split_0/M_AXIS_PORT2_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS_PORT2
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT2_tvalid]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins Amplifier_22/int_in]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_22/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_21/rst]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins Amplifier_12/rst]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_12/m_axis] [get_bd_intf_pins adder_axi_0/s_axis_int2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_21/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins Amplifier_22/m_axis] [get_bd_intf_pins adder_axi_1/s_axis_int2]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_11/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_11/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_12/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_21/int_to_float_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/axis_constant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/floating_point_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/float_to_int_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Amplifier_22/int_to_float_axi_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_3, cache-ID = 51b51d57f1fdeedd; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_4, cache-ID = 51b51d57f1fdeedd; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_1_5, cache-ID = 51b51d57f1fdeedd; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_4, cache-ID = a5f6734c15f74aad; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_5, cache-ID = a5f6734c15f74aad; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_floating_point_0_6, cache-ID = a5f6734c15f74aad; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 9.617 MB.
[Mon Aug 14 22:00:03 2023] Launched system_float_to_int_axi_0_1_synth_1, system_int_to_float_axi_0_0_synth_1, system_float_to_int_axi_0_6_synth_1, system_float_to_int_axi_0_5_synth_1, system_int_to_float_axi_0_5_synth_1, system_int_to_float_axi_0_4_synth_1, system_int_to_float_axi_0_6_synth_1, system_float_to_int_axi_0_7_synth_1, synth_1...
Run output will be captured here:
system_float_to_int_axi_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_1_synth_1/runme.log
system_int_to_float_axi_0_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_0_synth_1/runme.log
system_float_to_int_axi_0_6_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_6_synth_1/runme.log
system_float_to_int_axi_0_5_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_5_synth_1/runme.log
system_int_to_float_axi_0_5_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_5_synth_1/runme.log
system_int_to_float_axi_0_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_4_synth_1/runme.log
system_int_to_float_axi_0_6_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_int_to_float_axi_0_6_synth_1/runme.log
system_float_to_int_axi_0_7_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_float_to_int_axi_0_7_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Mon Aug 14 22:00:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2826.680 ; gain = 26.629
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.Clock_Type_AXI {Common_Clock}] [get_bd_cells FIFO_delay_port1/fifo_generator_PORT1]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /FIFO_delay_port1/fifo_generator_PORT1Executing the post_config_ip from bd
endgroup
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Aug 15 09:53:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 2909.223 ; gain = 0.000
delete_bd_objs [get_bd_nets fifo_generator_0_m_axis_tdata]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT2_tdata] [get_bd_pins dac/S_AXIS_PORT2_tdata]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 9.617 MB.
[Tue Aug 15 09:59:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 09:59:02 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 2923.371 ; gain = 14.148
ungroup_bd_cells [get_bd_cells GPIOs]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_12/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_12/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_22/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_22/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
regenerate_bd_layout
delete_bd_objs [get_bd_intf_pins PS7/M01_AXI]
reset_run impl_1
delete_bd_objs [get_bd_nets fifo_generator_0_m_axis_tvalid]
delete_bd_objs [get_bd_nets FIFO_delay_port1_m_axis_tdata]
delete_bd_objs [get_bd_nets FIFO_delay_port1_m_axis_tvalid]
disconnect_bd_net /signal_split_0_M_AXIS_PORT2_tdata [get_bd_pins dac/S_AXIS_PORT2_tdata]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dac/S_AXIS_PORT1_tvalid
/dac/S_AXIS_PORT2_tvalid

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 9.617 MB.
[Tue Aug 15 10:14:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 10:14:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2923.539 ; gain = 0.168
delete_bd_objs [get_bd_nets dac/S_AXIS_PORT1_tdata_1]
delete_bd_objs [get_bd_pins dac/S_AXIS_PORT1_tdata]
delete_bd_objs [get_bd_nets dac/S_AXIS_PORT1_tvalid_1] [get_bd_pins dac/S_AXIS_PORT1_tvalid]
delete_bd_objs [get_bd_nets dac/fifo_generator_0_m_axis_tdata] [get_bd_pins dac/S_AXIS_PORT2_tdata]
delete_bd_objs [get_bd_nets dac/fifo_generator_0_m_axis_tvalid] [get_bd_pins dac/S_AXIS_PORT2_tvalid]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets dac/Conn1]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT2]
delete_bd_objs [get_bd_intf_nets dac/Conn2] [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 9.617 MB.
[Tue Aug 15 10:22:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 10:22:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 2923.562 ; gain = 0.023
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x41300000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x41400000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41500000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x43000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x44000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x45000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x46000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
set_property offset 0x55000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x45000000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41200000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property offset 0x41300000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
set_property offset 0x41400000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_4_Reg}]
set_property offset 0x41500000 [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_3_Reg}]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 9.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 9.617 MB.
[Tue Aug 15 10:45:15 2023] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 10:45:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 2947.379 ; gain = 9.551
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets dac/Conn1]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets dac/Conn2]
delete_bd_objs [get_bd_intf_pins dac/S_AXIS_PORT2]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
set_property location {5.5 4043 1302} [get_bd_cells axis_constant_0]
set_property location {6 3960 1283} [get_bd_cells axis_constant_0]
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT1]
copy_bd_objs /  [get_bd_cells {axis_constant_0}]
set_property location {7 4291 1386} [get_bd_cells axis_constant_1]
connect_bd_intf_net [get_bd_intf_pins axis_constant_1/M_AXIS] [get_bd_intf_pins dac/signal_combine_0/S_AXIS_PORT2]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_1/aclk]
set_property location {4 2029 1150} [get_bd_cells axis_constant_0]
set_property location {4 2069 1259} [get_bd_cells axis_constant_1]
set_property location {4 1990 718} [get_bd_cells axis_constant_0]
set_property location {4 2030 821} [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins axi_gpio_11/gpio2_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_12/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.279 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_2, cache-ID = 51b51d57f1fdeedd; cache size = 10.279 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_3, cache-ID = 51b51d57f1fdeedd; cache size = 10.279 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 10.279 MB.
[Tue Aug 15 11:06:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 11:06:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3061.797 ; gain = 14.766
set_property location {2 1366 388} [get_bd_cells axi_gpio_11]
delete_bd_objs [get_bd_intf_nets PS7_M01_AXI1] [get_bd_cells axi_gpio_11]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o3] [get_bd_intf_nets PS7_M04_AXI] [get_bd_cells axi_gpio_21]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells PS7/ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets PS7/Conn3] [get_bd_intf_nets PS7/Conn4]
endgroup
set_property location {2 1222 400} [get_bd_cells axi_gpio_12]
set_property name axi_gpio_11_12 [get_bd_cells axi_gpio_12]
set_property name axi_gpio_21_22 [get_bd_cells axi_gpio_22]
set_property location {2 1220 630} [get_bd_cells axi_gpio_21_22]
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_11_12]
endgroup
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_i] [get_bd_pins axi_gpio_11_12/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_o] [get_bd_pins Amplifier_21/cfg_data]
delete_bd_objs [get_bd_nets axi_gpio_11_12_gpio_io_o]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o4]
delete_bd_objs [get_bd_nets GPIOs_gpio2_io_o2]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_i] [get_bd_pins axi_gpio_11_12/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_21_22]
endgroup
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio_io_i] [get_bd_pins axi_gpio_21_22/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21_22/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21_22/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio2_io_i] [get_bd_pins axi_gpio_21_22/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21_22/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_21_22/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_o] [get_bd_pins axis_constant_0/cfg_data]
delete_bd_objs [get_bd_nets axi_gpio_11_12_gpio2_io_o]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_i] [get_bd_pins axi_gpio_11_12/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_i] [get_bd_pins axi_gpio_11_12/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_11_12/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_11_12/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio_io_o] [get_bd_pins Amplifier_11/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_21_22/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
startgroup
endgroup
delete_bd_objs [get_bd_intf_nets PS7_M03_AXI] [get_bd_nets axi_gpio_21_22_gpio2_io_o] [get_bd_nets axi_gpio_21_22_gpio_io_o] [get_bd_cells axi_gpio_21_22]
delete_bd_objs [get_bd_intf_nets PS7_M02_AXI] [get_bd_nets axi_gpio_11_12_gpio_io_o] [get_bd_nets axi_gpio_11_12_gpio2_io_o] [get_bd_cells axi_gpio_11_12]
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_1]
copy_bd_objs /  [get_bd_cells {axi_gpio_1}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Clk_slave {Auto} Clk_xbar {/PS7/processing_system7_0/FCLK_CLK0 (125 MHz)} Master {/PS7/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/PS7/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/PS7/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axi_gpio_1/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_1_Reg}]
set_property range 4K [get_bd_addr_segs {PS7/processing_system7_0/Data/SEG_axi_gpio_2_Reg}]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Amplifier_11/cfg_data
/Amplifier_12/cfg_data
/Amplifier_21/cfg_data
/Amplifier_22/cfg_data

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 10.279 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 10.279 MB.
[Tue Aug 15 11:25:06 2023] Launched system_xbar_0_synth_1, system_axi_gpio_0_1_synth_1, system_axi_gpio_1_4_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_xbar_0_synth_1/runme.log
system_axi_gpio_0_1_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_0_1_synth_1/runme.log
system_axi_gpio_1_4_synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/system_axi_gpio_1_4_synth_1/runme.log
synth_1: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 11:25:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 3097.062 ; gain = 0.887
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_o]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axi_gpio_2/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_i] [get_bd_pins axi_gpio_2/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins axis_constant_1/cfg_data]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_1/aclk have been updated from connected ip, but BD cell '/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/Amplifier_11/cfg_data
/Amplifier_12/cfg_data
/Amplifier_21/cfg_data
/Amplifier_22/cfg_data

Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 11.783 MB.
[Tue Aug 15 11:29:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 11:29:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 3134.719 ; gain = 37.656
delete_bd_objs [get_bd_nets axi_gpio_2_gpio_io_o]
delete_bd_objs [get_bd_nets axi_gpio_2_gpio2_io_o]
delete_bd_objs [get_bd_intf_nets axis_constant_0_M_AXIS] [get_bd_cells axis_constant_0]
delete_bd_objs [get_bd_intf_nets axis_constant_1_M_AXIS] [get_bd_cells axis_constant_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins axi_gpio_1/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_i] [get_bd_pins axi_gpio_1/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins axi_gpio_2/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_i] [get_bd_pins axi_gpio_2/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_2/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_t] [get_bd_pins Amplifier_11/cfg_data]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio_io_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_t] [get_bd_pins Amplifier_12/cfg_data]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_1/gpio2_io_t is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
delete_bd_objs [get_bd_nets axi_gpio_1_gpio2_io_t]
delete_bd_objs [get_bd_nets axi_gpio_1_gpio_io_t]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins Amplifier_11/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_1/gpio2_io_o] [get_bd_pins Amplifier_12/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins Amplifier_21/cfg_data]
connect_bd_net [get_bd_pins axi_gpio_2/gpio2_io_o] [get_bd_pins Amplifier_22/cfg_data]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins dac/S_AXIS_PORT1]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins dac/S_AXIS_PORT2]
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS_PORT2 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 11.783 MB.
[Tue Aug 15 11:37:37 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 11:37:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3134.719 ; gain = 0.000
delete_bd_objs [get_bd_intf_nets adder_axi_1_m_axis]
delete_bd_objs [get_bd_intf_nets adder_axi_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins adder_axi_1/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port2/S_AXIS]
connect_bd_intf_net [get_bd_intf_pins adder_axi_0/m_axis] -boundary_type upper [get_bd_intf_pins FIFO_delay_port1/S_AXIS]
delete_bd_objs [get_bd_intf_nets dac/Conn1] [get_bd_intf_pins dac/S_AXIS_PORT1]
delete_bd_objs [get_bd_intf_nets dac/Conn2] [get_bd_intf_pins dac/S_AXIS_PORT2]
connect_bd_net [get_bd_pins FIFO_delay_port1/m_axis_tvalid] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT1_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /dac/signal_combine_0/S_AXIS_PORT1_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PORT1
connect_bd_net [get_bd_pins FIFO_delay_port1/m_axis_tdata] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT1_tdata]
WARNING: [BD 41-1306] The connection to interface pin /dac/signal_combine_0/S_AXIS_PORT1_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PORT1
connect_bd_net [get_bd_pins FIFO_delay_port2/m_axis_tvalid] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT2_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /dac/signal_combine_0/S_AXIS_PORT2_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PORT2
connect_bd_net [get_bd_pins FIFO_delay_port2/m_axis_tdata] [get_bd_pins dac/signal_combine_0/S_AXIS_PORT2_tdata]
WARNING: [BD 41-1306] The connection to interface pin /dac/signal_combine_0/S_AXIS_PORT2_tdata is being overridden by the user. This pin will not be connected as a part of interface connection S_AXIS_PORT2
save_bd_design
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /dac/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /dac/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/dac/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </dac/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_11/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_11/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_11/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_12/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_12/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_12/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_21/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_21/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_21/axis_constant_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /Amplifier_22/axis_constant_1/aclk have been updated from connected ip, but BD cell '/Amplifier_22/axis_constant_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </Amplifier_22/axis_constant_1> to completely resolve these warnings.
Wrote  : <C:\Users\rinu2\Documents\kichi@git\RedPitaya-FPGA\prj\Examples\delay\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port1/counter_trig_PORT1/delay_cycnum'(32) to pin '/FIFO_delay_port1/xlslice_fifo_PORT1/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/FIFO_delay_port2/counter_trig_PORT2/delay_cycnum'(32) to pin '/FIFO_delay_port2/xlslice_fifo_PORT2/Dout'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_s00_data_fifo_0/system_s00_data_fifo_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/s00_data_fifo .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /dac/signal_combine_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4334efbd1258b0fe; cache size = 11.783 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_s00_data_fifo_0, cache-ID = 91566a5dfb42d1cc; cache size = 11.783 MB.
[Tue Aug 15 12:09:00 2023] Launched synth_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/synth_1/runme.log
[Tue Aug 15 12:09:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 3159.852 ; gain = 21.852
file copy -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.runs/impl_1/system_wrapper.bit C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/freq.srcs/sources_1/new/gain_matrix.bit
write_bd_tcl -force C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/system.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/rinu2/Documents/kichi@git/RedPitaya-FPGA/prj/Examples/delay/freq/system.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 15:34:38 2023...
