{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\nThe Zynq SoC supports three different AXI transfer types that you can use to interface the PS to the PL side of the device:\n\nAXI4 Burst transfers\nAXI4-Lite for simple control interfaces\nAXI4-Streaming for unidirectional data transfers\n\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-One-Adam-Taylor-s-MicroZed-Chronicles-Part/ba-p/418935\n\n> The Zynq SoC supports three different AXI transfer types that you can use to interface the PS to the PL side of the device:\n \n> \n- AXI4 Burst transfers\n- AXI4-Lite for simple control interfaces\n- AXI4-Streaming for unidirectional data transfers\n\n\n", "tags": ["adamTaylor", "programmableLogic", "AXI4"]}