#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Dec 26 12:20:50 2020
# Process ID: 19164
# Current directory: C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.runs/synth_1
# Command line: vivado.exe -log topDesign.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topDesign.tcl
# Log file: C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.runs/synth_1/topDesign.vds
# Journal file: C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topDesign.tcl -notrace
Command: synth_design -top topDesign -part xa7a35tcpg236-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 283.508 ; gain = 73.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topDesign' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/topDesign.sv:43]
INFO: [Synth 8-638] synthesizing module 'selecter' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/selecter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'selecter' (1#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/selecter.sv:23]
INFO: [Synth 8-638] synthesizing module 'programCounter' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/programCounter.sv:23]
INFO: [Synth 8-256] done synthesizing module 'programCounter' (2#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/programCounter.sv:23]
INFO: [Synth 8-638] synthesizing module 'instructionMemory' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/instructionMemory.sv:23]
INFO: [Synth 8-256] done synthesizing module 'instructionMemory' (3#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/instructionMemory.sv:23]
INFO: [Synth 8-638] synthesizing module 'singleCyleProcessor' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/singleCyleProcessor.sv:23]
INFO: [Synth 8-638] synthesizing module 'mainDecoder' [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:23]
WARNING: [Synth 8-3848] Net memWrite in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:24]
WARNING: [Synth 8-3848] Net regWrite in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:24]
WARNING: [Synth 8-3848] Net alucontrol in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:25]
WARNING: [Synth 8-3848] Net memToReg in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:25]
WARNING: [Synth 8-3848] Net add in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:25]
WARNING: [Synth 8-3848] Net branch in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:25]
WARNING: [Synth 8-3848] Net halt in module/entity mainDecoder does not have driver. [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:25]
INFO: [Synth 8-256] done synthesizing module 'mainDecoder' (4#1) [C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.srcs/sources_1/new/mainDecoder.sv:23]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/datapath.sv:22]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (5#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized0' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/adder.sv:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (6#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized1' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized1' (6#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-638] synthesizing module 'registerFile' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/registerFile.sv:23]
INFO: [Synth 8-256] done synthesizing module 'registerFile' (7#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/registerFile.sv:23]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (7#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized3' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized3' (7#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/mux2.sv:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/adder.sv:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (7#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/adder.sv:3]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (8#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/subtractor.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/ALU.sv:23]
INFO: [Synth 8-256] done synthesizing module 'datapath' (10#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/datapath.sv:22]
INFO: [Synth 8-256] done synthesizing module 'singleCyleProcessor' (11#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/singleCyleProcessor.sv:23]
INFO: [Synth 8-638] synthesizing module 'dataMemory' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/dataMemory.sv:23]
INFO: [Synth 8-256] done synthesizing module 'dataMemory' (12#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/dataMemory.sv:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/debounce.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/debounce.sv:39]
INFO: [Synth 8-256] done synthesizing module 'debounce' (13#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/debounce.sv:23]
INFO: [Synth 8-638] synthesizing module 'SevSeg_4digit' [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/SevSeg_4Digit.sv:23]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SevSeg_4digit' (14#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/SevSeg_4Digit.sv:23]
INFO: [Synth 8-256] done synthesizing module 'topDesign' (15#1) [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/topDesign.sv:43]
WARNING: [Synth 8-3331] design datapath has unconnected port instruction[15]
WARNING: [Synth 8-3331] design datapath has unconnected port instruction[14]
WARNING: [Synth 8-3331] design datapath has unconnected port instruction[13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 319.867 ; gain = 109.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 319.867 ; gain = 109.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a35tcpg236-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 617.453 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcpg236-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "registers_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "memory_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "nextState" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Monster/Desktop/YETHEERRRAMKYETEERR/LabProjec t/LabProjec t.srcs/sources_1/new/topDesign.sv:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  12 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 34    
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module topDesign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module selecter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module programCounter 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module instructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     16 Bit        Muxes := 1     
Module mainDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module registerFile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module mux2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
Module ALU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module dataMemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SevSeg_4digit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design topDesign has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (pc/currentInstructionAddress_reg[4]) is unused and will be removed from module topDesign.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+--------------+---------------+----------------+
|Module Name   | RTL Object   | Depth x Width | Implemented As | 
+--------------+--------------+---------------+----------------+
|SevSeg_4digit | sseg_LEDs    | 32x7          | LUT            | 
|topDesign     | ss/sseg_LEDs | 32x7          | LUT            | 
+--------------+--------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 617.453 ; gain = 407.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 622.242 ; gain = 411.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |   144|
|4     |LUT2   |    23|
|5     |LUT3   |    21|
|6     |LUT4   |    32|
|7     |LUT5   |    36|
|8     |LUT6   |   212|
|9     |MUXF7  |    49|
|10    |MUXF8  |    23|
|11    |FDRE   |   373|
|12    |FDSE   |    60|
|13    |IBUF   |    22|
|14    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------------------+------+
|      |Instance    |Module                |Cells |
+------+------------+----------------------+------+
|1     |top         |                      |  1068|
|2     |  d1        |debounce              |    69|
|3     |  d2        |debounce_0            |    71|
|4     |  d3        |debounce_1            |    69|
|5     |  d4        |debounce_2            |    70|
|6     |  d5        |debounce_3            |    68|
|7     |  dm        |dataMemory            |   250|
|8     |  pc        |programCounter        |    36|
|9     |  sc        |selecter              |    87|
|10    |  spc       |singleCyleProcessor   |   247|
|11    |    dp      |datapath              |   247|
|12    |      alu   |ALU                   |     7|
|13    |        add |adder__parameterized0 |     2|
|14    |        sub |subtractor            |     5|
|15    |      rf    |registerFile          |   240|
|16    |  ss        |SevSeg_4digit         |    45|
+------+------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 623.238 ; gain = 115.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 623.238 ; gain = 412.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 623.238 ; gain = 412.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/Monster/Desktop/project_LASTBER/project_LASTBER.runs/synth_1/topDesign.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 623.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 26 12:21:20 2020...
