#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Mar 17 17:03:28 2016
# Process ID: 7544
# Log file: C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/planAhead_run_1/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/TM/Desktop/FPGA/SpiLink/SpiLink/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  MISO]]
set_property package_pin "" [get_ports [list  MOSI]]
startgroup
set_property package_pin P105 [get_ports clk]
endgroup
startgroup
set_property package_pin P104 [get_ports MISO]
endgroup
startgroup
set_property package_pin P102 [get_ports MOSI]
endgroup
startgroup
set_property package_pin P74 [get_ports SS_n]
endgroup
set_property package_pin "" [get_ports [list  clk]]
save_constraints
