
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:17:59 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_17408:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe681ffff; valaddr_reg:x3; val_offset:52224*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52224*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17409:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe683ffff; valaddr_reg:x3; val_offset:52227*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52227*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17410:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe687ffff; valaddr_reg:x3; val_offset:52230*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52230*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17411:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe68fffff; valaddr_reg:x3; val_offset:52233*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52233*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17412:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe69fffff; valaddr_reg:x3; val_offset:52236*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52236*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17413:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6bfffff; valaddr_reg:x3; val_offset:52239*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52239*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17414:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6c00000; valaddr_reg:x3; val_offset:52242*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52242*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17415:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6e00000; valaddr_reg:x3; val_offset:52245*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52245*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17416:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6f00000; valaddr_reg:x3; val_offset:52248*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52248*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17417:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6f80000; valaddr_reg:x3; val_offset:52251*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52251*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17418:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fc0000; valaddr_reg:x3; val_offset:52254*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52254*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17419:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fe0000; valaddr_reg:x3; val_offset:52257*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52257*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17420:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ff0000; valaddr_reg:x3; val_offset:52260*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52260*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17421:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ff8000; valaddr_reg:x3; val_offset:52263*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52263*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17422:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffc000; valaddr_reg:x3; val_offset:52266*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52266*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17423:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffe000; valaddr_reg:x3; val_offset:52269*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52269*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17424:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fff000; valaddr_reg:x3; val_offset:52272*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52272*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17425:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fff800; valaddr_reg:x3; val_offset:52275*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52275*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17426:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffc00; valaddr_reg:x3; val_offset:52278*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52278*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17427:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffe00; valaddr_reg:x3; val_offset:52281*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52281*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17428:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffff00; valaddr_reg:x3; val_offset:52284*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52284*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17429:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffff80; valaddr_reg:x3; val_offset:52287*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52287*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17430:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffffc0; valaddr_reg:x3; val_offset:52290*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52290*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17431:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffffe0; valaddr_reg:x3; val_offset:52293*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52293*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17432:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffff0; valaddr_reg:x3; val_offset:52296*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52296*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17433:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffff8; valaddr_reg:x3; val_offset:52299*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52299*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17434:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffffc; valaddr_reg:x3; val_offset:52302*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52302*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17435:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6fffffe; valaddr_reg:x3; val_offset:52305*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52305*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17436:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xcd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xe6ffffff; valaddr_reg:x3; val_offset:52308*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52308*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17437:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff000001; valaddr_reg:x3; val_offset:52311*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52311*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17438:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff000003; valaddr_reg:x3; val_offset:52314*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52314*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17439:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff000007; valaddr_reg:x3; val_offset:52317*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52317*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17440:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff199999; valaddr_reg:x3; val_offset:52320*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52320*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17441:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff249249; valaddr_reg:x3; val_offset:52323*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52323*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17442:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff333333; valaddr_reg:x3; val_offset:52326*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52326*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17443:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:52329*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52329*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17444:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:52332*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52332*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17445:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff444444; valaddr_reg:x3; val_offset:52335*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52335*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17446:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:52338*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52338*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17447:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:52341*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52341*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17448:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff666666; valaddr_reg:x3; val_offset:52344*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52344*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17449:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:52347*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52347*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17450:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:52350*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52350*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17451:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:52353*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52353*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17452:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e1fa7 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x3c3026 and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae1fa7; op2val:0xc03c3026;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:52356*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52356*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17453:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b800000; valaddr_reg:x3; val_offset:52359*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52359*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17454:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b800001; valaddr_reg:x3; val_offset:52362*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52362*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17455:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b800003; valaddr_reg:x3; val_offset:52365*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52365*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17456:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b800007; valaddr_reg:x3; val_offset:52368*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52368*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17457:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b80000f; valaddr_reg:x3; val_offset:52371*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52371*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17458:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b80001f; valaddr_reg:x3; val_offset:52374*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52374*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17459:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b80003f; valaddr_reg:x3; val_offset:52377*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52377*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17460:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b80007f; valaddr_reg:x3; val_offset:52380*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52380*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17461:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b8000ff; valaddr_reg:x3; val_offset:52383*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52383*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17462:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b8001ff; valaddr_reg:x3; val_offset:52386*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52386*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17463:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b8003ff; valaddr_reg:x3; val_offset:52389*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52389*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17464:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b8007ff; valaddr_reg:x3; val_offset:52392*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52392*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17465:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b800fff; valaddr_reg:x3; val_offset:52395*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52395*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17466:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b801fff; valaddr_reg:x3; val_offset:52398*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52398*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17467:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b803fff; valaddr_reg:x3; val_offset:52401*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52401*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17468:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b807fff; valaddr_reg:x3; val_offset:52404*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52404*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17469:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b80ffff; valaddr_reg:x3; val_offset:52407*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52407*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17470:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b81ffff; valaddr_reg:x3; val_offset:52410*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52410*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17471:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b83ffff; valaddr_reg:x3; val_offset:52413*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52413*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17472:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b87ffff; valaddr_reg:x3; val_offset:52416*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52416*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17473:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b8fffff; valaddr_reg:x3; val_offset:52419*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52419*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17474:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6b9fffff; valaddr_reg:x3; val_offset:52422*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52422*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17475:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bbfffff; valaddr_reg:x3; val_offset:52425*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52425*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17476:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bc00000; valaddr_reg:x3; val_offset:52428*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52428*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17477:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6be00000; valaddr_reg:x3; val_offset:52431*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52431*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17478:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bf00000; valaddr_reg:x3; val_offset:52434*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52434*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17479:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bf80000; valaddr_reg:x3; val_offset:52437*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52437*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17480:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfc0000; valaddr_reg:x3; val_offset:52440*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52440*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17481:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfe0000; valaddr_reg:x3; val_offset:52443*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52443*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17482:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bff0000; valaddr_reg:x3; val_offset:52446*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52446*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17483:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bff8000; valaddr_reg:x3; val_offset:52449*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52449*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17484:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffc000; valaddr_reg:x3; val_offset:52452*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52452*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17485:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffe000; valaddr_reg:x3; val_offset:52455*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52455*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17486:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfff000; valaddr_reg:x3; val_offset:52458*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52458*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17487:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfff800; valaddr_reg:x3; val_offset:52461*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52461*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17488:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffc00; valaddr_reg:x3; val_offset:52464*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52464*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17489:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffe00; valaddr_reg:x3; val_offset:52467*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52467*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17490:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffff00; valaddr_reg:x3; val_offset:52470*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52470*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17491:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffff80; valaddr_reg:x3; val_offset:52473*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52473*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17492:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffffc0; valaddr_reg:x3; val_offset:52476*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52476*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17493:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffffe0; valaddr_reg:x3; val_offset:52479*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52479*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17494:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffff0; valaddr_reg:x3; val_offset:52482*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52482*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17495:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffff8; valaddr_reg:x3; val_offset:52485*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52485*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17496:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffffc; valaddr_reg:x3; val_offset:52488*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52488*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17497:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bfffffe; valaddr_reg:x3; val_offset:52491*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52491*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17498:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xd7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x6bffffff; valaddr_reg:x3; val_offset:52494*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52494*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17499:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f000001; valaddr_reg:x3; val_offset:52497*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52497*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17500:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f000003; valaddr_reg:x3; val_offset:52500*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52500*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17501:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f000007; valaddr_reg:x3; val_offset:52503*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52503*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17502:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f199999; valaddr_reg:x3; val_offset:52506*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52506*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17503:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f249249; valaddr_reg:x3; val_offset:52509*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52509*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17504:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f333333; valaddr_reg:x3; val_offset:52512*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52512*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17505:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:52515*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52515*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17506:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:52518*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52518*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17507:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f444444; valaddr_reg:x3; val_offset:52521*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52521*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17508:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:52524*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52524*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17509:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:52527*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52527*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17510:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f666666; valaddr_reg:x3; val_offset:52530*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52530*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17511:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:52533*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52533*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17512:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:52536*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52536*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17513:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:52539*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52539*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17514:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2e5abd and fs2 == 0 and fe2 == 0x80 and fm2 == 0x3bf061 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eae5abd; op2val:0x403bf061;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:52542*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52542*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17515:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:52545*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52545*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17516:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:52548*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52548*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17517:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:52551*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52551*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17518:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:52554*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52554*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17519:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:52557*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52557*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17520:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:52560*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52560*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17521:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:52563*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52563*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17522:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:52566*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52566*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17523:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:52569*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52569*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17524:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:52572*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52572*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17525:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:52575*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52575*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17526:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:52578*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52578*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17527:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:52581*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52581*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17528:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:52584*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52584*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17529:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:52587*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52587*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17530:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:52590*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52590*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17531:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x84000000; valaddr_reg:x3; val_offset:52593*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52593*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17532:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x84000001; valaddr_reg:x3; val_offset:52596*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52596*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17533:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x84000003; valaddr_reg:x3; val_offset:52599*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52599*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17534:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x84000007; valaddr_reg:x3; val_offset:52602*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52602*0 + 3*136*FLEN/8, x4, x1, x2)

inst_17535:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x2ee68b and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eaee68b; op2val:0x80000000;
op3val:0x8400000f; valaddr_reg:x3; val_offset:52605*0 + 3*136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52605*0 + 3*136*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3867279359,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3867410431,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3867672575,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3868196863,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3869245439,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3871342591,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3871342592,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3873439744,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3874488320,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875012608,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875274752,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875405824,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875471360,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875504128,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875520512,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875528704,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875532800,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875534848,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875535872,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536384,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536640,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536768,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536832,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536864,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536880,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536888,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536892,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536894,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(3875536895,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2125340583,32,FLEN)
NAN_BOXED(3225169958,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550720,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550721,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550723,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550727,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550735,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550751,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550783,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550847,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803550975,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803551231,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803551743,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803552767,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803554815,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803558911,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803567103,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803583487,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803616255,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803681791,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1803812863,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1804075007,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1804599295,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1805647871,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1807745023,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1807745024,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1809842176,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1810890752,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811415040,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811677184,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811808256,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811873792,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811906560,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811922944,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811931136,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811935232,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811937280,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811938304,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811938816,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939072,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939200,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939264,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939296,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939312,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939320,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939324,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939326,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(1811939327,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2125355709,32,FLEN)
NAN_BOXED(1077669985,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592512,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592513,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592515,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592519,32,FLEN)
NAN_BOXED(2125391499,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592527,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
