# Verilog_adders

This is just a repo to store my FPGA "warm ups" just trying to knock the dust off and jog
my memory about how to write Verilog.
