# do week11.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:46:58 on Nov 30,2022
# vlog -work work week11.vo 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 03:46:59 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:46:59 on Nov 30,2022
# vlog -work work TEST1.vwf.vt 
# -- Compiling module main_vlg_vec_tst
# 
# Top level modules:
# 	main_vlg_vec_tst
# End time: 03:46:59 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.main_vlg_vec_tst 
# Start time: 03:46:59 on Nov 30,2022
# Loading work.main_vlg_vec_tst
# Loading work.main
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# ** Warning: Design size of 12631 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : TEST1.vwf.vt(93)
#    Time: 1 us  Iteration: 0  Instance: /main_vlg_vec_tst
# End time: 03:47:00 on Nov 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
