{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "m3_for_arty_a7_axi_xip_quad_spi_0_0",
    "cell_name": "axi_xip_quad_spi_0",
    "component_reference": "xilinx.com:ip:axi_quad_spi:3.2",
    "ip_revision": "32",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "C_SPI_MEMORY": [ { "value": "3", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_STARTUP": [ { "value": "0", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_USE_STARTUP_INT": [ { "value": "0", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_SPI_MODE": [ { "value": "2", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_NUM_TRANSFER_BITS": [ { "value": "8", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_DUAL_QUAD_MODE": [ { "value": "0", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_NUM_SS_BITS": [ { "value": "1", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_SCK_RATIO": [ { "value": "2", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_FIFO_DEPTH": [ { "value": "16", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_XIP_MODE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_BYTE_LEVEL_INTERRUPT_EN": [ { "value": "0", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_XIP_PERF_MODE": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_SPI_MEM_ADDR_BITS": [ { "value": "24", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_FAMILY": [ { "value": "artix7", "resolve_type": "user", "usage": "all" } ],
        "UC_FAMILY": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_SHARED_STARTUP": [ { "value": "0", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_SUB_FAMILY": [ { "value": "artix7", "resolve_type": "user", "usage": "all" } ],
        "C_TYPE_OF_AXI4_INTERFACE": [ { "value": "1", "value_src": "user", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_INSTANCE": [ { "value": "axi_quad_spi_inst", "resolve_type": "user", "usage": "all" } ],
        "Component_Name": [ { "value": "m3_for_arty_a7_axi_xip_quad_spi_0_0", "resolve_type": "user", "usage": "all" } ],
        "Master_mode": [ { "value": "1", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "FIFO_INCLUDED": [ { "value": "1", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "Multiples16": [ { "value": "1", "resolve_type": "user", "format": "long", "enabled": false, "usage": "all" } ],
        "C_SCK_RATIO1": [ { "value": "1", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Async_Clk": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_S_AXI4_BASEADDR": [ { "value": "0xFFFFFFFF", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "C_S_AXI4_HIGHADDR": [ { "value": "0x00000000", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "USE_BOARD_FLOW": [ { "value": "false", "resolve_type": "user", "format": "bool", "usage": "all" } ],
        "QSPI_BOARD_INTERFACE": [ { "value": "Custom", "resolve_type": "user", "usage": "all" } ],
        "C_S_AXI4_ID_WIDTH": [ { "value": "4", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "C_SELECT_XPM": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "all" } ]
      },
      "model_parameters": {
        "Async_Clk": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_FAMILY": [ { "value": "artix7", "resolve_type": "generated", "usage": "all" } ],
        "C_SELECT_XPM": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SUB_FAMILY": [ { "value": "artix7", "resolve_type": "generated", "usage": "all" } ],
        "C_INSTANCE": [ { "value": "axi_quad_spi_inst", "resolve_type": "generated", "usage": "all" } ],
        "C_SPI_MEM_ADDR_BITS": [ { "value": "24", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_TYPE_OF_AXI4_INTERFACE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_XIP_MODE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_XIP_PERF_MODE": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_BYTE_LEVEL_INTERRUPT_EN": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_UC_FAMILY": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_FIFO_DEPTH": [ { "value": "16", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SCK_RATIO": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_DUAL_QUAD_MODE": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_SS_BITS": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NUM_TRANSFER_BITS": [ { "value": "8", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_NEW_SEQ_EN": [ { "value": "1", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SPI_MODE": [ { "value": "2", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_USE_STARTUP": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_USE_STARTUP_EXT": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SPI_MEMORY": [ { "value": "3", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI_ADDR_WIDTH": [ { "value": "7", "format": "long", "usage": "all" } ],
        "C_S_AXI_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ],
        "C_S_AXI4_ADDR_WIDTH": [ { "value": "24", "format": "long", "usage": "all" } ],
        "C_S_AXI4_DATA_WIDTH": [ { "value": "32", "format": "long", "usage": "all" } ],
        "C_S_AXI4_ID_WIDTH": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_SHARED_STARTUP": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "C_S_AXI4_BASEADDR": [ { "value": "0xFFFFFFFF", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_S_AXI4_HIGHADDR": [ { "value": "0x00000000", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "C_LSB_STUP": [ { "value": "0", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35ti" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "32" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "ext_spi_clk": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_aclk": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_aresetn": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_aclk": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_aresetn": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_awaddr": [ { "direction": "in", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "s_axi_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_awready": [ { "direction": "out" } ],
        "s_axi_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_wready": [ { "direction": "out" } ],
        "s_axi_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_bvalid": [ { "direction": "out" } ],
        "s_axi_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_araddr": [ { "direction": "in", "size_left": "6", "size_right": "0", "driver_value": "0" } ],
        "s_axi_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi_arready": [ { "direction": "out" } ],
        "s_axi_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi_rvalid": [ { "direction": "out" } ],
        "s_axi_rready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_awid": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awaddr": [ { "direction": "in", "size_left": "23", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awlock": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_awcache": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_awvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_awready": [ { "direction": "out" } ],
        "s_axi4_wdata": [ { "direction": "in", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_wstrb": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_wlast": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_wvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_wready": [ { "direction": "out" } ],
        "s_axi4_bid": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "s_axi4_bresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi4_bvalid": [ { "direction": "out" } ],
        "s_axi4_bready": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_arid": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_araddr": [ { "direction": "in", "size_left": "23", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arlen": [ { "direction": "in", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arsize": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arburst": [ { "direction": "in", "size_left": "1", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arlock": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_arcache": [ { "direction": "in", "size_left": "3", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arprot": [ { "direction": "in", "size_left": "2", "size_right": "0", "driver_value": "0" } ],
        "s_axi4_arvalid": [ { "direction": "in", "driver_value": "0" } ],
        "s_axi4_arready": [ { "direction": "out" } ],
        "s_axi4_rid": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "s_axi4_rdata": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "s_axi4_rresp": [ { "direction": "out", "size_left": "1", "size_right": "0" } ],
        "s_axi4_rlast": [ { "direction": "out" } ],
        "s_axi4_rvalid": [ { "direction": "out" } ],
        "s_axi4_rready": [ { "direction": "in", "driver_value": "0" } ],
        "io0_i": [ { "direction": "in", "driver_value": "0" } ],
        "io0_o": [ { "direction": "out" } ],
        "io0_t": [ { "direction": "out", "driver_value": "0" } ],
        "io1_i": [ { "direction": "in", "driver_value": "0" } ],
        "io1_o": [ { "direction": "out" } ],
        "io1_t": [ { "direction": "out", "driver_value": "0" } ],
        "io2_i": [ { "direction": "in", "driver_value": "0" } ],
        "io2_o": [ { "direction": "out" } ],
        "io2_t": [ { "direction": "out" } ],
        "io3_i": [ { "direction": "in", "driver_value": "0" } ],
        "io3_o": [ { "direction": "out" } ],
        "io3_t": [ { "direction": "out" } ],
        "sck_i": [ { "direction": "in", "driver_value": "0" } ],
        "sck_o": [ { "direction": "out" } ],
        "sck_t": [ { "direction": "out" } ],
        "ss_i": [ { "direction": "in", "size_left": "0", "size_right": "0", "driver_value": "0" } ],
        "ss_o": [ { "direction": "out", "size_left": "0", "size_right": "0" } ],
        "ss_t": [ { "direction": "out" } ],
        "ip2intc_irpt": [ { "direction": "out" } ]
      },
      "interfaces": {
        "SPI_0": {
          "vlnv": "xilinx.com:interface:spi:1.0",
          "abstraction_type": "xilinx.com:interface:spi_rtl:1.0",
          "mode": "master",
          "parameters": {
            "BOARD.ASSOCIATED_PARAM": [ { "value": "QSPI_BOARD_INTERFACE", "value_src": "constant", "usage": "all" } ]
          },
          "port_maps": {
            "IO0_I": [ { "physical_name": "io0_i" } ],
            "IO0_O": [ { "physical_name": "io0_o" } ],
            "IO0_T": [ { "physical_name": "io0_t" } ],
            "IO1_I": [ { "physical_name": "io1_i" } ],
            "IO1_O": [ { "physical_name": "io1_o" } ],
            "IO1_T": [ { "physical_name": "io1_t" } ],
            "IO2_I": [ { "physical_name": "io2_i" } ],
            "IO2_O": [ { "physical_name": "io2_o" } ],
            "IO2_T": [ { "physical_name": "io2_t" } ],
            "IO3_I": [ { "physical_name": "io3_i" } ],
            "IO3_O": [ { "physical_name": "io3_o" } ],
            "IO3_T": [ { "physical_name": "io3_t" } ],
            "SCK_I": [ { "physical_name": "sck_i" } ],
            "SCK_O": [ { "physical_name": "sck_o" } ],
            "SCK_T": [ { "physical_name": "sck_t" } ],
            "SS_I": [ { "physical_name": "ss_i" } ],
            "SS_O": [ { "physical_name": "ss_o" } ],
            "SS_T": [ { "physical_name": "ss_t" } ]
          }
        },
        "AXI_LITE": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "AXI_LITE",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi_araddr" } ],
            "ARREADY": [ { "physical_name": "s_axi_arready" } ],
            "ARVALID": [ { "physical_name": "s_axi_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi_awaddr" } ],
            "AWREADY": [ { "physical_name": "s_axi_awready" } ],
            "AWVALID": [ { "physical_name": "s_axi_awvalid" } ],
            "BREADY": [ { "physical_name": "s_axi_bready" } ],
            "BRESP": [ { "physical_name": "s_axi_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi_rdata" } ],
            "RREADY": [ { "physical_name": "s_axi_rready" } ],
            "RRESP": [ { "physical_name": "s_axi_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi_wdata" } ],
            "WREADY": [ { "physical_name": "s_axi_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi_wvalid" } ]
          }
        },
        "lite_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "AXI_LITE", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s_axi_aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s_axi_aclk" } ]
          }
        },
        "lite_reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s_axi_aresetn" } ]
          }
        },
        "interrupt": {
          "vlnv": "xilinx.com:signal:interrupt:1.0",
          "abstraction_type": "xilinx.com:signal:interrupt_rtl:1.0",
          "mode": "master",
          "parameters": {
            "SENSITIVITY": [ { "value": "EDGE_RISING", "value_src": "constant", "usage": "all" } ],
            "PortWidth": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "INTERRUPT": [ { "physical_name": "ip2intc_irpt" } ]
          }
        },
        "AXI_FULL": {
          "vlnv": "xilinx.com:interface:aximm:1.0",
          "abstraction_type": "xilinx.com:interface:aximm_rtl:1.0",
          "mode": "slave",
          "memory_map_ref": "aximm",
          "parameters": {
            "DATA_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PROTOCOL": [ { "value": "AXI4", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ID_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ADDR_WIDTH": [ { "value": "32", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "AWUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "ARUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "BUSER_WIDTH": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "READ_WRITE", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_LOCK": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_PROT": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_CACHE": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_QOS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_REGION": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_WSTRB": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_BRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "HAS_RRESP": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "SUPPORTS_NARROW_BURST": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_OUTSTANDING": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MAX_BURST_LENGTH": [ { "value": "256", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_READ_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "NUM_WRITE_THREADS": [ { "value": "1", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "RUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "WUSER_BITS_PER_BYTE": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "ARADDR": [ { "physical_name": "s_axi4_araddr" } ],
            "ARBURST": [ { "physical_name": "s_axi4_arburst" } ],
            "ARCACHE": [ { "physical_name": "s_axi4_arcache" } ],
            "ARID": [ { "physical_name": "s_axi4_arid" } ],
            "ARLEN": [ { "physical_name": "s_axi4_arlen" } ],
            "ARLOCK": [ { "physical_name": "s_axi4_arlock" } ],
            "ARPROT": [ { "physical_name": "s_axi4_arprot" } ],
            "ARREADY": [ { "physical_name": "s_axi4_arready" } ],
            "ARSIZE": [ { "physical_name": "s_axi4_arsize" } ],
            "ARVALID": [ { "physical_name": "s_axi4_arvalid" } ],
            "AWADDR": [ { "physical_name": "s_axi4_awaddr" } ],
            "AWBURST": [ { "physical_name": "s_axi4_awburst" } ],
            "AWCACHE": [ { "physical_name": "s_axi4_awcache" } ],
            "AWID": [ { "physical_name": "s_axi4_awid" } ],
            "AWLEN": [ { "physical_name": "s_axi4_awlen" } ],
            "AWLOCK": [ { "physical_name": "s_axi4_awlock" } ],
            "AWPROT": [ { "physical_name": "s_axi4_awprot" } ],
            "AWREADY": [ { "physical_name": "s_axi4_awready" } ],
            "AWSIZE": [ { "physical_name": "s_axi4_awsize" } ],
            "AWVALID": [ { "physical_name": "s_axi4_awvalid" } ],
            "BID": [ { "physical_name": "s_axi4_bid" } ],
            "BREADY": [ { "physical_name": "s_axi4_bready" } ],
            "BRESP": [ { "physical_name": "s_axi4_bresp" } ],
            "BVALID": [ { "physical_name": "s_axi4_bvalid" } ],
            "RDATA": [ { "physical_name": "s_axi4_rdata" } ],
            "RID": [ { "physical_name": "s_axi4_rid" } ],
            "RLAST": [ { "physical_name": "s_axi4_rlast" } ],
            "RREADY": [ { "physical_name": "s_axi4_rready" } ],
            "RRESP": [ { "physical_name": "s_axi4_rresp" } ],
            "RVALID": [ { "physical_name": "s_axi4_rvalid" } ],
            "WDATA": [ { "physical_name": "s_axi4_wdata" } ],
            "WLAST": [ { "physical_name": "s_axi4_wlast" } ],
            "WREADY": [ { "physical_name": "s_axi4_wready" } ],
            "WSTRB": [ { "physical_name": "s_axi4_wstrb" } ],
            "WVALID": [ { "physical_name": "s_axi4_wvalid" } ]
          }
        },
        "full_reset": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_src": "constant", "usage": "all" } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "s_axi4_aresetn" } ]
          }
        },
        "full_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "AXI_FULL", "value_src": "constant", "usage": "all" } ],
            "ASSOCIATED_RESET": [ { "value": "s_axi4_aresetn", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "s_axi4_aclk" } ]
          }
        },
        "spi_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "SPI_0", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ext_spi_clk" } ]
          }
        }
      },
      "memory_maps": {
        "aximm": {
          "display_name": "AXI Register Map",
          "description": "Memory Map for aximm",
          "address_blocks": {
            "MEM0": {
              "base_address": "0",
              "range": "4096",
              "display_name": "MEM0",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_S_AXI4_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_S_AXI4_HIGHADDR" } ]
              },
              "registers": {
                "SPI_DTR": {
                  "address_offset": "0x68",
                  "size": 32,
                  "display_name": "SPI Data Transmit Register",
                  "description": "SPI Data Transmit Register",
                  "is_volatile": true,
                  "access": "write-only",
                  "reset_value": "0x0",
                  "fields": {
                    "TX_Data": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "TX_Data",
                      "description": "SPI Transmit Data.\n",
                      "is_volatile": true,
                      "access": "write-only"
                    }
                  }
                },
                "SPI_DRR": {
                  "address_offset": "0x6C",
                  "size": 32,
                  "display_name": "SPI Data Receive Register",
                  "description": "SPI Data Receive Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x0",
                  "fields": {
                    "RX_Data": {
                      "bit_offset": 0,
                      "bit_width": 8,
                      "display_name": "Receive Data",
                      "description": "SPI Receive Data\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        },
        "AXI_LITE": {
          "display_name": "AXI Register Map",
          "description": "Memory Map for AXI_LITE",
          "address_blocks": {
            "Reg": {
              "base_address": "0",
              "range": "4096",
              "display_name": "Reg",
              "description": "Register Block",
              "usage": "register",
              "access": "read-write",
              "parameters": {
                "OFFSET_BASE_PARAM": [ { "value": "C_BASEADDR" } ],
                "OFFSET_HIGH_PARAM": [ { "value": "C_HIGHADDR" } ]
              },
              "registers": {
                "XIP_Config_Reg": {
                  "address_offset": "0x60",
                  "size": 32,
                  "display_name": "XIP Configuration Register",
                  "description": "XIP Configuration Register",
                  "is_volatile": true,
                  "access": "read-write",
                  "reset_value": "0x0",
                  "fields": {
                    "CPHA": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "CPHA",
                      "description": "CPHA\n",
                      "is_volatile": true,
                      "access": "read-write"
                    },
                    "CPOL": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "CPOL",
                      "description": "CPOL\n",
                      "is_volatile": true,
                      "access": "read-write"
                    }
                  }
                },
                "XIP_Status_Reg": {
                  "address_offset": "0x64",
                  "size": 32,
                  "display_name": "XIP Status Register",
                  "description": "XIP Status Register",
                  "is_volatile": true,
                  "access": "read-only",
                  "reset_value": "0x1",
                  "fields": {
                    "RX_Empty": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "Receiver Empty",
                      "description": "Receiver Empty.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "RX_Full": {
                      "bit_offset": 1,
                      "bit_width": 1,
                      "display_name": "Receiver Full",
                      "description": "Receiver Full.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "Master_MODF": {
                      "bit_offset": 2,
                      "bit_width": 1,
                      "display_name": "Master Mode Fault",
                      "description": "Master mode fault. This bit is set to 1 if the spisel line is deasserted.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "CPOL_CPHA_Error": {
                      "bit_offset": 3,
                      "bit_width": 1,
                      "display_name": "CPOL CPHA Error",
                      "description": "CPOL_CPHA Error.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    },
                    "AXI_Transaction_Error": {
                      "bit_offset": 0,
                      "bit_width": 1,
                      "display_name": "AXI Transaction Error",
                      "description": "AXI Transaction Error.\n",
                      "is_volatile": true,
                      "access": "read-only"
                    }
                  }
                }
              }
            }
          }
        }
      }
    }
  }
}