/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [27:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [25:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [4:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [28:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  reg [19:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_1z[2] ? celloutsig_0_1z[1] : celloutsig_0_6z;
  assign celloutsig_1_5z = !(in_data[188] ? in_data[159] : celloutsig_1_2z[0]);
  assign celloutsig_0_17z = !(celloutsig_0_4z[6] ? celloutsig_0_13z : in_data[49]);
  assign celloutsig_0_20z = { celloutsig_0_0z[2], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_14z } / { 1'h1, celloutsig_0_7z[12:5], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_0z[3:1], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_19z } / { 1'h1, celloutsig_0_7z[11:2], celloutsig_0_32z, celloutsig_0_18z };
  assign celloutsig_1_8z = celloutsig_1_4z[7:1] / { 1'h1, in_data[176:172], celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_15z[2], celloutsig_1_6z, celloutsig_1_18z } / { 1'h1, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_7z = in_data[89:75] / { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z } == { celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_38z = { celloutsig_0_33z[7:4], celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_17z } <= { celloutsig_0_3z[3:1], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_1z[16:13] <= in_data[134:131];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_6z } <= { celloutsig_0_4z[3:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_16z = { celloutsig_0_15z[14:12], celloutsig_0_8z } <= { celloutsig_0_3z[3], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_23z = { celloutsig_0_4z[9:4], celloutsig_0_10z } <= celloutsig_0_15z[21:15];
  assign celloutsig_0_37z = ! celloutsig_0_20z[7:4];
  assign celloutsig_1_0z = ! in_data[173:168];
  assign celloutsig_0_13z = ! celloutsig_0_4z[9:5];
  assign celloutsig_1_18z = { celloutsig_1_12z[21:12], celloutsig_1_6z } < { celloutsig_1_15z[2:1], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_0z[3], celloutsig_0_3z } < celloutsig_0_5z[5:0];
  assign celloutsig_0_18z = { celloutsig_0_7z[11:0], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_14z } < { celloutsig_0_5z[5:1], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_12z = celloutsig_1_9z ? { celloutsig_1_1z[18:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_11z } : { in_data[190:163], celloutsig_1_3z };
  assign celloutsig_0_5z = celloutsig_0_2z ? { in_data[78:77], celloutsig_0_3z } : in_data[35:29];
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[43:40] : { celloutsig_0_0z[3], 1'h0, celloutsig_0_0z[1:0] };
  assign celloutsig_0_0z = ~ in_data[43:40];
  assign celloutsig_1_2z = ~ in_data[189:184];
  assign celloutsig_1_15z = ~ { celloutsig_1_1z[7:6], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_7z = | { in_data[139:122], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_10z = | { celloutsig_0_0z[2:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_25z = | { in_data[26:21], celloutsig_0_6z, celloutsig_0_23z };
  assign celloutsig_0_19z = celloutsig_0_10z & in_data[35];
  assign celloutsig_0_2z = celloutsig_0_0z[1] & in_data[55];
  assign celloutsig_0_32z = | { celloutsig_0_15z[15], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_14z = in_data[93:90] >> { celloutsig_0_4z[7:6], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[47], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[43:38], celloutsig_0_1z };
  assign celloutsig_0_15z = { in_data[93:85], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_10z } >> { in_data[70:69], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_20z[8:7], celloutsig_0_9z, celloutsig_0_18z } >> celloutsig_0_7z[13:10];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_0z } ~^ { celloutsig_0_3z[4:1], celloutsig_0_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 20'h00000;
    else if (clkin_data[32]) celloutsig_1_1z = in_data[163:144];
  always_latch
    if (!clkin_data[96]) celloutsig_1_4z = 16'h0000;
    else if (!clkin_data[32]) celloutsig_1_4z = { celloutsig_1_1z[17:3], celloutsig_1_3z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_6z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_6z = celloutsig_1_4z[11:5];
  assign celloutsig_1_9z = ~((celloutsig_1_2z[5] & in_data[139]) | (celloutsig_1_1z[15] & celloutsig_1_1z[13]));
  assign celloutsig_1_11z = ~((celloutsig_1_9z & celloutsig_1_8z[0]) | (celloutsig_1_8z[4] & celloutsig_1_1z[14]));
  assign { out_data[128], out_data[104:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
