-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\book_example_v2\Random_Number_Gen_src_rising_edge.vhd
-- Created: 2023-01-13 11:55:50
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Random_Number_Gen_src_rising_edge
-- Source Path: book_example_v2/Random Number Generator/rising_edge
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Random_Number_Gen_src_rising_edge IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        in_rsvd                           :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        pulse                             :   OUT   std_logic
        );
END Random_Number_Gen_src_rising_edge;


ARCHITECTURE rtl OF Random_Number_Gen_src_rising_edge IS

  -- Signals
  SIGNAL in_unsigned                      : unsigned(31 DOWNTO 0);  -- uint32
  SIGNAL Data_Type_Conversion1_out1       : std_logic;
  SIGNAL Delay15_out1                     : std_logic;
  SIGNAL Logical_Operator2_out1           : std_logic;
  SIGNAL Logical_Operator3_out1           : std_logic;

BEGIN
  in_unsigned <= unsigned(in_rsvd);

  
  Data_Type_Conversion1_out1 <= '1' WHEN in_unsigned /= to_unsigned(0, 32) ELSE
      '0';

  Delay15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay15_out1 <= '1';
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        Delay15_out1 <= Data_Type_Conversion1_out1;
      END IF;
    END IF;
  END PROCESS Delay15_process;


  Logical_Operator2_out1 <=  NOT Delay15_out1;

  Logical_Operator3_out1 <= Data_Type_Conversion1_out1 AND Logical_Operator2_out1;

  pulse <= Logical_Operator3_out1;

END rtl;

