INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sources_1/new/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sources_1/new/SystemA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemA'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sources_1/new/SystemB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SystemB'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sources_1/new/TopModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TopModule'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sources_1/new/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Progetti_VHDL/Esercizio_6/Esercizio_6.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
