
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _38274_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.18    0.66   15.66 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14                           net1 (net)
                  0.18    0.03   15.69 v wire1624/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.16    0.27   15.96 v wire1624/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     3    0.17                           net1624 (net)
                  0.20    0.05   16.01 v _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.34   16.35 ^ _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.47    0.00   16.35 ^ _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.81    1.20   17.55 v _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  1.82    0.07   17.62 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.17    0.60   18.22 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.17    0.00   18.22 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   18.49 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   18.49 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.39   18.88 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.12                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.29    0.01   18.89 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.34   19.23 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   19.24 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.35   19.58 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.21    0.00   19.58 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.30   19.88 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.13    0.00   19.89 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   20.13 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.01                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   20.13 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.33   20.46 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.21    0.00   20.46 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.36   20.83 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.21    0.00   20.83 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.16    0.32   21.15 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.16    0.00   21.15 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   21.46 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.46 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.90    0.80   22.26 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    13    0.41                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  0.90    0.01   22.27 v clkbuf_leaf_1172_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.10    0.42   22.69 v clkbuf_leaf_1172_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1172_clock_ctrl.core_clk (net)
                  0.10    0.00   22.69 v _38274_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.27    0.82   23.50 v _38274_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.27    0.00   23.51 v _21957_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.07    0.71   24.22 ^ _21957_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.07    0.01   24.23 ^ _21958_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.43    0.33   24.56 v _21958_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.11                           mgmt_buffers.user_reset (net)
                  0.43    0.00   24.56 v wire1255/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.47    1.17   25.73 v wire1255/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     8    0.36                           net1255 (net)
                  1.49    0.11   25.84 v wire1254/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.54    1.43   27.27 v wire1254/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.20                           net1254 (net)
                  1.54    0.03   27.30 v soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 27.30   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.16    0.25   30.25 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.14                           net1 (net)
                  0.17    0.03   30.28 ^ wire1624/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.24    0.25   30.52 ^ wire1624/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     3    0.17                           net1624 (net)
                  0.27    0.05   30.57 ^ _21663_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.20   30.78 v _21663_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.27    0.00   30.78 v _21675_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  2.18    1.27   32.05 ^ _21675_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.25                           clock_ctrl.core_clk (net)
                  2.18    0.06   32.11 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.18    0.45   32.56 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.07                           clknet_0_clock_ctrl.core_clk (net)
                  0.18    0.00   32.56 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   32.81 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00   32.81 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.33    0.37   33.18 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.15                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.33    0.02   33.20 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   33.49 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   33.50 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.30   33.80 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.20    0.00   33.80 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   34.06 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   34.06 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.23   34.29 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   34.29 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.29   34.57 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.20    0.00   34.58 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.31   34.89 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.20    0.00   34.89 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   35.17 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.17 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.26   35.42 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   35.42 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.94    0.71   36.13 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     8    0.46                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.94    0.02   36.16 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.06   clock uncertainty
                          0.24   36.30   clock reconvergence pessimism
                         -0.62   35.67   library setup time
                                 35.67   data required time
-----------------------------------------------------------------------------
                                 35.67   data required time
                                -27.30   data arrival time
-----------------------------------------------------------------------------
                                  8.37   slack (MET)


Startpoint: _38911_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38891_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.39    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     4    0.14                           gpio_control_bidir_1[0].serial_clock (net)
                  0.39    0.00   30.00 v fanout1358/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.56    0.61   30.61 v fanout1358/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.23                           net1358 (net)
                  0.57    0.04   30.65 v wire1360/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.15    1.04   31.68 v wire1360/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1360 (net)
                  1.15    0.03   31.71 v wire1359/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.54    0.77   32.48 v wire1359/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.22                           net1359 (net)
                  0.55    0.04   32.53 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.45   32.97 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.23    0.01   32.98 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.37   33.35 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.25    0.01   33.35 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40   33.75 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01   33.76 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.38   34.13 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.25    0.01   34.14 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.49   34.62 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.43    0.03   34.65 v gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.43   35.08 v gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.26    0.01   35.09 v gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.37   35.46 v gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[11].serial_clock (net)
                  0.24    0.01   35.46 v gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.37   35.84 v gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.25    0.01   35.84 v gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.39   36.24 v gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.24    0.01   36.24 v gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.36   36.60 v gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.23    0.01   36.61 v gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.23    0.35   36.96 v gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.23    0.01   36.97 v gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.37   37.34 v gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.26    0.01   37.35 v _38911_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                  2.69    2.53   39.88 ^ _38911_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
    37    0.16                           gpio_control_in_2[5].serial_data_in (net)
                  2.69    0.03   39.91 ^ _38891_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 39.91   data arrival time

                         60.00   60.00   clock hk_serial_clk (rise edge)
                          0.00   60.00   clock source latency
                  0.62    0.00   60.00 ^ housekeeping/serial_clock (housekeeping)
     4    0.14                           gpio_control_bidir_1[0].serial_clock (net)
                  0.62    0.00   60.00 ^ fanout1358/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.93    0.67   60.67 ^ fanout1358/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.23                           net1358 (net)
                  0.94    0.04   60.71 ^ wire1360/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.20    0.96   61.67 ^ wire1360/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.15                           net1360 (net)
                  1.20    0.03   61.69 ^ wire1359/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.89    0.65   62.34 ^ wire1359/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.22                           net1359 (net)
                  0.90    0.04   62.38 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.37   62.75 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_bidir_2[1].serial_clock (net)
                  0.36    0.01   62.75 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.40    0.36   63.12 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[0].serial_clock (net)
                  0.40    0.01   63.13 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   63.49 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.23    0.01   63.50 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.36   63.85 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.41    0.01   63.86 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    0.53   64.39 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.03   64.42 ^ gpio_control_in_2[13].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.39   64.81 ^ gpio_control_in_2[13].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[12].serial_clock (net)
                  0.41    0.01   64.82 ^ gpio_control_in_2[12].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.35   65.17 ^ gpio_control_in_2[12].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[11].serial_clock (net)
                  0.37    0.01   65.18 ^ gpio_control_in_2[11].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37   65.55 ^ gpio_control_in_2[11].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[10].serial_clock (net)
                  0.41    0.01   65.55 ^ gpio_control_in_2[10].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.23    0.36   65.92 ^ gpio_control_in_2[10].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.09                           gpio_control_in_2[10].serial_clock_out (net)
                  0.23    0.01   65.92 ^ gpio_control_in_2[9].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.37    0.33   66.26 ^ gpio_control_in_2[9].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[8].serial_clock (net)
                  0.37    0.01   66.26 ^ gpio_control_in_2[8].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.36    0.35   66.61 ^ gpio_control_in_2[8].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.08                           gpio_control_in_2[7].serial_clock (net)
                  0.36    0.01   66.61 ^ gpio_control_in_2[7].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.41    0.37   66.98 ^ gpio_control_in_2[7].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[6].serial_clock (net)
                  0.41    0.01   66.99 ^ gpio_control_in_2[6].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.79    0.57   67.56 ^ gpio_control_in_2[6].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.19                           gpio_control_in_2[5].serial_clock (net)
                  0.80    0.04   67.60 ^ _38891_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.10   67.50   clock uncertainty
                          0.53   68.03   clock reconvergence pessimism
                         -0.41   67.62   library setup time
                                 67.62   data required time
-----------------------------------------------------------------------------
                                 67.62   data required time
                                -39.91   data arrival time
-----------------------------------------------------------------------------
                                 27.71   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
