// Seed: 214062117
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output logic id_2,
    output wire  id_3,
    input  tri1  id_4
);
  reg id_6, id_7;
  supply1 id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  wire id_9;
  always @(posedge "" or 1) begin : LABEL_0
    id_2 <= id_7;
  end
  wire id_10;
  specify
    (negedge id_11 => (id_12 +: 1)) = (1'b0 : id_1 == id_8  : 1, 1);
    (id_13 + => id_14) = (1  : 1  : 1, 1);
    (id_15 => id_16) = 1;
  endspecify
endmodule
