Lecture 13
6.111 Flat Panel Display Devices

Outline

• Overview Flat Panel Display Devices
– How do Displays Work?
–
Emissive Displays
Light Valve Displays
–
• Display Drivers
– Addressing Schemes
– Display Timing Generator
– Gray Scale / Color Schemes

Courtesy of Akintunde Ibitayo Akinwande. Used with permission.

For more info take graduate course, 6.987 on flat panel displays

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

1

Applications of Flat-Panel Displays
SMALL FORMAT

Medical Defibrillator

MP3 Player

Personal Digital 
Assistant

Car Navigation & 
Entertainment

LARGE FORMAT

Desktop Monitor (color)

Large Screen Television (color) 

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

2

Some Display Terminologies

Term 
Pixel 

Pixel Matrix 

Aspect Ratio 
Resolution 
(ppi) 
Frame Rate 
(Hz) 
Viewing Angle 
(°) 
Diagonal Size 

Contrast Ratio 
 

Definition 
Picture element⎯The smallest unit that can be addressed to give 
color and intensity 
Number of Rows by the Number of Columns of pixels that make 
up the deisplay 
Ratio of display width to display height; for example 4:3, 16:9 

Number of pixels per unit length (ppi=pixels per inch) 

Number of Frames displayed per second  

Angular range over which images from the display could be 
viewed without distortion 
Length of display diagonal 
Ratio of the highest luminance (brightest) to the lowest luminance 
(darkest) 

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

3

Information Capacity of Displays
(Pixel Count)

RESOLUTION

PIXEL

RATIO

Video Graphic Array
(VGA)
Super Video Graphic Array
(SVGA)
eXtended Graphic Array
(XGA)
Super eXtended Graphic Array
(SXGA)
Super eXtended Graphic Array plus
(SXGA+)
Ultra eXtended Graphic Array
(UXGA)
Quad eXtended Graphics Array
(QXGA)
Quad Super eXtended Graphics Array
(QSXGA)

640 x 480 x RGB

800 x 600 x RGB

1,024 x 768 x RGB

1,280 x 1,024 x RGB

1,400 x 1,080 x RGB

1,600 x 1,200 x RGB

2048 x 1536 x RGB

2560 x 2048 x RGB

4:3

4:3

4:3

5:4

4:3

4:3

4:3

4:3

Figure by MIT OpenCourseWare. Adapted from Display Devices, no. 21 (Spring 2000): 41.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

4

How Do Displays Work?

Photon 
Output
Signal

Time Sequential
Electronic Input 
Signal

Addressing Function

Display Element
Display Element Array

Figure by MIT OpenCourseWare. Adapted from Jacques Pankove.

Pankove

• Electronic display converts “Time Sequential Electrical Signals” into 
spatially and temporally configured light signal (images).
– Electrical signals are appropriately routed to the various display elements 
(similar to memory addressing)
– Display element (pixel) converts the routed electrical signal at its input into 
light of certain wavelength and intensity (inverse of image capture)

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

5

Human Eye— Spectral Response

1.20

1.00

0.80

0.60

0.40

0.20

y
t
i
v
i
t
s
i
s
n
e
S
 
e
v
i
t
a
l
e
R

0.00
400

450

600
550
500
Wavelength (nm)

650

700

Figure by MIT OpenCourseWare.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

6

Emissive Displays
• Displays that generate photons when an electrical signal is applied between the 
terminals
• Energy causes excitation followed by excitation relaxation
– Hole + Electron recombination 
– Exciton formation and annihilation
– Relaxation of excited radicals in a plasma
• The different types of Luminescence differ mostly in the way the holes and 
electrons are generated
– holes and electrons are generated by UV in a phosphor which then recombine and 
generate red, green or blue light —Photoluminescence or Phosphorescence
– holes and electrons injected by pn junction or generated by impact ionization or 
excitation which then recombine and generate red, green or blue light —
Electroluminescence
holes and electrons generated by electron beam which then recombine and generate 
red, green or blue light — Cathodoluminescence
• Examples of Emissive Flat Panel Displays
– Electroluminescence (Light Emitting Diode, Organic-Light Emitting Devices & In-
organic ELectroluminescent Displays)
– Cathodoluminescence (Cathode Ray Tube, Vacuum Florescent Display, Field 
Emission Display)
– Photoluminescence (PLasma Displays)

–

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

7

Light Valve Displays
• Displays that “spatially and temporally” modulate ambient lighting or broad 
source of light and redirect to the eye.
• Display element spatially changes the intensity of plane wave of light using 
– Refraction
– Reflection
– Polarization change
• These displays are part of a broader class of devices called Spatial Light 
Modulators which in general operate though local
– Amplitude change
– Polarization change
– Phase change
– Intensity change
• Examples of Light Valve Displays
– Liquid Crystal Displays (active & passive matrix)
– Deformable Mirror Displays
– Membrane Mirror Displays
– Electrophoretic Displays (E-Ink)

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

8

Cathode Ray Tube

CRT Display

Cathode

Phosphor Screen

Anode

Figure by MIT OpenCourseWare.

Electrons beam “boiled off a 
metal” by heat (thermionic
emission) is sequentially 
scanned across a phosphor 
screen by magnetic deflection. 
The electrons are accelerated to 
the screen acquiring energy 
and generate light on reaching 
the screen 
(cathodoluminescence) 

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

9

Plasma Displays

Thin
Dielectric
Layer

Cr -Cu-Cr
Sustain
Electrodes

MgO
Protection
Layer

Front Plate (Soda-Lime Glass)

Discharge

UV Light

Visible
Light

Back Plate
(Soda-Lime Glass)
Phosphor (B)

Barrier Rib

Phosphor (R)

Phosphor (G)
Address Electrode

Figure by MIT OpenCourseWare. Adapted from Weber, Larry F. "The Promise of Plasma Displays
for HDTV." SID Symposium Digest 31 (2000): 402.
• Electrons are accelerated by voltage and collide with gasses resulting in 
ionization and energy transfer
• Excited ions or radicals relax  to give UV photons
• UV photons cause hole-electron generation in phosphor and visible light 
emission
6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

10

Organic Light Emitting Diode

A Typical OLED Multilayer Device Structure

Cathode

Electron-transport layer

Emissive layer

Hole-transport layer

Hole-injection layer

Anode

Glass

Image removed due to 
copyright restrictions.

V

(Photo of 17-inch Active Matrix OLED)

Figure by MIT OpenCourseWare. Adapted from Rajeswaran, G., et al. "Active Matrix Low Temperature Poly-Si TFT / OLED
Full Color Displays: Development Status." SID Symposium Digest 31 (2000): 974.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

11

Digital Mirror Device

Vb (Bias)

Torsion Mirror

-fL

Yoke

+fL

Landing 
Electrode

fa(-)

fa(+)

Address 
Electrode

(Address Voltage)

Figure by MIT OpenCourseWare.

Applied voltage deflects 
Mirror and hence direct light

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

12

Liquid Crystal Displays
Liquid Crystals rotate the plane of polarization of light when a voltage is 
applied across the cell

a

a

Light

b

a

Alignment

Polarizing
filters

Absorbing axis

s
i
x
a
 
g
n
i
z
i
r
a
l
o
P

L i g h t  p r o p a g ati o n

Polarized light

Natural white
light

Figures by MIT OpenCourseWare. Adapted from Silicon Graphics.
6.111 Digital System Laboratory---Spring  2006
Lecture 13 - Flat Panel Displays

13

TFT AMLCD

Fluorescent Lamp
(Backlight)

Diffuser

Rear Polarizer

Rear Glass w/TFT Array and
Row/Column Drivers

Liquid Crystal Layer

Front Glass w/Common
ITO Electrode and Color Filters

G R B G R B
G R B G R B
G R B G R B
G R B
G R B
G R B
G R B
G R B

Front Polarizer

K. Sarma

Courtesy of Kalluri R. Sarma. Used with permission.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

14

Standard Display Addressing Modes
• Sequential Addressing (pixel at a time)
– CRT, Laser Projection Display
• Matrix Addressing (line at a time)
– Row scanning, PM LCD, AMLCD, FED, PDPs, OLEDs
• Direct Addressing
– 7-segment LCD
• Random Addressing
– Stroke-mode CRT

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

15

Grid 2

Heater

Grid 3

Grid 1

Anode Grid 4

Glass Envelope

Sequential Addressing (Raster Scan)
• Time is multiplexed
– Signal exists in a time cell
• A pixel is displayed at a time
– Single data line
• Rigid time sequence and relative spatial
location of signal
– Raster scan
• Data rate scales with number of pixels
• Duty cycle scales with number of pixels
• Horizontal sync coordinates lines
• Vertical sync coordinates frames
• Blanking signals (vertical & horizontal) 
so that retraces are invisible

Anode Conductor

Deflection Coils

Hard Vacuum

Deflection

Phosphor

Cathode

a m

n   B e

o

r

t

c

e

E l

Light
Output

 

Gun

Scan lines

Retrace lines

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

16

Figures by MIT OpenCourseWare. Adapted from Lawrence Tannas,
SID 2000 Applications Seminar.

Composite Frames
• The ‘frame’ is a single picture (snapshot).
– It is made up of many lines.
– Each frame has a synchronizing pulse (vertical sync).
– Each line has a synchronizing pulse (horizontal sync).
– Brightness is represented by a positive voltage.
– Horizontal and Vertical intervals both have blanking so that retraces are not seen 
(invisible).

Composite Frame

Analog Video
           Signal

Vertical Sync and
Retrace Blanking

1/60 sec
Horiz. Sync Pulses

Horizontal Line

Blanking

Sync

Active video:
u  
51.8    sec

63.6    sec
u

Courtesy of Don Troxel. Used with permission.
6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

17

Display Timing Generator Parameters

HTOT = Horizontal Total
HBS = Horizontal Blanking Start
HSS = Horizontal Sync Start
HSE = Horizontal Sync End

6.111 Digital System Laboratory---Spring  2006

VTOT = Vertical Total
VBS = Vertical Blanking Start
VSS = Vertical Sync Start
VSE = Vertical Sync End
Lecture 13 - Flat Panel Displays

18

Direct vs. Matrix Addressing

Multiplex Driving

Direct Driving

Matrix Display 
(Dot-Matrix)

Segment Display
(7-Segment)

Figure by MIT OpenCourseWare. Adapted from Kim, Sung-Chul, Won Sang Park, Duk Woon Choi, Jin Woo Kang, Gi-Dong Lee,
Tae-Hoon Yoon, and Jae Chang Kim. "Optical Configuration for a Transflective Display Mode Using an Antiferroelectric
Liquid Crystal Cell." SID Symposium Digest 32 (2001): 826.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

19

Matrix Addressing

•

• Time multiplexed
• Row at a time scanning
– A column displayed during the time 
assigned to a row
For a N rows by M columns display
– M + N electrodes are required
• Row scanning rate scales with 
number of rows
• Data rate scales with number of 
pixels
• Duty cycle scales with number of 
rows

Vx1

Vy1

X1

Rows Leads
X2

X3

y1

Columns Leads
y2

y3

y4

Pixel Lumped Circuit

Figure by MIT OpenCourseWare. Adapted from Lawrence Tannas, SID 
2000 Applications Seminar.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

20

Active Matrix Addressing

Upper Column Driver

D1

D3

r
e
v
i
r
D
 
w
o
R

G1

G2

G3

G4

D2

D4

Lower Column Driver

•Introduce non linear device that 
improves the selection.

•Storage of data values on capacitor 
so that pixel duty cycle is 100%

•Improve brightness of display by a 
factor of N (# of rows) over passive 
matrix drive

•Display element could be LC, EL, 
OLED, FED etc

Figure by MIT OpenCourseWare. Adapted from Yeh, Pochi, and Claire Gu. Optics of 
Liquid Crystal Displays. Wiley Series in Pure and Applied Optics. New York,
NY: John Wiley & Sons, 1999. ISBN: 9780471182016.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

21

Grey Shades Generation Techniques

Spatial Modulation

Frame Modulation

Amplitude Modulation

Individually 
selectable
Areas per pixel area 
per dwell time

Reduced intensity 
by skipping frames 
per pixel area

Analog intensity at 
full dwell time per 
pixel

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

22

Grey Scale Generation
(Spatial Modulation / Frame Rate Control)

g
n
i
r
e
h
t
i
D

)
C
R
F
(
 
l
o
r
t
n
o
C
 
e
t
a
R
 
e
m
a
r
F

5

6

6

5 3/4

5 2/4

5 1/4

5

1st 

2nd

3rd

+
+

+
+
+

+
+

+
+
+

4th frame
=
=
=
=
=

+
+

+
+
+

(2x2)
Unit Pixel

Reduced
Resolution

Average
5

5 1/4

5 2/4

5 3/4

6

Figure by MIT OpenCourseWare. Adapted from Kim, Sung-Chul, Won Sang Park, Duk Woon Choi, Jin Woo Kang, Gi-Dong Lee,
Tae-Hoon Yoon, and Jae Chang Kim. "Optical Configuration for a Transflective Display Mode Using an Antiferroelectric
Liquid Crystal Cell." SID Symposium Digest 32 (2001): 826.
6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

23

Grey Scale Generation
(Amplitude Modulation)

(111)

(101)

(011)

(000)

Transmittance

T1
T2 T3
T5
T4
T7
T6
T8
V1 V2 V3 V4 V5 V6 V7 V8
0
0
0
0
1
1
1
1

1

1

1

0

0

1

0

0

1

1

1

0

0

1

0

0

White

D2

D1

D0

8 Gray-scale

Black

L/C Voltage

Digital Data
(3-bit)

T1
T2

T7
T8

V1 V2

...

V7 V8

L/C Voltage (V)

23 = 8 gray scales

Figure by MIT OpenCourseWare. Adapted from Kim, Sung-Chul, Won Sang Park, Duk Woon Choi, Jin Woo Kang, Gi-Dong Lee,
Tae-Hoon Yoon, and Jae Chang Kim. "Optical Configuration for a Transflective Display Mode Using an Antiferroelectric
Liquid Crystal Cell." SID Symposium Digest 32 (2001): 826.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

24

Color Generation Techniques

Spatial Color

Sequential Color
One broadband emitter per 
pixel area addressed three 
times per dwell time at three 
times the intensity.

Coincident Color

Emitter

Filter

Electronic filter 
changed three times 
per dwell time.

Three selectable 
color areas per pixel 
area per dwell time 
at three times 
intensity

•Dwell time is allotted for each pixel operation
•Pixel area is total area allotted for spatial infomation

Three selectable 
transparent color 
areas per pixel area 
per dwell time at one 
times intensity

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

25

Vgh
Vgl

FRAME
(60 Hz)

Vgh
Vcom
Vgl

Vclk
(61 KHz)

(
1
5
.
7
 
M
H
z
)

Datain1
Datain2
Datain3
Datain4
Pclk

Driver Circuits

Redundant Column Drivers (1024)

1
0
2
4
 
S
t
a
g
e
 
1
-
B
i
t
 
S
h
i
f
t
 
R
e
g
i
s
t
e
r

L
e
v
e
l
 
S
h
i
f
t
e
r
s
 
(
1
0
2
4
)

B
i
-
L
e
v
e
l
 
O
u
t
p
u
t
 
B
u
f
f
e
r
s
 
(
1
0
2
4
)

n

Cs CLC

n+1

Vcom

1024 x 1024
Bi-Level
Pixel Elements

R
e
d
u
n
d
a
n
t
 
R
o
w
 
D
r
i
v
e
r
s
 
(
1
0
2
4
)

m

m
+
1

Tri-Level Output Buffers (1024)

Level Shifters (1024 x 2)

1-Bit Latches (1024)

Shift Regs
(256)

Shift Regs
(256)

Shift Regs
(256)

Shift Regs
(256)

Figure by MIT OpenCourseWare.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

26

Row Driver Circuits

• Shift Registers
– N stage shift registers
– Static vs Dynamic
• Level shifters
– Match outside signal to signal 
on display
• Output buffers
– Typically bi-level

N-stage shift register

Level Shifters

Buffers

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

27

Column Driver Circuits
• Shift Registers
– N stage shift registers
– Static vs Dynamic
• Level shifters
– Match outside signal to signal 
on display
• Output buffers
– Typically bi-level

N-stage shift register

Sample and Holds or
Comparators

Analog or Digital Buffers

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

28

Analog Data Driver
S1
S2
S3

Point at a time

Shift CL

Video
Signal

S/R

S/R

S/R

Shift 
Registers

D1

D2

D3

S1

S/R

S2

S/R

S3

S/R

Shift 
Registers

Line at a time

Shift CL

Video
Signal

C
Analog
Buffer

C

C

D1

D2

D3

Figure by MIT OpenCourseWare. Adapted from S. Morizumi, SID '00 Seminar notes.

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

29

Digital Data Drivers

S1

S/R

S2

S/R

S3

S/R

DAC

DAC

DAC

Shift
Registers

DACs

6-8 Bits
Data

D-to-A
Converter

Analog
Buffer

D1

D2

D3

Figure by MIT OpenCourseWare. Adapted from Shinji Morozumi, SID 2000 Seminar Notes. 

6.111 Digital System Laboratory---Spring  2006

Lecture 13 - Flat Panel Displays

30

