

================================================================
== Vitis HLS Report for 'conv2_Pipeline_F2_1'
================================================================
* Date:           Sun Jan 26 20:48:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.548 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1202|     1202|  12.020 us|  12.020 us|  1201|  1201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F2_1    |     1200|     1200|         2|          1|          1|  1200|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem307 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul305 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h_3 = alloca i32 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 7 'alloca' 'h_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv2, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_ln167_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln167"   --->   Operation 9 'read' 'mul_ln167_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln167 = store i11 0, i11 %h_3" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 10 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul305"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem307"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc262"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem307_load = load i11 %phi_urem307" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 14 'load' 'phi_urem307_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = load i11 %h_3" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 15 'load' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%icmp_ln167 = icmp_eq  i11 %h, i11 1200" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 16 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln167 = add i11 %h, i11 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 17 'add' 'add_ln167' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %for.inc262.split, void %for.inc272.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 18 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i11 %h" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 19 'zext' 'zext_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i11 %phi_urem307_load" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 20 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%add_ln169 = add i19 %zext_ln167, i19 %mul_ln167_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 21 'add' 'add_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i19 %add_ln169" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 22 'zext' 'zext_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_conv2_addr = getelementptr i32 %filter_conv2, i64 0, i64 %zext_ln169" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 23 'getelementptr' 'filter_conv2_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%filter_conv2_load = load i19 %filter_conv2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 24 'load' 'filter_conv2_load' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 307200> <RAM>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%switch_ln169 = switch i5 %trunc_ln167, void %arrayidx261.case.24, i5 0, void %arrayidx261.case.0, i5 1, void %arrayidx261.case.1, i5 2, void %arrayidx261.case.2, i5 3, void %arrayidx261.case.3, i5 4, void %arrayidx261.case.4, i5 5, void %arrayidx261.case.5, i5 6, void %arrayidx261.case.6, i5 7, void %arrayidx261.case.7, i5 8, void %arrayidx261.case.8, i5 9, void %arrayidx261.case.9, i5 10, void %arrayidx261.case.10, i5 11, void %arrayidx261.case.11, i5 12, void %arrayidx261.case.12, i5 13, void %arrayidx261.case.13, i5 14, void %arrayidx261.case.14, i5 15, void %arrayidx261.case.15, i5 16, void %arrayidx261.case.16, i5 17, void %arrayidx261.case.17, i5 18, void %arrayidx261.case.18, i5 19, void %arrayidx261.case.19, i5 20, void %arrayidx261.case.20, i5 21, void %arrayidx261.case.21, i5 22, void %arrayidx261.case.22, i5 23, void %arrayidx261.case.23" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 25 'switch' 'switch_ln169' <Predicate = (!icmp_ln167)> <Delay = 0.78>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln167_2 = add i11 %phi_urem307_load, i11 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 26 'add' 'add_ln167_2' <Predicate = (!icmp_ln167)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln167_1 = icmp_eq  i11 %phi_urem307_load, i11 24" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 27 'icmp' 'icmp_ln167_1' <Predicate = (!icmp_ln167)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln167 = select i1 %icmp_ln167_1, i11 0, i11 %add_ln167_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 28 'select' 'select_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln167 = store i11 %add_ln167, i11 %h_3" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 29 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln167 = store i11 %select_ln167, i11 %phi_urem307" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 30 'store' 'store_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln167)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul305_load = load i22 %phi_mul305" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 31 'load' 'phi_mul305_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:168]   --->   Operation 32 'specpipeline' 'specpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1200, i64 1200, i64 1200" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 34 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.91ns)   --->   "%add_ln167_1 = add i22 %phi_mul305_load, i22 2622" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 35 'add' 'add_ln167_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i22.i32.i32, i22 %phi_mul305_load, i32 16, i32 21" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i6 %tmp" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 37 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_conv2_load = load i19 %filter_conv2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 38 'load' 'filter_conv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 307200> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln169 = bitcast i32 %filter_conv2_load" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 39 'bitcast' 'bitcast_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 40 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 41 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 42 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 43 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 44 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 45 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 46 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 47 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 48 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%filter_local_9_addr = getelementptr i32 %filter_local_9, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 49 'getelementptr' 'filter_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filter_local_10_addr = getelementptr i32 %filter_local_10, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 50 'getelementptr' 'filter_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filter_local_11_addr = getelementptr i32 %filter_local_11, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 51 'getelementptr' 'filter_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filter_local_12_addr = getelementptr i32 %filter_local_12, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 52 'getelementptr' 'filter_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%filter_local_13_addr = getelementptr i32 %filter_local_13, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 53 'getelementptr' 'filter_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filter_local_14_addr = getelementptr i32 %filter_local_14, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 54 'getelementptr' 'filter_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%filter_local_15_addr = getelementptr i32 %filter_local_15, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 55 'getelementptr' 'filter_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filter_local_16_addr = getelementptr i32 %filter_local_16, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 56 'getelementptr' 'filter_local_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%filter_local_17_addr = getelementptr i32 %filter_local_17, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 57 'getelementptr' 'filter_local_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filter_local_18_addr = getelementptr i32 %filter_local_18, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 58 'getelementptr' 'filter_local_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filter_local_19_addr = getelementptr i32 %filter_local_19, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 59 'getelementptr' 'filter_local_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filter_local_20_addr = getelementptr i32 %filter_local_20, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 60 'getelementptr' 'filter_local_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filter_local_21_addr = getelementptr i32 %filter_local_21, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 61 'getelementptr' 'filter_local_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filter_local_22_addr = getelementptr i32 %filter_local_22, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 62 'getelementptr' 'filter_local_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filter_local_23_addr = getelementptr i32 %filter_local_23, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 63 'getelementptr' 'filter_local_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%filter_local_24_addr = getelementptr i32 %filter_local_24, i64 0, i64 %zext_ln167_1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 64 'getelementptr' 'filter_local_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_23_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 65 'store' 'store_ln169' <Predicate = (trunc_ln167 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 66 'br' 'br_ln169' <Predicate = (trunc_ln167 == 23)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_22_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 67 'store' 'store_ln169' <Predicate = (trunc_ln167 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 68 'br' 'br_ln169' <Predicate = (trunc_ln167 == 22)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_21_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 69 'store' 'store_ln169' <Predicate = (trunc_ln167 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 70 'br' 'br_ln169' <Predicate = (trunc_ln167 == 21)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_20_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 71 'store' 'store_ln169' <Predicate = (trunc_ln167 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 72 'br' 'br_ln169' <Predicate = (trunc_ln167 == 20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_19_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 73 'store' 'store_ln169' <Predicate = (trunc_ln167 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 74 'br' 'br_ln169' <Predicate = (trunc_ln167 == 19)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_18_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 75 'store' 'store_ln169' <Predicate = (trunc_ln167 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 76 'br' 'br_ln169' <Predicate = (trunc_ln167 == 18)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_17_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 77 'store' 'store_ln169' <Predicate = (trunc_ln167 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 78 'br' 'br_ln169' <Predicate = (trunc_ln167 == 17)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_16_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 79 'store' 'store_ln169' <Predicate = (trunc_ln167 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 80 'br' 'br_ln169' <Predicate = (trunc_ln167 == 16)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_15_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 81 'store' 'store_ln169' <Predicate = (trunc_ln167 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 82 'br' 'br_ln169' <Predicate = (trunc_ln167 == 15)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_14_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 83 'store' 'store_ln169' <Predicate = (trunc_ln167 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 84 'br' 'br_ln169' <Predicate = (trunc_ln167 == 14)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_13_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 85 'store' 'store_ln169' <Predicate = (trunc_ln167 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 86 'br' 'br_ln169' <Predicate = (trunc_ln167 == 13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_12_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 87 'store' 'store_ln169' <Predicate = (trunc_ln167 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 88 'br' 'br_ln169' <Predicate = (trunc_ln167 == 12)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_11_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 89 'store' 'store_ln169' <Predicate = (trunc_ln167 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 90 'br' 'br_ln169' <Predicate = (trunc_ln167 == 11)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_10_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 91 'store' 'store_ln169' <Predicate = (trunc_ln167 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 92 'br' 'br_ln169' <Predicate = (trunc_ln167 == 10)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_9_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 93 'store' 'store_ln169' <Predicate = (trunc_ln167 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 94 'br' 'br_ln169' <Predicate = (trunc_ln167 == 9)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_8_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 95 'store' 'store_ln169' <Predicate = (trunc_ln167 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 96 'br' 'br_ln169' <Predicate = (trunc_ln167 == 8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_7_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 97 'store' 'store_ln169' <Predicate = (trunc_ln167 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 98 'br' 'br_ln169' <Predicate = (trunc_ln167 == 7)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_6_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 99 'store' 'store_ln169' <Predicate = (trunc_ln167 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 100 'br' 'br_ln169' <Predicate = (trunc_ln167 == 6)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_5_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 101 'store' 'store_ln169' <Predicate = (trunc_ln167 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 102 'br' 'br_ln169' <Predicate = (trunc_ln167 == 5)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_4_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 103 'store' 'store_ln169' <Predicate = (trunc_ln167 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 104 'br' 'br_ln169' <Predicate = (trunc_ln167 == 4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_3_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 105 'store' 'store_ln169' <Predicate = (trunc_ln167 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 106 'br' 'br_ln169' <Predicate = (trunc_ln167 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 107 'store' 'store_ln169' <Predicate = (trunc_ln167 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 108 'br' 'br_ln169' <Predicate = (trunc_ln167 == 2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_1_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 109 'store' 'store_ln169' <Predicate = (trunc_ln167 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 110 'br' 'br_ln169' <Predicate = (trunc_ln167 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 111 'store' 'store_ln169' <Predicate = (trunc_ln167 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 112 'br' 'br_ln169' <Predicate = (trunc_ln167 == 0)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln169 = store i32 %bitcast_ln169, i6 %filter_local_24_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 113 'store' 'store_ln169' <Predicate = (trunc_ln167 == 31) | (trunc_ln167 == 30) | (trunc_ln167 == 29) | (trunc_ln167 == 28) | (trunc_ln167 == 27) | (trunc_ln167 == 26) | (trunc_ln167 == 25) | (trunc_ln167 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln169 = br void %arrayidx261.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169]   --->   Operation 114 'br' 'br_ln169' <Predicate = (trunc_ln167 == 31) | (trunc_ln167 == 30) | (trunc_ln167 == 29) | (trunc_ln167 == 28) | (trunc_ln167 == 27) | (trunc_ln167 == 26) | (trunc_ln167 == 25) | (trunc_ln167 == 24)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln167 = store i22 %add_ln167_1, i22 %phi_mul305" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 115 'store' 'store_ln167' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc262" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167]   --->   Operation 116 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.548ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln167', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167) of constant 0 on local variable 'h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 [33]  (0.427 ns)
	'load' operation 11 bit ('h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167) on local variable 'h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:167 [39]  (0.000 ns)
	'add' operation 19 bit ('add_ln169', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169) [53]  (0.884 ns)
	'getelementptr' operation 19 bit ('filter_conv2_addr', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169) [55]  (0.000 ns)
	'load' operation 32 bit ('filter_conv2_load', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169) on array 'filter_conv2' [56]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_conv2_load', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169) on array 'filter_conv2' [56]  (1.237 ns)
	'store' operation 0 bit ('store_ln169', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169) of variable 'bitcast_ln169', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:169 on array 'filter_local_15' [109]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
