// Seed: 3946446370
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output wand id_2,
    input  wand id_3,
    output tri0 id_4
);
  logic [7:0] id_6;
  assign id_6[1==1] = id_0 || id_0 || 1 || 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri   id_1,
    inout  logic id_2
);
  task id_4(input integer id_5, input id_6);
    begin : LABEL_0
      id_5 <= #1 1;
    end
  endtask
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign id_2 = id_4;
endmodule
