
---------- Begin Simulation Statistics ----------
final_tick                                  720200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  78400                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863208                       # Number of bytes of host memory used
host_op_rate                                    87152                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.76                       # Real time elapsed on the host
host_tick_rate                               56462850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1111649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000720                       # Number of seconds simulated
sim_ticks                                   720200000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.416659                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  162713                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               207498                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66629                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            435628                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5110                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1861                       # Number of indirect misses.
system.cpu.branchPred.lookups                  555423                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17889                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    506424                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   513874                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             65980                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     216048                       # Number of branches committed
system.cpu.commit.bw_lim_events                 39966                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             486                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          863682                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001856                       # Number of instructions committed
system.cpu.commit.committedOps                1113505                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1178087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.945181                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.886907                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       787677     66.86%     66.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150449     12.77%     79.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        94398      8.01%     87.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        42900      3.64%     91.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23728      2.01%     93.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15033      1.28%     94.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11797      1.00%     95.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12139      1.03%     96.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        39966      3.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1178087                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11108                       # Number of function calls committed.
system.cpu.commit.int_insts                    980744                       # Number of committed integer instructions.
system.cpu.commit.loads                        176934                       # Number of loads committed
system.cpu.commit.membars                         475                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           796966     71.57%     71.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3693      0.33%     71.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              912      0.08%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            438      0.04%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1629      0.15%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.04%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.06%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.05%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.05%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          176934     15.89%     88.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         130493     11.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1113505                       # Class of committed instruction
system.cpu.commit.refs                         307427                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     10353                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1111649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.440401                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.440401                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                171919                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   800                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               149958                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2445671                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   640557                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    427700                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66077                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3143                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 20301                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      555423                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    387901                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        559661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 27565                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2472605                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  133452                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.385603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             700084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             183851                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.716609                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1326554                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.006782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.063834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   831082     62.65%     62.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57398      4.33%     66.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    55303      4.17%     71.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40548      3.06%     74.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    35061      2.64%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    41604      3.14%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    29228      2.20%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    41815      3.15%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   194515     14.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1326554                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          113847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                70585                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   307811                       # Number of branches executed
system.cpu.iew.exec_nop                          6378                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.119415                       # Inst execution rate
system.cpu.iew.exec_refs                       478368                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     178862                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   82998                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                353638                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1549                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             43330                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               223738                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1977363                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                299506                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            103166                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1612407                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    50                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66077                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    59                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            49                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2097                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         6123                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       176699                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        93243                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        64864                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5721                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1293179                       # num instructions consuming a value
system.cpu.iew.wb_count                       1541184                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.580933                       # average fanout of values written-back
system.cpu.iew.wb_producers                    751250                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.069969                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1566603                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1768861                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1112335                       # number of integer regfile writes
system.cpu.ipc                               0.694251                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.694251                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               255      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1181380     68.86%     68.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3808      0.22%     69.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1358      0.08%     69.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 438      0.03%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               3350      0.20%     69.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     69.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  643      0.04%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  972      0.06%     69.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  850      0.05%     69.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1424      0.08%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               332361     19.37%     89.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              188679     11.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1715573                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       20832                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012143                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6093     29.25%     29.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    282      1.35%     30.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.08%     30.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     30.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.18%     30.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.01%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     80      0.38%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5656     27.15%     58.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8663     41.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1720042                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4749613                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1527489                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2807533                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1969436                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1715573                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1549                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          859322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2630                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1063                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       623669                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1326554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.293255                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.983619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              768556     57.94%     57.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              160570     12.10%     70.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106332      8.02%     78.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               85332      6.43%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               77322      5.83%     90.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               50481      3.81%     94.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               40663      3.07%     97.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17712      1.34%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               19586      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1326554                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.191038                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  16108                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              31549                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        13695                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             22811                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             12466                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4294                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               353638                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              223738                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1249530                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2390                       # number of misc regfile writes
system.cpu.numCycles                          1440401                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   89921                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1188200                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     96                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   668867                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     16                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   266                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3348171                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2265892                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2391016                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    417744                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  41615                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66077                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 44626                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1202794                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2503931                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          39319                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               6222                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     28933                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           3194                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            14607                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3114385                       # The number of ROB reads
system.cpu.rob.rob_writes                     4104835                       # The number of ROB writes
system.cpu.timesIdled                            9612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    12518                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    7979                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1438                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        17819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        36480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1041                       # Transaction distribution
system.membus.trans_dist::ReadExReq               383                       # Transaction distribution
system.membus.trans_dist::ReadExResp              383                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1041                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            14                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2862                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        91136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   91136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1438                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1438    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1438                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1757000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7596750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17758                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         18014                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          246                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           14                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           14                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        53786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 55141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2289408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2332672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            18661                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007320                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  18660     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              18661                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           36041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            956999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27021000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                17216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               17216                       # number of overall hits
system.l2.overall_hits::.cpu.data                   7                       # number of overall hits
system.l2.overall_hits::total                   17223                       # number of overall hits
system.l2.demand_misses::.cpu.inst                798                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                626                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1424                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               798                       # number of overall misses
system.l2.overall_misses::.cpu.data               626                       # number of overall misses
system.l2.overall_misses::total                  1424                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63548500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     53084000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        116632500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63548500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     53084000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       116632500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            18014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              633                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18647                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           18014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             633                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18647                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.044299                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988942                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.076366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.044299                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988942                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.076366                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79634.711779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84798.722045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81904.845506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79634.711779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84798.722045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81904.845506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1424                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1424                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55568500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     46824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    102392500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55568500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     46824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    102392500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.044299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.044299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.076366                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69634.711779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74798.722045                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71904.845506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69634.711779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74798.722045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71904.845506                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           43                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               43                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17757                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17757                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17757                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     31783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      31783000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.989664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989664                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82984.334204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82984.334204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     27953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     27953000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.989664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989664                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72984.334204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72984.334204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          17216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              798                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63548500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63548500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        18014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          18014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.044299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044299                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79634.711779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79634.711779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55568500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.044299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044299                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69634.711779                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69634.711779                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             243                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21301000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21301000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.987805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.987805                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87658.436214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87658.436214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          243                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     18871000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18871000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.987805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.987805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77658.436214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77658.436214                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              14                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       263000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       263000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18785.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18785.714286                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1213.824468                       # Cycle average of tags in use
system.l2.tags.total_refs                       36465                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1425                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.589474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.292350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       767.571430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       445.960688                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.023424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.037043                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1381                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043488                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    293257                       # Number of tag accesses
system.l2.tags.data_accesses                   293257                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              91136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51072                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1424                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          70913635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          55628992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126542627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     70913635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         70913635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         70913635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         55628992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126542627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2994                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1424                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1424                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17067250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                43767250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11985.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30735.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      932                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1424                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.730612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.458762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   232.892457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          278     56.73%     56.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          110     22.45%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.33%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      4.90%     90.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      1.84%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.45%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.02%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.41%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      3.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          490                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  91136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   91136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       126.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     719093500                       # Total gap between requests
system.mem_ctrls.avgGap                     504981.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 70913635.101360723376                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55628991.946681477129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     22736000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21031250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28491.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33596.25                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    65.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2042040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1081575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4234020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        255556080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         61351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          380812275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.759060                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    157150750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    539129250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1470840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               777975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5933340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     56546880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        173973120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        130053120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          368755275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.017877                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    336519500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     23920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    359760500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       366381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           366381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       366381                       # number of overall hits
system.cpu.icache.overall_hits::total          366381                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21520                       # number of overall misses
system.cpu.icache.overall_misses::total         21520                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    338871000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    338871000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    338871000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    338871000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       387901                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       387901                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       387901                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       387901                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.055478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.055478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.055478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.055478                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15746.793680                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15746.793680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15746.793680                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15746.793680                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          790                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.578947                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        17758                       # number of writebacks
system.cpu.icache.writebacks::total             17758                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3506                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3506                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3506                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3506                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        18014                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        18014                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        18014                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        18014                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    277003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    277003000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    277003000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    277003000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15377.095592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15377.095592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15377.095592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15377.095592                       # average overall mshr miss latency
system.cpu.icache.replacements                  17758                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       366381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          366381                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21520                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    338871000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    338871000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       387901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       387901                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.055478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.055478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15746.793680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15746.793680                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3506                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3506                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        18014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        18014                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    277003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    277003000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15377.095592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15377.095592                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.395781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              384395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             18014                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.338681                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.395781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985921                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          228                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            793816                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           793816                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       398321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           398321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       399572                       # number of overall hits
system.cpu.dcache.overall_hits::total          399572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2381                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2381                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2384                       # number of overall misses
system.cpu.dcache.overall_misses::total          2384                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    188133470                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    188133470                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    188133470                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    188133470                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       400702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       400702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401956                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401956                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005942                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005942                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005931                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79014.477110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79014.477110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78915.046141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78915.046141                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2565                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.326923                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1737                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1737                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          644                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          647                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          647                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     54315993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     54315993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     54546993                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     54546993                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001607                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001607                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001610                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 84341.604037                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84341.604037                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 84307.562597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84307.562597                       # average overall mshr miss latency
system.cpu.dcache.replacements                     61                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       269992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          269992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     57569500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     57569500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       270685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       270685                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83072.871573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83072.871573                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     21474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     21474000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000898                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88370.370370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88370.370370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       128322                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         128322                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    130311973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    130311973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       130002                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012923                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77566.650595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77566.650595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1287                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          393                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32597996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32597996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003023                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82946.554707                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82946.554707                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1251                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1254                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1254                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002392                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       251997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31499.625000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       243997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30499.625000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          475                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           436.137760                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              401186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               647                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            620.071097                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   436.137760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.425916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.425916                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          586                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          542                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            806493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           806493                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    720200000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    720200000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
