============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Oct 26 2022  09:43:42 pm
  Module:                 fir_43bit
  Technology libraries:   tcbn40lpbwpwc_ecsm 120
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Instance                   Module          Cell Count  Cell Area  Net Area   Combinational   Buffer   Inverter     Flop    Latch   Clock-Gate   Memory   Macro   Total Area 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
fir_43bit                                                 5193  15074.791  5354.443       12832.218    0.000     74.088  2168.485   0.000        0.000    0.000   0.000    20429.234 
  fir_Mul_43Ux8U_46U_1_22  fir_Mul_43Ux8U_46U_1_2          540   1418.080   464.839        1409.260    0.000      8.820     0.000   0.000        0.000    0.000   0.000     1882.919 
  fir_Mul_43Ux8U_46U_4_15  fir_Mul_43Ux8U_46U_4            540   1417.198   464.145        1408.025    0.000      9.173     0.000   0.000        0.000    0.000   0.000     1881.342 
  fir_Mul_43Ux8U_46U_1_16  fir_Mul_43Ux8U_46U_1_4          540   1417.198   464.145        1408.025    0.000      9.173     0.000   0.000        0.000    0.000   0.000     1881.342 
  fir_Mul_43Ux8U_46U_1_17  fir_Mul_43Ux8U_46U_1_3          539   1416.845   464.132        1408.554    0.000      8.291     0.000   0.000        0.000    0.000   0.000     1880.977 
  fir_Mul_43Ux8U_46U_1_13  fir_Mul_43Ux8U_46U_1_5          539   1416.845   464.132        1408.554    0.000      8.291     0.000   0.000        0.000    0.000   0.000     1880.977 
  fir_Mul_43Ux8U_46U_1_11  fir_Mul_43Ux8U_46U_1_6          539   1416.845   464.132        1408.554    0.000      8.291     0.000   0.000        0.000    0.000   0.000     1880.977 
  fir_Mul_43Ux8U_46U_1_9   fir_Mul_43Ux8U_46U_1            539   1416.845   464.132        1408.554    0.000      8.291     0.000   0.000        0.000    0.000   0.000     1880.977 
  fir_Mul_43Ux8U_46U_1_8   fir_Mul_43Ux8U_46U_1_1          539   1416.845   464.132        1408.554    0.000      8.291     0.000   0.000        0.000    0.000   0.000     1880.977 
  fir_Add_46Ux46U_46U_4_18 fir_Add_46Ux46U_46U_4            46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_20 fir_Add_46Ux46U_46U_1_1          46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_19 fir_Add_46Ux46U_46U_1_2          46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_14 fir_Add_46Ux46U_46U_1_3          46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_12 fir_Add_46Ux46U_46U_1_4          46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_10 fir_Add_46Ux46U_46U_1_5          46    200.214    21.393         200.214    0.000      0.000     0.000   0.000        0.000    0.000   0.000      221.607 
  fir_Add_46Ux46U_46U_1_23 fir_Add_46Ux46U_46U_1            46    190.159    21.393         190.159    0.000      0.000     0.000   0.000        0.000    0.000   0.000      211.552 
  fir_N_Mux_43_2_0_4_21    fir_N_Mux_43_2_0_4               43     75.852     0.000          75.852    0.000      0.000     0.000   0.000        0.000    0.000   0.000       75.852 
  fir_gen_busy_r_1_2       fir_gen_busy_r_1                  4      3.881     0.951           3.352    0.000      0.529     0.000   0.000        0.000    0.000   0.000        4.832 
  fir_Xor_1Ux1U_1U_1_4     fir_Xor_1Ux1U_1U_1                1      1.764     0.000           1.764    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.764 
  fir_N_Muxb_1_2_1_4_1     fir_N_Muxb_1_2_1_4                1      1.764     0.000           1.764    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.764 
  fir_And_1Ux1U_1U_4_26    fir_And_1Ux1U_1U_4                1      1.588     0.000           1.588    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.588 
  fir_Or_1Ux1U_1U_4_5      fir_Or_1Ux1U_1U_4                 1      1.058     0.000           1.058    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.058 
  fir_And_1Ux1U_1U_4_25    fir_And_1Ux1U_1U_4_70             1      1.058     0.000           1.058    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.058 
  fir_And_1Ux1U_1U_1_6     fir_And_1Ux1U_1U_1                1      1.058     0.000           1.058    0.000      0.000     0.000   0.000        0.000    0.000   0.000        1.058 
