// Seed: 572365267
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    output uwire id_8,
    input tri id_9,
    output tri1 id_10,
    input tri id_11
    , id_16,
    output wire id_12,
    input tri1 id_13,
    output uwire id_14
);
  wire id_17;
  wire id_18;
  module_0(
      id_16, id_17, id_18
  );
endmodule
