ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c **** 
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 3


  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE40:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB41:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 10B5     		push	{r4, lr}
  95              		.cfi_def_cfa_offset 8
  96              		.cfi_offset 4, -8
  97              		.cfi_offset 14, -4
  98 0002 88B0     		sub	sp, sp, #32
  99              		.cfi_def_cfa_offset 40
 100 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 101              		.loc 1 88 3 is_stmt 1 view .LVU16
 102              		.loc 1 88 20 is_stmt 0 view .LVU17
 103 0006 1422     		movs	r2, #20
 104 0008 0021     		movs	r1, #0
 105 000a 03A8     		add	r0, sp, #12
 106              	.LVL1:
 107              		.loc 1 88 20 view .LVU18
 108 000c FFF7FEFF 		bl	memset
 109              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 110              		.loc 1 89 3 is_stmt 1 view .LVU19
 111              		.loc 1 89 10 is_stmt 0 view .LVU20
 112 0010 2268     		ldr	r2, [r4]
 113              		.loc 1 89 5 view .LVU21
 114 0012 1E4B     		ldr	r3, .L7
 115 0014 9A42     		cmp	r2, r3
 116 0016 01D0     		beq	.L6
 117              	.LVL3:
 118              	.L4:
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  99:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 100:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 102:Core/Src/stm32f0xx_hal_msp.c ****     PA4     ------> ADC_IN4
 103:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 104:Core/Src/stm32f0xx_hal_msp.c ****     */
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 110:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 112:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 113:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 5


 114:Core/Src/stm32f0xx_hal_msp.c **** 
 115:Core/Src/stm32f0xx_hal_msp.c ****     /* ADC1 interrupt Init */
 116:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 117:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 119:Core/Src/stm32f0xx_hal_msp.c **** 
 120:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 121:Core/Src/stm32f0xx_hal_msp.c ****   }
 122:Core/Src/stm32f0xx_hal_msp.c **** 
 123:Core/Src/stm32f0xx_hal_msp.c **** }
 119              		.loc 1 123 1 view .LVU22
 120 0018 08B0     		add	sp, sp, #32
 121              		@ sp needed
 122 001a 10BD     		pop	{r4, pc}
 123              	.LVL4:
 124              	.L6:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 125              		.loc 1 95 5 is_stmt 1 view .LVU23
 126              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 127              		.loc 1 95 5 view .LVU24
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 128              		.loc 1 95 5 view .LVU25
 129 001c 1C4B     		ldr	r3, .L7+4
 130 001e 9A69     		ldr	r2, [r3, #24]
 131 0020 8021     		movs	r1, #128
 132 0022 8900     		lsls	r1, r1, #2
 133 0024 0A43     		orrs	r2, r1
 134 0026 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 135              		.loc 1 95 5 view .LVU26
 136 0028 9A69     		ldr	r2, [r3, #24]
 137 002a 0A40     		ands	r2, r1
 138 002c 0092     		str	r2, [sp]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 139              		.loc 1 95 5 view .LVU27
 140 002e 009A     		ldr	r2, [sp]
 141              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 142              		.loc 1 95 5 view .LVU28
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 143              		.loc 1 97 5 view .LVU29
 144              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 145              		.loc 1 97 5 view .LVU30
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 146              		.loc 1 97 5 view .LVU31
 147 0030 5A69     		ldr	r2, [r3, #20]
 148 0032 8021     		movs	r1, #128
 149 0034 8902     		lsls	r1, r1, #10
 150 0036 0A43     		orrs	r2, r1
 151 0038 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 152              		.loc 1 97 5 view .LVU32
 153 003a 5A69     		ldr	r2, [r3, #20]
 154 003c 0A40     		ands	r2, r1
 155 003e 0192     		str	r2, [sp, #4]
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 6


  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 156              		.loc 1 97 5 view .LVU33
 157 0040 019A     		ldr	r2, [sp, #4]
 158              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 97 5 view .LVU34
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 160              		.loc 1 98 5 view .LVU35
 161              	.LBB6:
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 162              		.loc 1 98 5 view .LVU36
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 163              		.loc 1 98 5 view .LVU37
 164 0042 5A69     		ldr	r2, [r3, #20]
 165 0044 8021     		movs	r1, #128
 166 0046 C902     		lsls	r1, r1, #11
 167 0048 0A43     		orrs	r2, r1
 168 004a 5A61     		str	r2, [r3, #20]
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 169              		.loc 1 98 5 view .LVU38
 170 004c 5B69     		ldr	r3, [r3, #20]
 171 004e 0B40     		ands	r3, r1
 172 0050 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 173              		.loc 1 98 5 view .LVU39
 174 0052 029B     		ldr	r3, [sp, #8]
 175              	.LBE6:
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 176              		.loc 1 98 5 view .LVU40
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 105 5 view .LVU41
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 178              		.loc 1 105 25 is_stmt 0 view .LVU42
 179 0054 1323     		movs	r3, #19
 180 0056 0393     		str	r3, [sp, #12]
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 106 26 is_stmt 0 view .LVU44
 183 0058 0324     		movs	r4, #3
 184              	.LVL5:
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 106 26 view .LVU45
 186 005a 0494     		str	r4, [sp, #16]
 107:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 187              		.loc 1 107 5 is_stmt 1 view .LVU46
 108:Core/Src/stm32f0xx_hal_msp.c **** 
 188              		.loc 1 108 5 view .LVU47
 189 005c 9020     		movs	r0, #144
 190 005e 03A9     		add	r1, sp, #12
 191 0060 C005     		lsls	r0, r0, #23
 192 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 193              	.LVL6:
 110:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 194              		.loc 1 110 5 view .LVU48
 110:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 195              		.loc 1 110 25 is_stmt 0 view .LVU49
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 7


 196 0066 0123     		movs	r3, #1
 197 0068 0393     		str	r3, [sp, #12]
 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 111 5 is_stmt 1 view .LVU50
 111:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199              		.loc 1 111 26 is_stmt 0 view .LVU51
 200 006a 0494     		str	r4, [sp, #16]
 112:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 201              		.loc 1 112 5 is_stmt 1 view .LVU52
 112:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202              		.loc 1 112 26 is_stmt 0 view .LVU53
 203 006c 0023     		movs	r3, #0
 204 006e 0593     		str	r3, [sp, #20]
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 205              		.loc 1 113 5 is_stmt 1 view .LVU54
 206 0070 03A9     		add	r1, sp, #12
 207 0072 0848     		ldr	r0, .L7+8
 208 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL7:
 116:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_IRQn);
 210              		.loc 1 116 5 view .LVU55
 211 0078 0022     		movs	r2, #0
 212 007a 0021     		movs	r1, #0
 213 007c 0C20     		movs	r0, #12
 214 007e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 215              	.LVL8:
 117:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 216              		.loc 1 117 5 view .LVU56
 217 0082 0C20     		movs	r0, #12
 218 0084 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 219              	.LVL9:
 220              		.loc 1 123 1 is_stmt 0 view .LVU57
 221 0088 C6E7     		b	.L4
 222              	.L8:
 223 008a C046     		.align	2
 224              	.L7:
 225 008c 00240140 		.word	1073816576
 226 0090 00100240 		.word	1073876992
 227 0094 00040048 		.word	1207960576
 228              		.cfi_endproc
 229              	.LFE41:
 231              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_ADC_MspDeInit
 234              		.syntax unified
 235              		.code	16
 236              		.thumb_func
 238              	HAL_ADC_MspDeInit:
 239              	.LVL10:
 240              	.LFB42:
 124:Core/Src/stm32f0xx_hal_msp.c **** 
 125:Core/Src/stm32f0xx_hal_msp.c **** /**
 126:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 127:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 128:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 129:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 130:Core/Src/stm32f0xx_hal_msp.c **** */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 8


 131:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 132:Core/Src/stm32f0xx_hal_msp.c **** {
 241              		.loc 1 132 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 132 1 is_stmt 0 view .LVU59
 246 0000 10B5     		push	{r4, lr}
 247              		.cfi_def_cfa_offset 8
 248              		.cfi_offset 4, -8
 249              		.cfi_offset 14, -4
 133:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 250              		.loc 1 133 3 is_stmt 1 view .LVU60
 251              		.loc 1 133 10 is_stmt 0 view .LVU61
 252 0002 0268     		ldr	r2, [r0]
 253              		.loc 1 133 5 view .LVU62
 254 0004 0A4B     		ldr	r3, .L12
 255 0006 9A42     		cmp	r2, r3
 256 0008 00D0     		beq	.L11
 257              	.LVL11:
 258              	.L9:
 134:Core/Src/stm32f0xx_hal_msp.c ****   {
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 136:Core/Src/stm32f0xx_hal_msp.c **** 
 137:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 138:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 139:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 141:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 142:Core/Src/stm32f0xx_hal_msp.c ****     PA0     ------> ADC_IN0
 143:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 144:Core/Src/stm32f0xx_hal_msp.c ****     PA4     ------> ADC_IN4
 145:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 146:Core/Src/stm32f0xx_hal_msp.c ****     */
 147:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4);
 148:Core/Src/stm32f0xx_hal_msp.c **** 
 149:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0);
 150:Core/Src/stm32f0xx_hal_msp.c **** 
 151:Core/Src/stm32f0xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 152:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC1_IRQn);
 153:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 154:Core/Src/stm32f0xx_hal_msp.c **** 
 155:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 156:Core/Src/stm32f0xx_hal_msp.c ****   }
 157:Core/Src/stm32f0xx_hal_msp.c **** 
 158:Core/Src/stm32f0xx_hal_msp.c **** }
 259              		.loc 1 158 1 view .LVU63
 260              		@ sp needed
 261 000a 10BD     		pop	{r4, pc}
 262              	.LVL12:
 263              	.L11:
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 264              		.loc 1 139 5 is_stmt 1 view .LVU64
 265 000c 094A     		ldr	r2, .L12+4
 266 000e 9369     		ldr	r3, [r2, #24]
 267 0010 0949     		ldr	r1, .L12+8
 268 0012 0B40     		ands	r3, r1
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 9


 269 0014 9361     		str	r3, [r2, #24]
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 270              		.loc 1 147 5 view .LVU65
 271 0016 9020     		movs	r0, #144
 272              	.LVL13:
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 273              		.loc 1 147 5 is_stmt 0 view .LVU66
 274 0018 1321     		movs	r1, #19
 275 001a C005     		lsls	r0, r0, #23
 276 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 277              	.LVL14:
 149:Core/Src/stm32f0xx_hal_msp.c **** 
 278              		.loc 1 149 5 is_stmt 1 view .LVU67
 279 0020 0121     		movs	r1, #1
 280 0022 0648     		ldr	r0, .L12+12
 281 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 282              	.LVL15:
 152:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 283              		.loc 1 152 5 view .LVU68
 284 0028 0C20     		movs	r0, #12
 285 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 286              	.LVL16:
 287              		.loc 1 158 1 is_stmt 0 view .LVU69
 288 002e ECE7     		b	.L9
 289              	.L13:
 290              		.align	2
 291              	.L12:
 292 0030 00240140 		.word	1073816576
 293 0034 00100240 		.word	1073876992
 294 0038 FFFDFFFF 		.word	-513
 295 003c 00040048 		.word	1207960576
 296              		.cfi_endproc
 297              	.LFE42:
 299              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 300              		.align	1
 301              		.global	HAL_UART_MspInit
 302              		.syntax unified
 303              		.code	16
 304              		.thumb_func
 306              	HAL_UART_MspInit:
 307              	.LVL17:
 308              	.LFB43:
 159:Core/Src/stm32f0xx_hal_msp.c **** 
 160:Core/Src/stm32f0xx_hal_msp.c **** /**
 161:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 162:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 163:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 164:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 165:Core/Src/stm32f0xx_hal_msp.c **** */
 166:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 167:Core/Src/stm32f0xx_hal_msp.c **** {
 309              		.loc 1 167 1 is_stmt 1 view -0
 310              		.cfi_startproc
 311              		@ args = 0, pretend = 0, frame = 32
 312              		@ frame_needed = 0, uses_anonymous_args = 0
 313              		.loc 1 167 1 is_stmt 0 view .LVU71
 314 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 10


 315              		.cfi_def_cfa_offset 8
 316              		.cfi_offset 4, -8
 317              		.cfi_offset 14, -4
 318 0002 88B0     		sub	sp, sp, #32
 319              		.cfi_def_cfa_offset 40
 320 0004 0400     		movs	r4, r0
 168:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 321              		.loc 1 168 3 is_stmt 1 view .LVU72
 322              		.loc 1 168 20 is_stmt 0 view .LVU73
 323 0006 1422     		movs	r2, #20
 324 0008 0021     		movs	r1, #0
 325 000a 03A8     		add	r0, sp, #12
 326              	.LVL18:
 327              		.loc 1 168 20 view .LVU74
 328 000c FFF7FEFF 		bl	memset
 329              	.LVL19:
 169:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 330              		.loc 1 169 3 is_stmt 1 view .LVU75
 331              		.loc 1 169 11 is_stmt 0 view .LVU76
 332 0010 2268     		ldr	r2, [r4]
 333              		.loc 1 169 5 view .LVU77
 334 0012 114B     		ldr	r3, .L17
 335 0014 9A42     		cmp	r2, r3
 336 0016 01D0     		beq	.L16
 337              	.L14:
 170:Core/Src/stm32f0xx_hal_msp.c ****   {
 171:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 172:Core/Src/stm32f0xx_hal_msp.c **** 
 173:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 174:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 176:Core/Src/stm32f0xx_hal_msp.c **** 
 177:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 179:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 180:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 181:Core/Src/stm32f0xx_hal_msp.c ****     */
 182:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 183:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 184:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 186:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 187:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 190:Core/Src/stm32f0xx_hal_msp.c **** 
 191:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 192:Core/Src/stm32f0xx_hal_msp.c ****   }
 193:Core/Src/stm32f0xx_hal_msp.c **** 
 194:Core/Src/stm32f0xx_hal_msp.c **** }
 338              		.loc 1 194 1 view .LVU78
 339 0018 08B0     		add	sp, sp, #32
 340              		@ sp needed
 341              	.LVL20:
 342              		.loc 1 194 1 view .LVU79
 343 001a 10BD     		pop	{r4, pc}
 344              	.LVL21:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 11


 345              	.L16:
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 346              		.loc 1 175 5 is_stmt 1 view .LVU80
 347              	.LBB7:
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 348              		.loc 1 175 5 view .LVU81
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 349              		.loc 1 175 5 view .LVU82
 350 001c 0F4B     		ldr	r3, .L17+4
 351 001e D969     		ldr	r1, [r3, #28]
 352 0020 8022     		movs	r2, #128
 353 0022 9202     		lsls	r2, r2, #10
 354 0024 1143     		orrs	r1, r2
 355 0026 D961     		str	r1, [r3, #28]
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 356              		.loc 1 175 5 view .LVU83
 357 0028 D969     		ldr	r1, [r3, #28]
 358 002a 1140     		ands	r1, r2
 359 002c 0191     		str	r1, [sp, #4]
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 360              		.loc 1 175 5 view .LVU84
 361 002e 0199     		ldr	r1, [sp, #4]
 362              	.LBE7:
 175:Core/Src/stm32f0xx_hal_msp.c **** 
 363              		.loc 1 175 5 view .LVU85
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 364              		.loc 1 177 5 view .LVU86
 365              	.LBB8:
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 366              		.loc 1 177 5 view .LVU87
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 367              		.loc 1 177 5 view .LVU88
 368 0030 5969     		ldr	r1, [r3, #20]
 369 0032 1143     		orrs	r1, r2
 370 0034 5961     		str	r1, [r3, #20]
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 371              		.loc 1 177 5 view .LVU89
 372 0036 5B69     		ldr	r3, [r3, #20]
 373 0038 1340     		ands	r3, r2
 374 003a 0293     		str	r3, [sp, #8]
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 375              		.loc 1 177 5 view .LVU90
 376 003c 029B     		ldr	r3, [sp, #8]
 377              	.LBE8:
 177:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 378              		.loc 1 177 5 view .LVU91
 182:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 379              		.loc 1 182 5 view .LVU92
 182:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 380              		.loc 1 182 25 is_stmt 0 view .LVU93
 381 003e 0C23     		movs	r3, #12
 382 0040 0393     		str	r3, [sp, #12]
 183:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 383              		.loc 1 183 5 is_stmt 1 view .LVU94
 183:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 183 26 is_stmt 0 view .LVU95
 385 0042 0A3B     		subs	r3, r3, #10
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 12


 386 0044 0493     		str	r3, [sp, #16]
 184:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387              		.loc 1 184 5 is_stmt 1 view .LVU96
 185:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 388              		.loc 1 185 5 view .LVU97
 186:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 389              		.loc 1 186 5 view .LVU98
 186:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 390              		.loc 1 186 31 is_stmt 0 view .LVU99
 391 0046 013B     		subs	r3, r3, #1
 392 0048 0793     		str	r3, [sp, #28]
 187:Core/Src/stm32f0xx_hal_msp.c **** 
 393              		.loc 1 187 5 is_stmt 1 view .LVU100
 394 004a 9020     		movs	r0, #144
 395 004c 03A9     		add	r1, sp, #12
 396 004e C005     		lsls	r0, r0, #23
 397 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL22:
 399              		.loc 1 194 1 is_stmt 0 view .LVU101
 400 0054 E0E7     		b	.L14
 401              	.L18:
 402 0056 C046     		.align	2
 403              	.L17:
 404 0058 00440040 		.word	1073759232
 405 005c 00100240 		.word	1073876992
 406              		.cfi_endproc
 407              	.LFE43:
 409              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 410              		.align	1
 411              		.global	HAL_UART_MspDeInit
 412              		.syntax unified
 413              		.code	16
 414              		.thumb_func
 416              	HAL_UART_MspDeInit:
 417              	.LVL23:
 418              	.LFB44:
 195:Core/Src/stm32f0xx_hal_msp.c **** 
 196:Core/Src/stm32f0xx_hal_msp.c **** /**
 197:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 198:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 199:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 200:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 201:Core/Src/stm32f0xx_hal_msp.c **** */
 202:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 203:Core/Src/stm32f0xx_hal_msp.c **** {
 419              		.loc 1 203 1 is_stmt 1 view -0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423              		.loc 1 203 1 is_stmt 0 view .LVU103
 424 0000 10B5     		push	{r4, lr}
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 4, -8
 427              		.cfi_offset 14, -4
 204:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART2)
 428              		.loc 1 204 3 is_stmt 1 view .LVU104
 429              		.loc 1 204 11 is_stmt 0 view .LVU105
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 13


 430 0002 0268     		ldr	r2, [r0]
 431              		.loc 1 204 5 view .LVU106
 432 0004 074B     		ldr	r3, .L22
 433 0006 9A42     		cmp	r2, r3
 434 0008 00D0     		beq	.L21
 435              	.LVL24:
 436              	.L19:
 205:Core/Src/stm32f0xx_hal_msp.c ****   {
 206:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 207:Core/Src/stm32f0xx_hal_msp.c **** 
 208:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 209:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 210:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 212:Core/Src/stm32f0xx_hal_msp.c ****     /**USART2 GPIO Configuration
 213:Core/Src/stm32f0xx_hal_msp.c ****     PA2     ------> USART2_TX
 214:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> USART2_RX
 215:Core/Src/stm32f0xx_hal_msp.c ****     */
 216:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 217:Core/Src/stm32f0xx_hal_msp.c **** 
 218:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 219:Core/Src/stm32f0xx_hal_msp.c **** 
 220:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 221:Core/Src/stm32f0xx_hal_msp.c ****   }
 222:Core/Src/stm32f0xx_hal_msp.c **** 
 223:Core/Src/stm32f0xx_hal_msp.c **** }
 437              		.loc 1 223 1 view .LVU107
 438              		@ sp needed
 439 000a 10BD     		pop	{r4, pc}
 440              	.LVL25:
 441              	.L21:
 210:Core/Src/stm32f0xx_hal_msp.c **** 
 442              		.loc 1 210 5 is_stmt 1 view .LVU108
 443 000c 064A     		ldr	r2, .L22+4
 444 000e D369     		ldr	r3, [r2, #28]
 445 0010 0649     		ldr	r1, .L22+8
 446 0012 0B40     		ands	r3, r1
 447 0014 D361     		str	r3, [r2, #28]
 216:Core/Src/stm32f0xx_hal_msp.c **** 
 448              		.loc 1 216 5 view .LVU109
 449 0016 9020     		movs	r0, #144
 450              	.LVL26:
 216:Core/Src/stm32f0xx_hal_msp.c **** 
 451              		.loc 1 216 5 is_stmt 0 view .LVU110
 452 0018 0C21     		movs	r1, #12
 453 001a C005     		lsls	r0, r0, #23
 454 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 455              	.LVL27:
 456              		.loc 1 223 1 view .LVU111
 457 0020 F3E7     		b	.L19
 458              	.L23:
 459 0022 C046     		.align	2
 460              	.L22:
 461 0024 00440040 		.word	1073759232
 462 0028 00100240 		.word	1073876992
 463 002c FFFFFDFF 		.word	-131073
 464              		.cfi_endproc
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 14


 465              	.LFE44:
 467              		.text
 468              	.Letext0:
 469              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 470              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 471              		.file 4 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 472              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 473              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 474              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 475              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 476              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 477              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 478              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 479              		.file 12 "<built-in>"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:80     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:86     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:225    .text.HAL_ADC_MspInit:0000008c $d
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:232    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:238    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:292    .text.HAL_ADC_MspDeInit:00000030 $d
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:300    .text.HAL_UART_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:306    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:404    .text.HAL_UART_MspInit:00000058 $d
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:410    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:416    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\xhex8\AppData\Local\Temp\cce3pTGc.s:461    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
