\hypertarget{stm32h7xx__ll__delayblock_8h}{}\doxysection{C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.11.0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32h7xx\+\_\+ll\+\_\+delayblock.h File Reference}
\label{stm32h7xx__ll__delayblock_8h}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_delayblock.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_delayblock.h}}


Header file of Delay Block module.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___d_l_y_b___exported___constants_ga23e814c5409392d461706691d983a648}{DLYB\+\_\+\+MAX\+\_\+\+UNIT}}~((uint32\+\_\+t)0x00000080U)
\item 
\#define \mbox{\hyperlink{group___d_l_y_b___exported___constants_gacc736e6f22cfdb4e4b0d3b6be2f74d52}{DLYB\+\_\+\+MAX\+\_\+\+SELECT}}~((uint32\+\_\+t)0x0000000\+CU)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___d_e_l_a_y_b_l_o_c_k___l_l___group3_ga57ff5d47e104bbe716a7e363f36db01e}{Delay\+Block\+\_\+\+Enable}} (\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$DLYBx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___d_e_l_a_y_b_l_o_c_k___l_l___group3_ga5c36753e728a67c0ce95fe3c0f17272f}{Delay\+Block\+\_\+\+Disable}} (\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$DLYBx)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___h_a_l___d_e_l_a_y_b_l_o_c_k___l_l___group3_gabdbdb160fa390132013bc49b321e7356}{Delay\+Block\+\_\+\+Configure}} (\mbox{\hyperlink{struct_d_l_y_b___type_def}{DLYB\+\_\+\+Type\+Def}} $\ast$DLYBx, uint32\+\_\+t Phase\+Sel, uint32\+\_\+t Units)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of Delay Block module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 

Definition in file \mbox{\hyperlink{stm32h7xx__ll__delayblock_8h_source}{stm32h7xx\+\_\+ll\+\_\+delayblock.\+h}}.

