Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date              : Fri May  8 22:29:26 2020
| Host              : Jr-Mhamdan running 64-bit major release  (build 9200)
| Command           : report_timing_summary -file CONV_LAYER_1_timing_summary_routed.rpt -warn_on_violation -rpx CONV_LAYER_1_timing_summary_routed.rpx
| Design            : CONV_LAYER_1
| Device            : xcku5p-sfvb784
| Speed File        : -1LV  ADVANCE 1.14 09-15-2017
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.587        0.000                      0                  542        0.022        0.000                      0                  542        2.225        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.587        0.000                      0                  542        0.022        0.000                      0                  542        2.225        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.587ns  (required time - arrival time)
  Source:                 EN_NXT_LYR_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            POOL_LYR_2/FRST_TIM_EN_2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 0.558ns (24.261%)  route 1.742ns (75.739%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 6.603 - 5.000 ) 
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.921ns (routing 0.011ns, distribution 0.910ns)
  Clock Net Delay (Destination): 0.793ns (routing 0.010ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    CLK_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     1.363    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.410 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=271, routed)         0.921     2.331    CLK_IBUF_BUFG
    SLICE_X42Y209        FDRE                                         r  EN_NXT_LYR_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.134     2.465 r  EN_NXT_LYR_1_reg/Q
                         net (fo=16, routed)          1.092     3.557    POOL_LYR_2/EN_NXT_LYR_1_reg
    SLICE_X45Y207        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.254     3.811 r  POOL_LYR_2/DOUT_BUF_1_2[4]_i_2/O
                         net (fo=10, routed)          0.315     4.126    POOL_LYR_2/VALID_ROWS
    SLICE_X45Y207        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.170     4.296 r  POOL_LYR_2/FRST_TIM_EN_2_i_1/O
                         net (fo=1, routed)           0.335     4.631    POOL_LYR_2/FRST_TIM_EN_2_i_1_n_0
    SLICE_X46Y207        FDRE                                         r  POOL_LYR_2/FRST_TIM_EN_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    D16                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     5.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.495    CLK_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     5.495 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.275     5.770    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040     5.810 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=271, routed)         0.793     6.603    POOL_LYR_2/CLK_IBUF_BUFG
    SLICE_X46Y207        FDRE                                         r  POOL_LYR_2/FRST_TIM_EN_2_reg/C
                         clock pessimism              0.608     7.211    
                         clock uncertainty           -0.035     7.176    
    SLICE_X46Y207        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.042     7.218    POOL_LYR_2/FRST_TIM_EN_2_reg
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  2.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DOUT_BUF_1_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            POOL_LYR_2/WINDOW_reg[0,0][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.406%)  route 0.121ns (48.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Net Delay (Source):      0.803ns (routing 0.010ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.011ns, distribution 0.910ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.495     0.495 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.495    CLK_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.495 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.275     0.770    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.040     0.810 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=271, routed)         0.803     1.613    CLK_IBUF_BUFG
    SLICE_X41Y209        FDRE                                         r  DOUT_BUF_1_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y209        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.128     1.741 r  DOUT_BUF_1_1_reg[2]/Q
                         net (fo=1, routed)           0.121     1.862    POOL_LYR_2/DOUT_BUF_1_1_reg[4][2]
    SLICE_X42Y209        FDRE                                         r  POOL_LYR_2/WINDOW_reg[0,0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.018     1.018 r  CLK_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.018    CLK_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.018 r  CLK_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     1.363    CLK_IBUF
    BUFGCE_HDIO_X1Y6     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.047     1.410 r  CLK_IBUF_BUFG_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=271, routed)         0.921     2.331    POOL_LYR_2/CLK_IBUF_BUFG
    SLICE_X42Y209        FDRE                                         r  POOL_LYR_2/WINDOW_reg[0,0][2]/C
                         clock pessimism             -0.608     1.723    
    SLICE_X42Y209        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.117     1.840    POOL_LYR_2/WINDOW_reg[0,0][2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         5.000       3.501      BUFGCE_HDIO_X1Y6  CLK_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X45Y202     POOL_LYR_2/Flatten_LYR_3/VALID_NXTLYR_PIX_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X40Y213     MULT_1_reg[1,1][3]/C



