

================================================================
== Vitis HLS Report for 'Configurable_PE_2'
================================================================
* Date:           Fri Apr  4 16:47:54 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.803 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       16|       16|  96.000 ns|  96.000 ns|   16|   16|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_fu_104  |MUL_MOD  |       12|       12|  72.000 ns|  72.000 ns|    1|    1|      yes|
        +--------------------+---------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     709|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|    1340|     849|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|     447|     231|    -|
|Register         |        -|     -|     413|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|    2200|    1789|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------+----------------------+---------+----+------+-----+-----+
    |grp_MUL_MOD_fu_104         |MUL_MOD               |        0|   9|  1238|  831|    0|
    |sparsemux_7_2_31_1_0_U277  |sparsemux_7_2_31_1_0  |        0|   0|    51|    9|    0|
    |sparsemux_7_2_31_1_0_U278  |sparsemux_7_2_31_1_0  |        0|   0|    51|    9|    0|
    +---------------------------+----------------------+---------+----+------+-----+-----+
    |Total                      |                      |        0|   9|  1340|  849|    0|
    +---------------------------+----------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln208_1_fu_313_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln208_fu_178_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln210_fu_348_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln89_1_fu_164_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln89_fu_252_p2      |         +|   0|  0|  39|          32|          32|
    |res1_temp_fu_194_p2     |         +|   0|  0|  39|          32|          32|
    |temp1_fu_120_p2         |         +|   0|  0|  39|          32|          32|
    |res1_temp_1_fu_240_p2   |         -|   0|  0|  39|          32|          32|
    |res2_temp_1_fu_150_p2   |         -|   0|  0|  39|          32|          32|
    |res2_temp_fu_199_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln77_fu_273_p2      |         -|   0|  0|  39|          32|          32|
    |icmp_ln190_fu_114_p2    |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln76_1_fu_235_p2   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln76_fu_263_p2     |      icmp|   0|  0|  39|          32|          32|
    |res1_temp_2_fu_245_p3   |    select|   0|  0|  32|           1|          32|
    |res2_temp_2_fu_170_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln208_fu_302_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln210_fu_337_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln88_fu_257_p3   |    select|   0|  0|  32|           1|          32|
    |temp1_1_fu_277_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln76_fu_267_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 709|         425|         579|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  138|         31|    1|         31|
    |ap_phi_mux_res1_1_phi_fu_89_p4  |    9|          2|   32|         64|
    |ap_phi_mux_res2_1_phi_fu_98_p4  |    9|          2|   32|         64|
    |ap_return_0                     |    9|          2|   32|         64|
    |ap_return_1                     |    9|          2|   32|         64|
    |grp_MUL_MOD_fu_104_MOD_INDEX    |   13|          3|    2|          6|
    |grp_MUL_MOD_fu_104_input1_val   |   13|          3|   32|         96|
    |grp_MUL_MOD_fu_104_input2_val   |   13|          3|   32|         96|
    |res1_1_reg_86                   |    9|          2|   32|         64|
    |res2_1_reg_95                   |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  231|         52|  259|        613|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln208_1_reg_444    |  32|   0|   32|          0|
    |add_ln210_reg_449      |  32|   0|   32|          0|
    |ap_CS_fsm              |  30|   0|   30|          0|
    |ap_return_0_preg       |  32|   0|   32|          0|
    |ap_return_1_preg       |  32|   0|   32|          0|
    |icmp_ln190_reg_388     |   1|   0|    1|          0|
    |res1_1_reg_86          |  32|   0|   32|          0|
    |res1_temp_reg_416      |  32|   0|   32|          0|
    |res2_1_reg_95          |  32|   0|   32|          0|
    |res2_temp_2_reg_405    |  32|   0|   32|          0|
    |res2_temp_reg_423      |  32|   0|   32|          0|
    |temp1_reg_392          |  32|   0|   32|          0|
    |tmp_380_reg_429        |   1|   0|    1|          0|
    |trunc_ln208_1_reg_410  |  30|   0|   30|          0|
    |zext_ln76_reg_399      |  31|   0|   32|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 413|   0|  414|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------+-----+-----+------------+---------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_return_0          |  out|   32|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|ap_return_1          |  out|   32|  ap_ctrl_hs|    Configurable_PE.2|  return value|
|input1_val           |   in|   32|     ap_none|           input1_val|        scalar|
|input2_val           |   in|   32|     ap_none|           input2_val|        scalar|
|twiddle_factor_val2  |   in|   32|     ap_none|  twiddle_factor_val2|        scalar|
|MOD_INDEX            |   in|    2|     ap_none|            MOD_INDEX|        scalar|
|op                   |   in|    3|     ap_none|                   op|        scalar|
+---------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 16 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 30 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%op_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %op" [HLS/src/Arithmetic.cpp:187]   --->   Operation 31 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [HLS/src/Arithmetic.cpp:187]   --->   Operation 32 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%twiddle_factor_val2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %twiddle_factor_val2" [HLS/src/Arithmetic.cpp:187]   --->   Operation 33 'read' 'twiddle_factor_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val" [HLS/src/Arithmetic.cpp:187]   --->   Operation 34 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [HLS/src/Arithmetic.cpp:187]   --->   Operation 35 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%icmp_ln190 = icmp_eq  i3 %op_read, i3 4" [HLS/src/Arithmetic.cpp:190]   --->   Operation 36 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %if.then8, void %if.then11" [HLS/src/Arithmetic.cpp:190]   --->   Operation 37 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [14/14] (2.36ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 38 'call' 'temp_1' <Predicate = (!icmp_ln190)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [1/1] (1.57ns)   --->   "%temp1 = add i32 %input2_val_read, i32 %input1_val_read" [HLS/src/Arithmetic.cpp:73->HLS/src/Arithmetic.cpp:206]   --->   Operation 39 'add' 'temp1' <Predicate = (icmp_ln190)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.80ns)   --->   "%zext_ln76_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:206]   --->   Operation 40 'sparsemux' 'zext_ln76_cast' <Predicate = (icmp_ln190)> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %zext_ln76_cast" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:206]   --->   Operation 41 'zext' 'zext_ln76' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.57ns)   --->   "%res2_temp_1 = sub i32 %input1_val_read, i32 %input2_val_read" [HLS/src/Arithmetic.cpp:86->HLS/src/Arithmetic.cpp:207]   --->   Operation 42 'sub' 'res2_temp_1' <Predicate = (icmp_ln190)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp_1, i32 31" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:207]   --->   Operation 43 'bitselect' 'tmp' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.57ns)   --->   "%add_ln89_1 = add i32 %zext_ln76, i32 %res2_temp_1" [HLS/src/Arithmetic.cpp:89->HLS/src/Arithmetic.cpp:207]   --->   Operation 44 'add' 'add_ln89_1' <Predicate = (icmp_ln190)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.45ns)   --->   "%res2_temp_2 = select i1 %tmp, i32 %add_ln89_1, i32 %res2_temp_1" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:207]   --->   Operation 45 'select' 'res2_temp_2' <Predicate = (icmp_ln190)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.55ns)   --->   "%add_ln208 = add i31 %zext_ln76_cast, i31 1" [HLS/src/Arithmetic.cpp:208]   --->   Operation 46 'add' 'add_ln208' <Predicate = (icmp_ln190)> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln208_1 = partselect i30 @_ssdm_op_PartSelect.i30.i31.i32.i32, i31 %add_ln208, i32 1, i32 30" [HLS/src/Arithmetic.cpp:208]   --->   Operation 47 'partselect' 'trunc_ln208_1' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 48 [13/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 48 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 49 [12/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 49 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.80>
ST_4 : Operation 50 [11/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 50 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.80>
ST_5 : Operation 51 [10/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 51 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.80>
ST_6 : Operation 52 [9/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 52 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.80>
ST_7 : Operation 53 [8/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 53 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.80>
ST_8 : Operation 54 [7/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 54 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.80>
ST_9 : Operation 55 [6/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 55 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.80>
ST_10 : Operation 56 [5/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 56 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.80>
ST_11 : Operation 57 [4/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 57 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.80>
ST_12 : Operation 58 [3/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 58 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.80>
ST_13 : Operation 59 [2/14] (3.80ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 59 'call' 'temp_1' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.75>
ST_14 : Operation 60 [1/14] (2.17ns)   --->   "%temp_1 = call i32 @MUL_MOD, i32 %input2_val_read, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:200]   --->   Operation 60 'call' 'temp_1' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 61 [1/1] (1.57ns)   --->   "%res1_temp = add i32 %temp_1, i32 %input1_val_read" [HLS/src/Arithmetic.cpp:73->HLS/src/Arithmetic.cpp:201]   --->   Operation 61 'add' 'res1_temp' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [1/1] (1.57ns)   --->   "%res2_temp = sub i32 %input1_val_read, i32 %temp_1" [HLS/src/Arithmetic.cpp:86->HLS/src/Arithmetic.cpp:202]   --->   Operation 62 'sub' 'res2_temp' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_380 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res2_temp, i32 31" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:202]   --->   Operation 63 'bitselect' 'tmp_380' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.84>
ST_15 : Operation 64 [1/1] (0.80ns)   --->   "%zext_ln76_3_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:201]   --->   Operation 64 'sparsemux' 'zext_ln76_3_cast' <Predicate = true> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i31 %zext_ln76_3_cast" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:201]   --->   Operation 65 'zext' 'zext_ln76_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 66 [1/1] (1.57ns)   --->   "%icmp_ln76_1 = icmp_slt  i32 %res1_temp, i32 %zext_ln76_1" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:201]   --->   Operation 66 'icmp' 'icmp_ln76_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 67 [1/1] (1.57ns)   --->   "%res1_temp_1 = sub i32 %res1_temp, i32 %zext_ln76_1" [HLS/src/Arithmetic.cpp:77->HLS/src/Arithmetic.cpp:201]   --->   Operation 67 'sub' 'res1_temp_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 68 [1/1] (0.45ns)   --->   "%res1_temp_2 = select i1 %icmp_ln76_1, i32 %res1_temp, i32 %res1_temp_1" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:201]   --->   Operation 68 'select' 'res1_temp_2' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (1.57ns)   --->   "%add_ln89 = add i32 %res2_temp, i32 %zext_ln76_1" [HLS/src/Arithmetic.cpp:89->HLS/src/Arithmetic.cpp:202]   --->   Operation 69 'add' 'add_ln89' <Predicate = (tmp_380)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.45ns)   --->   "%select_ln88 = select i1 %tmp_380, i32 %add_ln89, i32 %res2_temp" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:202]   --->   Operation 70 'select' 'select_ln88' <Predicate = true> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 71 [1/1] (0.80ns)   --->   "%br_ln205 = br void %if.end59" [HLS/src/Arithmetic.cpp:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = true> <Delay = 0.80>

State 16 <SV = 1> <Delay = 3.59>
ST_16 : Operation 72 [1/1] (1.57ns)   --->   "%icmp_ln76 = icmp_slt  i32 %temp1, i32 %zext_ln76" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:206]   --->   Operation 72 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node temp1_1)   --->   "%xor_ln76 = xor i1 %icmp_ln76, i1 1" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:206]   --->   Operation 73 'xor' 'xor_ln76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (1.57ns)   --->   "%sub_ln77 = sub i32 %temp1, i32 %zext_ln76" [HLS/src/Arithmetic.cpp:77->HLS/src/Arithmetic.cpp:206]   --->   Operation 74 'sub' 'sub_ln77' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 75 [1/1] (0.46ns) (out node of the LUT)   --->   "%temp1_1 = select i1 %xor_ln76, i32 %sub_ln77, i32 %temp1" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:206]   --->   Operation 75 'select' 'temp1_1' <Predicate = true> <Delay = 0.46> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp1_1, i32 1, i32 31" [HLS/src/Arithmetic.cpp:208]   --->   Operation 76 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%sext_ln208 = sext i31 %trunc_ln" [HLS/src/Arithmetic.cpp:208]   --->   Operation 77 'sext' 'sext_ln208' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%trunc_ln208 = trunc i32 %temp1_1" [HLS/src/Arithmetic.cpp:208]   --->   Operation 78 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%select_ln208 = select i1 %trunc_ln208, i30 %trunc_ln208_1, i30 0" [HLS/src/Arithmetic.cpp:208]   --->   Operation 79 'select' 'select_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln208_1)   --->   "%zext_ln208 = zext i30 %select_ln208" [HLS/src/Arithmetic.cpp:208]   --->   Operation 80 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (1.55ns) (out node of the LUT)   --->   "%add_ln208_1 = add i32 %zext_ln208, i32 %sext_ln208" [HLS/src/Arithmetic.cpp:208]   --->   Operation 81 'add' 'add_ln208_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 82 [14/14] (2.36ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 82 'call' 'temp' <Predicate = true> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 2> <Delay = 3.80>
ST_17 : Operation 83 [13/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 83 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 3> <Delay = 3.80>
ST_18 : Operation 84 [12/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 84 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 4> <Delay = 3.80>
ST_19 : Operation 85 [11/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 85 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 5> <Delay = 3.80>
ST_20 : Operation 86 [10/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 86 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 6> <Delay = 3.80>
ST_21 : Operation 87 [9/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 87 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 7> <Delay = 3.80>
ST_22 : Operation 88 [8/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 88 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 8> <Delay = 3.80>
ST_23 : Operation 89 [7/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 89 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 9> <Delay = 3.80>
ST_24 : Operation 90 [6/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 90 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 10> <Delay = 3.80>
ST_25 : Operation 91 [5/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 91 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 11> <Delay = 3.80>
ST_26 : Operation 92 [4/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 92 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 12> <Delay = 3.80>
ST_27 : Operation 93 [3/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 93 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 13> <Delay = 3.80>
ST_28 : Operation 94 [2/14] (3.80ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 94 'call' 'temp' <Predicate = true> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 14> <Delay = 3.73>
ST_29 : Operation 95 [1/14] (2.17ns)   --->   "%temp = call i32 @MUL_MOD, i32 %res2_temp_2, i32 %twiddle_factor_val2_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:209]   --->   Operation 95 'call' 'temp' <Predicate = true> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%trunc_ln1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %temp, i32 1, i32 31" [HLS/src/Arithmetic.cpp:210]   --->   Operation 96 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%sext_ln210 = sext i31 %trunc_ln1" [HLS/src/Arithmetic.cpp:210]   --->   Operation 97 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%trunc_ln210 = trunc i32 %temp" [HLS/src/Arithmetic.cpp:210]   --->   Operation 98 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%select_ln210 = select i1 %trunc_ln210, i30 %trunc_ln208_1, i30 0" [HLS/src/Arithmetic.cpp:210]   --->   Operation 99 'select' 'select_ln210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln210)   --->   "%zext_ln210 = zext i30 %select_ln210" [HLS/src/Arithmetic.cpp:210]   --->   Operation 100 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (1.55ns) (out node of the LUT)   --->   "%add_ln210 = add i32 %zext_ln210, i32 %sext_ln210" [HLS/src/Arithmetic.cpp:210]   --->   Operation 101 'add' 'add_ln210' <Predicate = true> <Delay = 1.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 0.80>
ST_30 : Operation 102 [1/1] (0.80ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln190)> <Delay = 0.80>
ST_30 : Operation 103 [1/1] (0.00ns)   --->   "%res1_1 = phi i32 %add_ln208_1, void %if.then11, i32 %res1_temp_2, void %if.then8"   --->   Operation 103 'phi' 'res1_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 104 [1/1] (0.00ns)   --->   "%res2_1 = phi i32 %add_ln210, void %if.then11, i32 %select_ln88, void %if.then8" [HLS/src/Arithmetic.cpp:210]   --->   Operation 104 'phi' 'res2_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 105 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %res1_1" [HLS/src/Arithmetic.cpp:215]   --->   Operation 105 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %res2_1" [HLS/src/Arithmetic.cpp:215]   --->   Operation 106 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln215 = ret i64 %mrv_1" [HLS/src/Arithmetic.cpp:215]   --->   Operation 107 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ twiddle_factor_val2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read                  (read       ) [ 0000000000000000000000000000000]
MOD_INDEX_read           (read       ) [ 0011111111111111111111111111110]
twiddle_factor_val2_read (read       ) [ 0011111111111110111111111111110]
input2_val_read          (read       ) [ 0011111111111110000000000000000]
input1_val_read          (read       ) [ 0011111111111110000000000000000]
icmp_ln190               (icmp       ) [ 0111111111111111111111111111111]
br_ln190                 (br         ) [ 0000000000000000000000000000000]
temp1                    (add        ) [ 0000000000000000100000000000000]
zext_ln76_cast           (sparsemux  ) [ 0000000000000000000000000000000]
zext_ln76                (zext       ) [ 0000000000000000100000000000000]
res2_temp_1              (sub        ) [ 0000000000000000000000000000000]
tmp                      (bitselect  ) [ 0000000000000000000000000000000]
add_ln89_1               (add        ) [ 0000000000000000000000000000000]
res2_temp_2              (select     ) [ 0000000000000000111111111111110]
add_ln208                (add        ) [ 0000000000000000000000000000000]
trunc_ln208_1            (partselect ) [ 0000000000000000111111111111110]
temp_1                   (call       ) [ 0000000000000000000000000000000]
res1_temp                (add        ) [ 0000000000000001000000000000000]
res2_temp                (sub        ) [ 0000000000000001000000000000000]
tmp_380                  (bitselect  ) [ 0000000000000001000000000000000]
zext_ln76_3_cast         (sparsemux  ) [ 0000000000000000000000000000000]
zext_ln76_1              (zext       ) [ 0000000000000000000000000000000]
icmp_ln76_1              (icmp       ) [ 0000000000000000000000000000000]
res1_temp_1              (sub        ) [ 0000000000000000000000000000000]
res1_temp_2              (select     ) [ 0000000000000001000000000000001]
add_ln89                 (add        ) [ 0000000000000000000000000000000]
select_ln88              (select     ) [ 0000000000000001000000000000001]
br_ln205                 (br         ) [ 0000000000000001000000000000001]
icmp_ln76                (icmp       ) [ 0000000000000000000000000000000]
xor_ln76                 (xor        ) [ 0000000000000000000000000000000]
sub_ln77                 (sub        ) [ 0000000000000000000000000000000]
temp1_1                  (select     ) [ 0000000000000000000000000000000]
trunc_ln                 (partselect ) [ 0000000000000000000000000000000]
sext_ln208               (sext       ) [ 0000000000000000000000000000000]
trunc_ln208              (trunc      ) [ 0000000000000000000000000000000]
select_ln208             (select     ) [ 0000000000000000000000000000000]
zext_ln208               (zext       ) [ 0000000000000000000000000000000]
add_ln208_1              (add        ) [ 0000000000000001011111111111111]
temp                     (call       ) [ 0000000000000000000000000000000]
trunc_ln1                (partselect ) [ 0000000000000000000000000000000]
sext_ln210               (sext       ) [ 0000000000000000000000000000000]
trunc_ln210              (trunc      ) [ 0000000000000000000000000000000]
select_ln210             (select     ) [ 0000000000000000000000000000000]
zext_ln210               (zext       ) [ 0000000000000000000000000000000]
add_ln210                (add        ) [ 0000000000000001000000000000001]
br_ln0                   (br         ) [ 0000000000000000000000000000000]
res1_1                   (phi        ) [ 0000000000000000000000000000001]
res2_1                   (phi        ) [ 0000000000000000000000000000001]
mrv                      (insertvalue) [ 0000000000000000000000000000000]
mrv_1                    (insertvalue) [ 0000000000000000000000000000000]
ret_ln215                (ret        ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="twiddle_factor_val2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddle_factor_val2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i31.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="op_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="3" slack="0"/>
<pin id="58" dir="0" index="1" bw="3" slack="0"/>
<pin id="59" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="MOD_INDEX_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="2" slack="0"/>
<pin id="64" dir="0" index="1" bw="2" slack="0"/>
<pin id="65" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="twiddle_factor_val2_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="twiddle_factor_val2_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input2_val_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input1_val_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="res1_1_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res1_1 (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="res1_1_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="14"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="32" slack="1"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res1_1/30 "/>
</bind>
</comp>

<comp id="95" class="1005" name="res2_1_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="97" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res2_1 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="res2_1_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res2_1/30 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_MUL_MOD_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="0" index="3" bw="2" slack="0"/>
<pin id="109" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_1/1 temp/16 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln190_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="temp1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln76_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="0" index="3" bw="2" slack="0"/>
<pin id="131" dir="0" index="4" bw="31" slack="0"/>
<pin id="132" dir="0" index="5" bw="2" slack="0"/>
<pin id="133" dir="0" index="6" bw="31" slack="0"/>
<pin id="134" dir="0" index="7" bw="31" slack="0"/>
<pin id="135" dir="0" index="8" bw="2" slack="0"/>
<pin id="136" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln76_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="res2_temp_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res2_temp_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln89_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="res2_temp_2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res2_temp_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln208_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="31" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln208_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="30" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="0" index="3" bw="6" slack="0"/>
<pin id="189" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln208_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="res1_temp_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="13"/>
<pin id="197" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp/14 "/>
</bind>
</comp>

<comp id="199" class="1004" name="res2_temp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="13"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res2_temp/14 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_380_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_380/14 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln76_3_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="0" index="2" bw="31" slack="0"/>
<pin id="216" dir="0" index="3" bw="2" slack="0"/>
<pin id="217" dir="0" index="4" bw="31" slack="0"/>
<pin id="218" dir="0" index="5" bw="2" slack="0"/>
<pin id="219" dir="0" index="6" bw="31" slack="0"/>
<pin id="220" dir="0" index="7" bw="31" slack="0"/>
<pin id="221" dir="0" index="8" bw="2" slack="14"/>
<pin id="222" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln76_3_cast/15 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln76_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="31" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/15 "/>
</bind>
</comp>

<comp id="235" class="1004" name="icmp_ln76_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="1"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76_1/15 "/>
</bind>
</comp>

<comp id="240" class="1004" name="res1_temp_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="31" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_1/15 "/>
</bind>
</comp>

<comp id="245" class="1004" name="res1_temp_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res1_temp_2/15 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln89_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="1"/>
<pin id="254" dir="0" index="1" bw="31" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/15 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln88_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="1"/>
<pin id="261" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/15 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln76_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/16 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xor_ln76_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln76/16 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln77_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="31" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln77/16 "/>
</bind>
</comp>

<comp id="277" class="1004" name="temp1_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp1_1/16 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="0" index="3" bw="6" slack="0"/>
<pin id="289" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/16 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln208_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln208/16 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln208_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln208_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="30" slack="1"/>
<pin id="305" dir="0" index="2" bw="30" slack="0"/>
<pin id="306" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/16 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln208_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/16 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln208_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="30" slack="0"/>
<pin id="315" dir="0" index="1" bw="31" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208_1/16 "/>
</bind>
</comp>

<comp id="319" class="1004" name="trunc_ln1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="31" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="0" index="3" bw="6" slack="0"/>
<pin id="324" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/29 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln210_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/29 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln210_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/29 "/>
</bind>
</comp>

<comp id="337" class="1004" name="select_ln210_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="30" slack="14"/>
<pin id="340" dir="0" index="2" bw="30" slack="0"/>
<pin id="341" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln210/29 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln210_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="30" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/29 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln210_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="30" slack="0"/>
<pin id="350" dir="0" index="1" bw="31" slack="0"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/29 "/>
</bind>
</comp>

<comp id="354" class="1004" name="mrv_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/30 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mrv_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/30 "/>
</bind>
</comp>

<comp id="366" class="1005" name="MOD_INDEX_read_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="1"/>
<pin id="368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="372" class="1005" name="twiddle_factor_val2_read_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddle_factor_val2_read "/>
</bind>
</comp>

<comp id="377" class="1005" name="input2_val_read_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input2_val_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="input1_val_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="13"/>
<pin id="384" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="input1_val_read "/>
</bind>
</comp>

<comp id="388" class="1005" name="icmp_ln190_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="15"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln190 "/>
</bind>
</comp>

<comp id="392" class="1005" name="temp1_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="zext_ln76_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln76 "/>
</bind>
</comp>

<comp id="405" class="1005" name="res2_temp_2_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="1"/>
<pin id="407" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res2_temp_2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="trunc_ln208_1_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="30" slack="1"/>
<pin id="412" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln208_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="res1_temp_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp "/>
</bind>
</comp>

<comp id="423" class="1005" name="res2_temp_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res2_temp "/>
</bind>
</comp>

<comp id="429" class="1005" name="tmp_380_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_380 "/>
</bind>
</comp>

<comp id="434" class="1005" name="res1_temp_2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="select_ln88_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln88 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln208_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="14"/>
<pin id="446" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="add_ln208_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln210_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="112"><net_src comp="68" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="104" pin=3"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="74" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="80" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="145"><net_src comp="62" pin="2"/><net_sink comp="126" pin=8"/></net>

<net id="149"><net_src comp="126" pin="9"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="80" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="74" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="146" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="150" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="156" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="150" pin="2"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="126" pin="9"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="40" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="46" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="198"><net_src comp="104" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="104" pin="4"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="22" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="212" pin=6"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="212" pin=7"/></net>

<net id="234"><net_src comp="212" pin="9"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="231" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="235" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="231" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="271"><net_src comp="263" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="282"><net_src comp="267" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="297"><net_src comp="284" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="277" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="302" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="294" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="104" pin="4"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="38" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="332"><net_src comp="319" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="104" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="52" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="337" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="329" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="89" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="98" pin="4"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="62" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="104" pin=3"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="212" pin=8"/></net>

<net id="375"><net_src comp="68" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="380"><net_src comp="74" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="385"><net_src comp="80" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="391"><net_src comp="114" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="120" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="402"><net_src comp="146" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="408"><net_src comp="170" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="413"><net_src comp="184" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="419"><net_src comp="194" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="426"><net_src comp="199" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="432"><net_src comp="204" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="437"><net_src comp="245" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="442"><net_src comp="257" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="447"><net_src comp="313" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="452"><net_src comp="348" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Configurable_PE.2 : input1_val | {1 }
	Port: Configurable_PE.2 : input2_val | {1 }
	Port: Configurable_PE.2 : twiddle_factor_val2 | {1 }
	Port: Configurable_PE.2 : MOD_INDEX | {1 }
	Port: Configurable_PE.2 : op | {1 }
  - Chain level:
	State 1
		br_ln190 : 1
		zext_ln76 : 1
		tmp : 1
		add_ln89_1 : 2
		res2_temp_2 : 3
		add_ln208 : 1
		trunc_ln208_1 : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		res1_temp : 1
		res2_temp : 1
		tmp_380 : 2
	State 15
		zext_ln76_1 : 1
		icmp_ln76_1 : 2
		res1_temp_1 : 2
		res1_temp_2 : 3
		add_ln89 : 2
		select_ln88 : 3
	State 16
		xor_ln76 : 1
		temp1_1 : 1
		trunc_ln : 2
		sext_ln208 : 3
		trunc_ln208 : 2
		select_ln208 : 3
		zext_ln208 : 4
		add_ln208_1 : 5
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		trunc_ln1 : 1
		sext_ln210 : 2
		trunc_ln210 : 1
		select_ln210 : 2
		zext_ln210 : 3
		add_ln210 : 4
	State 30
		res1_1 : 1
		res2_1 : 1
		mrv : 2
		mrv_1 : 3
		ret_ln215 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|---------|
|   call   |          grp_MUL_MOD_fu_104         |    9    | 2.46236 |   993   |   755   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |             temp1_fu_120            |    0    |    0    |    0    |    39   |
|          |          add_ln89_1_fu_164          |    0    |    0    |    0    |    39   |
|          |           add_ln208_fu_178          |    0    |    0    |    0    |    38   |
|    add   |           res1_temp_fu_194          |    0    |    0    |    0    |    39   |
|          |           add_ln89_fu_252           |    0    |    0    |    0    |    39   |
|          |          add_ln208_1_fu_313         |    0    |    0    |    0    |    38   |
|          |           add_ln210_fu_348          |    0    |    0    |    0    |    38   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          res2_temp_2_fu_170         |    0    |    0    |    0    |    32   |
|          |          res1_temp_2_fu_245         |    0    |    0    |    0    |    32   |
|  select  |          select_ln88_fu_257         |    0    |    0    |    0    |    32   |
|          |            temp1_1_fu_277           |    0    |    0    |    0    |    32   |
|          |         select_ln208_fu_302         |    0    |    0    |    0    |    30   |
|          |         select_ln210_fu_337         |    0    |    0    |    0    |    30   |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          res2_temp_1_fu_150         |    0    |    0    |    0    |    39   |
|    sub   |           res2_temp_fu_199          |    0    |    0    |    0    |    39   |
|          |          res1_temp_1_fu_240         |    0    |    0    |    0    |    39   |
|          |           sub_ln77_fu_273           |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
| sparsemux|        zext_ln76_cast_fu_126        |    0    |    0    |    51   |    9    |
|          |       zext_ln76_3_cast_fu_212       |    0    |    0    |    51   |    9    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          icmp_ln190_fu_114          |    0    |    0    |    0    |    11   |
|   icmp   |          icmp_ln76_1_fu_235         |    0    |    0    |    0    |    39   |
|          |           icmp_ln76_fu_263          |    0    |    0    |    0    |    39   |
|----------|-------------------------------------|---------|---------|---------|---------|
|    xor   |           xor_ln76_fu_267           |    0    |    0    |    0    |    2    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |          op_read_read_fu_56         |    0    |    0    |    0    |    0    |
|          |      MOD_INDEX_read_read_fu_62      |    0    |    0    |    0    |    0    |
|   read   | twiddle_factor_val2_read_read_fu_68 |    0    |    0    |    0    |    0    |
|          |      input2_val_read_read_fu_74     |    0    |    0    |    0    |    0    |
|          |      input1_val_read_read_fu_80     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |           zext_ln76_fu_146          |    0    |    0    |    0    |    0    |
|   zext   |          zext_ln76_1_fu_231         |    0    |    0    |    0    |    0    |
|          |          zext_ln208_fu_309          |    0    |    0    |    0    |    0    |
|          |          zext_ln210_fu_344          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_fu_156             |    0    |    0    |    0    |    0    |
|          |            tmp_380_fu_204           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|          |         trunc_ln208_1_fu_184        |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln_fu_284           |    0    |    0    |    0    |    0    |
|          |           trunc_ln1_fu_319          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   sext   |          sext_ln208_fu_294          |    0    |    0    |    0    |    0    |
|          |          sext_ln210_fu_329          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   trunc  |          trunc_ln208_fu_298         |    0    |    0    |    0    |    0    |
|          |          trunc_ln210_fu_333         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|insertvalue|              mrv_fu_354             |    0    |    0    |    0    |    0    |
|          |             mrv_1_fu_360            |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|
|   Total  |                                     |    9    | 2.46236 |   1095  |   1478  |
|----------|-------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|     MOD_INDEX_read_reg_366     |    2   |
|       add_ln208_1_reg_444      |   32   |
|        add_ln210_reg_449       |   32   |
|       icmp_ln190_reg_388       |    1   |
|     input1_val_read_reg_382    |   32   |
|     input2_val_read_reg_377    |   32   |
|          res1_1_reg_86         |   32   |
|       res1_temp_2_reg_434      |   32   |
|        res1_temp_reg_416       |   32   |
|          res2_1_reg_95         |   32   |
|       res2_temp_2_reg_405      |   32   |
|        res2_temp_reg_423       |   32   |
|       select_ln88_reg_439      |   32   |
|          temp1_reg_392         |   32   |
|         tmp_380_reg_429        |    1   |
|      trunc_ln208_1_reg_410     |   30   |
|twiddle_factor_val2_read_reg_372|   32   |
|        zext_ln76_reg_399       |   32   |
+--------------------------------+--------+
|              Total             |   482  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------|------|------|------|--------||---------||---------||---------|
| grp_MUL_MOD_fu_104 |  p1  |   3  |  32  |   96   ||    47   ||    13   |
| grp_MUL_MOD_fu_104 |  p2  |   2  |  32  |   64   ||    51   ||    9    |
| grp_MUL_MOD_fu_104 |  p3  |   2  |   2  |    4   ||    51   ||    9    |
|--------------------|------|------|------|--------||---------||---------||---------|
|        Total       |      |      |      |   164  || 2.43479 ||   149   ||    31   |
|--------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    2   |  1095  |  1478  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |   149  |   31   |
|  Register |    -   |    -   |   482  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    4   |  1726  |  1509  |
+-----------+--------+--------+--------+--------+
