
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version O-2018.06 for linux64 - May 21, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
################################################################################
## DO NOT EDIT THESE FILES BY HAND
##
## CONFIGURATION HAS BEEN MOVED TO THE MAKEFILE
################################################################################
set search_path [ list "./" "/afs/umich.edu/class/eecs470/lib/synopsys/" ]
./ /afs/umich.edu/class/eecs470/lib/synopsys/
set target_library "lec25dscc25_TT.db"
lec25dscc25_TT.db
set link_library [concat  "*" $target_library]
* lec25dscc25_TT.db
#/***********************************************************/
#/* Set some flags to suppress warnings we don't care about */
set suppress_errors [concat $suppress_errors "UID-401"]
UID-401
suppress_message {"VER-130"}
#/***********************************************************/
#/* The following lines are set from environment variables
#/* automatically by the Makefile
#/***********************************************************/
lappend search_path ../
./ /afs/umich.edu/class/eecs470/lib/synopsys/ ../
#set cache_module [getenv CACHE_NAME]
#set module_ddc [getenv PIPELINE_LIBS]
set lib_dir [getenv LIB_DIR]
libraries
set modules [getenv PIPELINE_MODULES]
OBQ ex_stage id_stage dcache pipe_mult if_stage RAS Map_Table RS Free_List Arch_Map_Table mem_stage vic_cache PHT_TWO_SC retire_buffer BP2 BTB cachemem phys_regfile CDB ROB GSHARE mult_stage icache SQ LQ IQ mem_controller CAM encoder psel_generic psel_single psel_rotating
read_file -f ddc [glob "../${lib_dir}/*.ddc"]
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/CDB.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/GSHARE.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/mem_stage.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/id_stage.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/mem_controller.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/PHT_TWO_SC.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/OBQ.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/if_stage.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/Arch_Map_Table.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/Map_Table.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/BTB.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/RAS.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/vic_cache.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/Free_List.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/mult_stage.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/BP2.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/pipe_mult.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/SQ.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/RS.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/LQ.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/IQ.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/phys_regfile.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/icache.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/ex_stage.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/ROB.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/cachemem.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/dcache.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/retire_buffer.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/psel_generic.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/psel_rotating.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/psel_single.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/encoder.ddc'.
Reading ddc file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/libraries/CAM.ddc'.
Loaded 213 designs.
Current design is 'CDB'.
CDB GSHARE mem_stage mem_stage_DW_rash_0 mem_stage_DW01_add_1 mem_stage_DW01_cmp6_51 mem_stage_DW01_cmp6_52 mem_stage_DW01_cmp6_53 mem_stage_DW01_cmp6_54 mem_stage_DW01_cmp6_55 mem_stage_DW01_cmp6_56 mem_stage_DW01_cmp6_57 mem_stage_DW01_cmp6_58 mem_stage_DW01_cmp6_59 mem_stage_DW01_cmp6_60 mem_stage_DW01_cmp6_61 mem_stage_DW01_cmp6_62 mem_stage_DW01_cmp6_63 mem_stage_DW01_cmp6_64 mem_stage_DW01_cmp6_65 mem_stage_DW01_cmp6_66 mem_stage_DW01_cmp6_67 mem_stage_DW01_cmp6_68 mem_stage_DW01_add_2 mem_stage_DW01_add_3 mem_stage_DW01_add_4 mem_stage_DW01_add_5 mem_stage_DW02_mult_4 mem_stage_DW01_add_6 mem_stage_DW01_add_9 id_stage mem_controller PHT_TWO_SC OBQ if_stage if_stage_DW01_add_1 Arch_Map_Table Map_Table BTB RAS RAS_DW01_add_1 vic_cache Free_List Free_List_DW01_inc_0 mult_stage mult_stage_DW02_mult_0 mult_stage_DW01_add_2 mult_stage_DW01_add_3 BP2 BP2_DW01_add_1 pipe_mult pipe_mult_DW02_mult_0 pipe_mult_DW02_mult_1 pipe_mult_DW02_mult_2 pipe_mult_DW02_mult_3 pipe_mult_DW01_add_8 pipe_mult_DW01_add_9 pipe_mult_DW01_add_10 pipe_mult_DW01_add_11 pipe_mult_DW01_add_13 pipe_mult_DW01_add_14 SQ SQ_DW01_cmp6_4 SQ_DW01_cmp6_5 SQ_DW01_cmp6_6 SQ_DW01_cmp6_7 SQ_DW01_cmp6_8 SQ_DW01_cmp6_9 SQ_DW01_cmp6_10 SQ_DW01_cmp6_11 SQ_DW01_cmp6_12 SQ_DW01_cmp6_13 SQ_DW01_cmp6_14 SQ_DW01_cmp6_15 SQ_DW01_cmp6_16 SQ_DW01_cmp6_17 SQ_DW01_cmp6_21 RS RS_DW01_dec_7 RS_DW01_dec_9 RS_DW01_dec_13 RS_DW01_dec_18 RS_DW01_dec_19 RS_DW01_dec_20 RS_DW01_dec_21 LQ LQ_DW01_cmp6_15 LQ_DW01_cmp6_16 LQ_DW01_cmp6_17 LQ_DW01_cmp6_18 LQ_DW01_cmp6_19 LQ_DW01_cmp6_20 LQ_DW01_cmp6_21 LQ_DW01_cmp6_22 LQ_DW01_cmp6_23 LQ_DW01_cmp6_24 LQ_DW01_cmp6_25 LQ_DW01_cmp6_26 LQ_DW01_cmp6_27 LQ_DW01_cmp6_28 LQ_DW01_cmp6_29 IQ phys_regfile icache icache_DW01_cmp6_38 icache_DW01_cmp6_44 icache_DW01_cmp6_45 icache_DW01_cmp6_46 icache_DW01_cmp6_47 icache_DW01_cmp6_48 icache_DW01_cmp6_49 icache_DW01_cmp6_50 icache_DW01_add_4 icache_DW01_cmp6_51 icache_DW01_cmp6_52 icache_DW01_cmp6_53 icache_DW01_cmp6_54 icache_DW01_cmp6_55 icache_DW01_cmp6_56 icache_DW01_add_5 icache_DW01_cmp6_57 icache_DW01_cmp6_58 icache_DW01_cmp6_59 icache_DW01_cmp6_60 icache_DW01_cmp6_61 icache_DW01_cmp6_62 icache_DW01_add_6 icache_DW01_cmp6_63 icache_DW01_cmp6_64 icache_DW01_cmp6_65 icache_DW01_cmp6_66 icache_DW01_cmp6_67 icache_DW01_cmp6_68 icache_DW01_add_7 ex_stage ex_stage_DW01_cmp6_0 ex_stage_DW01_ash_1 ex_stage_DW01_cmp6_1 ex_stage_DW01_ash_3 ex_stage_DW01_cmp6_2 ex_stage_DW01_ash_5 ex_stage_DW01_cmp6_3 ex_stage_DW01_ash_7 ex_stage_DW01_cmp6_4 ex_stage_DW01_ash_9 ex_stage_DW_rash_0 ex_stage_DW_rash_1 ex_stage_DW_rash_2 ex_stage_DW_rash_3 ex_stage_DW_rash_4 ex_stage_DW02_mult_0 ex_stage_DW02_mult_1 ex_stage_DW02_mult_2 ex_stage_DW02_mult_3 ex_stage_DW01_add_13 ex_stage_DW01_add_14 ex_stage_DW01_add_15 ex_stage_DW01_sub_10 ex_stage_DW01_add_16 ex_stage_DW01_sub_11 ex_stage_DW01_sub_12 ex_stage_DW01_sub_13 ex_stage_DW01_sub_14 ex_stage_DW01_add_17 ex_stage_DW01_add_18 ex_stage_DW01_add_19 ex_stage_DW01_add_20 ex_stage_DW01_add_21 ex_stage_DW01_cmp6_10 ex_stage_DW01_cmp6_11 ex_stage_DW01_cmp6_12 ex_stage_DW01_cmp6_13 ex_stage_DW01_cmp6_14 ex_stage_DW01_add_23 ex_stage_DW01_add_25 ROB cachemem dcache dcache_DW_rash_0 dcache_DW01_add_1 dcache_DW01_cmp6_59 dcache_DW01_cmp6_60 dcache_DW01_cmp6_61 dcache_DW01_cmp6_62 dcache_DW01_cmp6_63 dcache_DW01_cmp6_64 dcache_DW01_cmp6_65 dcache_DW01_cmp6_66 dcache_DW01_cmp6_67 dcache_DW01_cmp6_68 dcache_DW02_mult_4 dcache_DW01_add_6 dcache_DW01_add_7 dcache_DW01_add_J2_0 dcache_DW01_add_8 dcache_DW01_add_J3_0 dcache_DW01_cmp6_77 dcache_DW01_cmp6_J2_0 dcache_DW01_cmp6_J3_0 dcache_DW01_cmp6_J2_1 dcache_DW01_cmp6_78 dcache_DW01_cmp6_J3_1 dcache_DW01_add_J2_1 dcache_DW01_cmp6_79 dcache_DW01_cmp6_J2_2 retire_buffer retire_buffer_DW01_inc_0 psel_generic psel_rotating psel_single encoder encoder_DW01_dec_1 CAM
foreach module ${modules} {
 #read_file -f ddc [list "../${lib_dir}/${module}.ddc"]
 set_dont_touch ${module} 
}
# read_file -f ddc [list ${MODULE_DDC}]
#set headers [getenv HEADERS]
#set sources [getenv PIPEFILES]
set pipeline_name [getenv PIPELINE_NAME]
pipeline
analyze -f sverilog [list "../../verilog/${pipeline_name}.v"]
Running PRESTO HDLC
Compiling source file ../../verilog/pipeline.v
Opening include file ../../sys_defs.vh
Opening include file ../../cache_defs.vh
Warning:  ../../verilog/pipeline.v:176: Redeclaration of port 'map_table_out'. (VER-331)
Warning:  ../../verilog/pipeline.v:189: Redeclaration of port 'ROB_enable'. (VER-331)
Warning:  ../../verilog/pipeline.v:198: Redeclaration of port 'rs_table_out'. (VER-331)
Warning:  ../../verilog/pipeline.v:293: Redeclaration of port 'co_ret_NPC'. (VER-331)
Warning:  ../../verilog/pipeline.v:294: Redeclaration of port 'co_ret_IR'. (VER-331)
Warning:  ../../verilog/pipeline.v:303: Redeclaration of port 'ROB_table_out'. (VER-331)
Warning:  ../../verilog/pipeline.v:316: Redeclaration of port 'arch_table'. (VER-331)
Warning:  ../../verilog/pipeline.v:340: Redeclaration of port 'retire_inst_busy'. (VER-331)
Warning:  ../../verilog/pipeline.v:344: Redeclaration of port 'retire_reg_NPC'. (VER-331)
Warning:  ../../verilog/pipeline.v:844: the undeclared symbol 'IQ_fetch_en' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../verilog/pipeline.v:983: the undeclared symbol 'dispatch_no_hazard_comb' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ../../verilog/pipeline.v:986: the undeclared symbol 'id_di_enable' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
1
elaborate ${pipeline_name}
Running PRESTO HDLC
Warning:  ../../verilog/pipeline.v:928: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../verilog/pipeline.v:1649: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../verilog/pipeline.v:709: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 680 in file
	'../../verilog/pipeline.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           692            |    auto/auto     |
|           709            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pipeline line 654 in file
		'../../verilog/pipeline.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|     if12_PC_reg_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| if12_fetch_NPC_out_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     if12_IR_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| if12_valid_inst_out_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine pipeline line 989 in file
		'../../verilog/pipeline.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| id_di_branch_inst_reg | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|   id_di_inst_in_reg   | Flip-flop |  146  |  Y  | N  | N  | N  | Y  | N  | N  |
|   id_di_inst_in_reg   | Flip-flop |   4   |  Y  | N  | N  | N  | N  | Y  | N  |
|     id_di_NPC_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|     id_di_IR_reg      | Flip-flop |  14   |  Y  | N  | N  | N  | Y  | N  | N  |
|     id_di_IR_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | Y  | N  |
| id_di_valid_inst_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine pipeline line 1101 in file
		'../../verilog/pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    issue_reg_reg    | Flip-flop |  876  |  Y  | N  | N  | N  | Y  | N  | N  |
|    issue_reg_reg    | Flip-flop |  24   |  Y  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 1171 in file
		'../../verilog/pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ex_mult_reg_reg   | Flip-flop |  243  |  Y  | N  | N  | N  | Y  | N  | N  |
|   ex_mult_reg_reg   | Flip-flop |  69   |  Y  | N  | N  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 1239 in file
		'../../verilog/pipeline.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|  ex_co_valid_inst_reg  | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|  ex_co_valid_inst_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ex_co_alu_result_reg  | Flip-flop |  320  |  Y  | N  | N  | N  | Y  | N  | N  |
|  ex_co_alu_result_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     ex_co_NPC_reg      | Flip-flop |  320  |  Y  | N  | N  | N  | Y  | N  | N  |
|     ex_co_NPC_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      ex_co_IR_reg      | Flip-flop |  70   |  Y  | N  | N  | N  | Y  | N  | N  |
|      ex_co_IR_reg      | Flip-flop |  90   |  Y  | N  | N  | N  | N  | Y  | N  |
|      ex_co_IR_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| ex_co_dest_reg_idx_reg | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
| ex_co_dest_reg_idx_reg | Flip-flop |  25   |  Y  | N  | N  | N  | N  | Y  | N  |
| ex_co_dest_reg_idx_reg | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|    ex_co_rd_mem_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     ex_co_halt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|   ex_co_illegal_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   ex_co_illegal_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine pipeline line 1288 in file
		'../../verilog/pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ex_co_sq_idx_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pipeline line 1304 in file
		'../../verilog/pipeline.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   ex_co_rega_st_reg    | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| ex_co_take_branch_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| ex_co_branch_index_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|  ex_co_br_wr_data_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
	in routine pipeline line 1440 in file
		'../../verilog/pipeline.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  mem_co_alu_result_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|  mem_co_valid_inst_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     mem_co_NPC_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|      mem_co_IR_reg      | Flip-flop |  14   |  Y  | N  | N  | N  | Y  | N  | N  |
|      mem_co_IR_reg      | Flip-flop |  18   |  Y  | N  | N  | N  | N  | Y  | N  |
|   mem_co_illegal_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| mem_co_dest_reg_idx_reg | Flip-flop |   6   |  Y  | N  | N  | N  | N  | Y  | N  |
===================================================================================

Inferred memory devices in process
	in routine pipeline line 1619 in file
		'../../verilog/pipeline.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| co_ret_valid_inst_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    co_ret_NPC_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | Y  | N  | N  |
|     co_ret_IR_reg     | Flip-flop |  14   |  Y  | N  | N  | N  | Y  | N  | N  |
|     co_ret_IR_reg     | Flip-flop |  18   |  Y  | N  | N  | N  | N  | Y  | N  |
|  co_ret_illegal_reg   | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine pipeline line 1729 in file
		'../../verilog/pipeline.v'.
==========================================================================================
|         Register Name          |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==========================================================================================
|  rob_retire_out_is_store_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      retire_inst_busy_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|     retire_reg_wr_idx_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     retire_reg_wr_idx_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | Y  | N  |
|      retire_reg_wr_en_reg      | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       retire_reg_NPC_reg       | Flip-flop |  63   |  Y  | N  | N  | N  | Y  | N  | N  |
|       retire_reg_NPC_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | Y  | N  |
|      retire_reg_phys_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|    rob_retire_out_halt_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| rob_retire_out_take_branch_reg | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      ret_branch_inst_reg       | Flip-flop |  137  |  Y  | N  | N  | N  | Y  | N  | N  |
==========================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  pipeline/1708   |   32   |    6    |      5       |
======================================================
Warning:  ../../verilog/pipeline.v:1654: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'pipeline'.
1
set design_name ${pipeline_name}
pipeline
set clock_name clock
clock
set reset_name reset
reset
set CLK_PERIOD 30
30
#set clock_name [getenv CLOCK_NET_NAME]
#set reset_name [getenv RESET_NET_NAME]
#set CLK_PERIOD [getenv CLOCK_PERIOD]
set SYN_DIR ./
./
#/***********************************************************/
#/* You should NOT edit anything below this line for 470    */
#/***********************************************************/
#/***********************************************************/
#/* Set some flags for optimisation */
set compile_top_all_paths "true"
true
set auto_wire_load_selection "false"
false
set compile_seqmap_synchronous_extraction "true"
true
# uncomment this and change number appropriately if on multi-core machine
#set_host_options -max_cores 2
#/***********************************************************/
#/*  Clk Periods/uncertainty/transition                     */
set CLK_TRANSITION 0.1
0.1
set CLK_UNCERTAINTY 0.1
0.1
set CLK_LATENCY 0.1
0.1
#/* Input/output Delay values */
set AVG_INPUT_DELAY 0.1
0.1
set AVG_OUTPUT_DELAY 0.1
0.1
#/* Critical Range (ns) */
set CRIT_RANGE 1.0
1.0
#/***********************************************************/
#/* Design Constrains: Not all used                         */
set MAX_TRANSITION 1.0
1.0
set FAST_TRANSITION 0.1
0.1
set MAX_FANOUT 32
32
set MID_FANOUT 8
8
set LOW_FANOUT 1
1
set HIGH_DRIVE 0
0
set HIGH_LOAD 1.0
1.0
set AVG_LOAD 0.1
0.1
set AVG_FANOUT_LOAD 10
10
#/***********************************************************/
#/*BASIC_INPUT = cb18os120_tsmc_max/nd02d1/A1
#BASIC_OUTPUT = cb18os120_tsmc_max/nd02d1/ZN*/
set DRIVING_CELL dffacs1
dffacs1
#/* DONT_USE_LIST = {   } */
#/*************operation cons**************/
#/*OP_WCASE = WCCOM;
#OP_BCASE = BCCOM;*/
set WIRE_LOAD "tsmcwire"
tsmcwire
set LOGICLIB lec25dscc25_TT
lec25dscc25_TT
#/*****************************/
#/* Sourcing the file that sets the Search path and the libraries(target,link) */
set sys_clk $clock_name
clock
set netlist_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".vg"]
./pipeline.vg
set svsim_file [format "%s%s%s" $SYN_DIR $design_name "_svsim.sv"]
./pipeline_svsim.sv
set ddc_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".ddc"]
./pipeline.ddc
set rep_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".rep"]
./pipeline.rep
set res_file [format "%s%s%s" $SYN_DIR $design_name ".res"]
./pipeline.res
set dc_shell_status [ set chk_file [format "%s%s"  [format "%s%s"  $SYN_DIR $design_name] ".chk"] ]
./pipeline.chk
#/* if we didnt find errors at this point, run */
if {  $dc_shell_status != [list] } {
  current_design $design_name
  link
  set_host_options -max_cores {3}
  set_wire_load_model -name $WIRE_LOAD -lib $LOGICLIB $design_name
  set_wire_load_mode top
  set_fix_multiple_port_nets -outputs -buffer_constants
  create_clock -period $CLK_PERIOD -name $sys_clk [find port $sys_clk]
  set_clock_uncertainty $CLK_UNCERTAINTY $sys_clk
  set_fix_hold $sys_clk
  group_path -from [all_inputs] -name input_grp
  group_path -to [all_outputs] -name output_grp
  set_driving_cell  -lib_cell $DRIVING_CELL [all_inputs]
  remove_driving_cell [find port $sys_clk]
  set_fanout_load $AVG_FANOUT_LOAD [all_outputs]
  set_load $AVG_LOAD [all_outputs]
  set_input_delay $AVG_INPUT_DELAY -clock $sys_clk [all_inputs]
  remove_input_delay -clock $sys_clk [find port $sys_clk]
  set_output_delay $AVG_OUTPUT_DELAY -clock $sys_clk [all_outputs]
  set_dont_touch $reset_name
  set_resistance 0 $reset_name
  set_drive 0 $reset_name
  set_critical_range $CRIT_RANGE [current_design]
  set_max_delay $CLK_PERIOD [all_outputs]
  set MAX_FANOUT $MAX_FANOUT
  set MAX_TRANSITION $MAX_TRANSITION
  uniquify
  ungroup -all -flatten
  redirect $chk_file { check_design }
  compile -map_effort medium
  write -hier -format verilog -output $netlist_file $design_name
  write -hier -format ddc -output $ddc_file $design_name
  write -format svsim -output $svsim_file $design_name
  redirect $rep_file { report_design -nosplit }
  redirect -append $rep_file { report_area }
  redirect -append $rep_file { report_timing -max_paths 2 -input_pins -nets -transition_time -nosplit }
  redirect -append $rep_file { report_constraint -max_delay -verbose -nosplit }
  redirect $res_file { report_resources -hier }
  remove_design -all
  read_file -format verilog $netlist_file
  current_design $design_name
  redirect -append $rep_file { report_reference -nosplit }
  quit
} else {
  quit
}
Current design is 'pipeline'.

  Linking design 'pipeline'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (214 designs)             /home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/pipeline.db, etc
  lec25dscc25_TT (library)    /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db

Current design is 'pipeline'.
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)
Warning: All hierarchical cells are don't touched. No cells can be ungrouped. (UID-229)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

Warning: Dont_touch on net 'reset' may be overridden by compile because it
	is connected to generic logic. Use all_connected to see net
	connections. (OPT-461)

Information: There are 11105 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pipeline'
Information: The register 'id_di_inst_in_reg[busy]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_di_inst_in_reg[br_idx][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_di_inst_in_reg[br_idx][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_di_inst_in_reg[br_idx][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_di_inst_in_reg[br_idx][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'retire_reg_wr_idx_reg[5]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'pipeline_DW01_sub_0'
  Processing 'pipeline_DW01_cmp6_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:31 21289367.0      0.00       0.0   12503.4                                0.00  
    0:01:31 21289367.0      0.00       0.0   12503.4                                0.00  
    0:01:31 21289367.0      0.00       0.0   12503.4                                0.00  
    0:01:32 21289367.0      0.00       0.0   12503.4                                0.00  
    0:01:33 21289367.0      0.00       0.0   12503.4                                0.00  
    0:01:40 20383798.9      0.00       0.0     240.4                                0.00  
    0:01:41 20376192.9      0.00       0.0     240.4                                0.00  
    0:01:43 20376184.6      0.00       0.0     239.9                                0.00  
    0:01:43 20376184.6      0.00       0.0     239.9                                0.00  
    0:01:43 20376184.6      0.00       0.0     239.9                                0.00  
    0:01:44 20376184.6      0.00       0.0     239.9                                0.00  
    0:01:44 20376184.6      0.00       0.0     239.9                                0.00  
    0:01:45 20389273.2      0.00       0.0      11.6                                0.00  
    0:01:46 20389273.2      0.00       0.0      11.6                                0.00  
    0:01:46 20389273.2      0.00       0.0      11.6                                0.00  
    0:01:46 20389273.2      0.00       0.0      11.6                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:46 20389273.2      0.00       0.0      11.6                                0.00  
    0:01:46 20389273.2      0.00       0.0      11.6                                0.00  
    0:01:47 20388676.0      0.00       0.0      18.2                                0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:51 20388676.0      0.00       0.0      18.2                               -3.20  
    0:01:53 20390534.0      0.00       0.0       6.3 if_id_IR[3]                   -3.20  
    0:01:54 20391421.5      0.00       0.0       1.2 if_id_IR[7]                   -3.20  
    0:01:54 20392516.3      0.00       0.0       0.2 arch_table[25][1]             -3.20  
    0:01:54 20393014.0      0.00       0.0       0.0                               -3.20  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:54 20393014.0      0.00       0.0       0.0                               -3.20  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:55 20393014.0      0.00       0.0       0.0                               -3.20  
    0:01:55 20393014.0      0.00       0.0       0.0                               -3.20  
    0:01:57 20387738.7      0.00       0.0       0.0                               -3.20  
    0:01:58 20385756.4      0.00       0.0       0.0                               -3.20  
    0:01:59 20384205.3      0.00       0.0       0.0                               -3.20  
    0:01:59 20382811.9      0.00       0.0       0.0                               -3.20  
    0:02:00 20381741.9      0.00       0.0       0.0                               -3.20  
    0:02:00 20380879.3      0.00       0.0       0.0                               -3.20  
    0:02:01 20380016.7      0.00       0.0       0.0                               -3.20  
    0:02:01 20379477.5      0.00       0.0       0.0                               -3.20  
    0:02:01 20379104.3      0.00       0.0       0.0                               -3.20  
    0:02:02 20378847.1      0.00       0.0       0.0                               -3.20  
    0:02:02 20378581.7      0.00       0.0       0.0                               -3.20  
    0:02:02 20378415.8      0.00       0.0       0.0                               -3.20  
    0:02:02 20378250.0      0.00       0.0       0.0                               -3.20  
    0:02:02 20378084.1      0.00       0.0       0.0                               -3.20  
    0:02:03 20377918.2      0.00       0.0       0.0                               -3.20  
    0:02:03 20377918.2      0.00       0.0       0.0                               -3.20  
    0:02:04 20377918.2      0.00       0.0       0.0                               -3.20  
    0:02:05 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:05 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:05 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:06 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:06 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:06 20371921.3      0.00       0.0       0.0                               -3.20  
    0:02:06 20375404.9      0.00       0.0       0.0                               -0.13  


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:02:06 20375404.9      0.00       0.0       0.0                               -0.13  
    0:02:10 20377727.4      0.00       0.0       0.0                               -0.13  
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'pipeline' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'a0/clock': 35876 load(s), 1 driver(s)
Writing verilog file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/pipeline.vg'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 12 nets to module icache using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 2 nets to module RS using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 16 nets to module ex_stage_DW02_mult_3 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 30 nets to module ex_stage_DW02_mult_2 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 46 nets to module ex_stage_DW02_mult_1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 160 nets to module ex_stage using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 6 nets to module mem_stage using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 202 nets to module pipeline using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Writing ddc file './pipeline.ddc'.
Writing svsim file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/pipeline_svsim.sv'.
Removing design 'CDB'
Removing design 'GSHARE'
Removing design 'mem_stage'
Removing design 'mem_stage_DW_rash_0'
Removing design 'mem_stage_DW01_add_1'
Removing design 'mem_stage_DW01_cmp6_51'
Removing design 'mem_stage_DW01_cmp6_52'
Removing design 'mem_stage_DW01_cmp6_53'
Removing design 'mem_stage_DW01_cmp6_54'
Removing design 'mem_stage_DW01_cmp6_55'
Removing design 'mem_stage_DW01_cmp6_56'
Removing design 'mem_stage_DW01_cmp6_57'
Removing design 'mem_stage_DW01_cmp6_58'
Removing design 'mem_stage_DW01_cmp6_59'
Removing design 'mem_stage_DW01_cmp6_60'
Removing design 'mem_stage_DW01_cmp6_61'
Removing design 'mem_stage_DW01_cmp6_62'
Removing design 'mem_stage_DW01_cmp6_63'
Removing design 'mem_stage_DW01_cmp6_64'
Removing design 'mem_stage_DW01_cmp6_65'
Removing design 'mem_stage_DW01_cmp6_66'
Removing design 'mem_stage_DW01_cmp6_67'
Removing design 'mem_stage_DW01_cmp6_68'
Removing design 'mem_stage_DW01_add_2'
Removing design 'mem_stage_DW01_add_3'
Removing design 'mem_stage_DW01_add_4'
Removing design 'mem_stage_DW01_add_5'
Removing design 'mem_stage_DW02_mult_4'
Removing design 'mem_stage_DW01_add_6'
Removing design 'mem_stage_DW01_add_9'
Removing design 'id_stage'
Removing design 'mem_controller'
Removing design 'PHT_TWO_SC'
Removing design 'OBQ'
Removing design 'if_stage'
Removing design 'if_stage_DW01_add_1'
Removing design 'Arch_Map_Table'
Removing design 'Map_Table'
Removing design 'BTB'
Removing design 'RAS'
Removing design 'RAS_DW01_add_1'
Removing design 'vic_cache'
Removing design 'Free_List'
Removing design 'Free_List_DW01_inc_0'
Removing design 'mult_stage'
Removing design 'mult_stage_DW02_mult_0'
Removing design 'mult_stage_DW01_add_2'
Removing design 'mult_stage_DW01_add_3'
Removing design 'BP2'
Removing design 'BP2_DW01_add_1'
Removing design 'pipe_mult'
Removing design 'pipe_mult_DW02_mult_0'
Removing design 'pipe_mult_DW02_mult_1'
Removing design 'pipe_mult_DW02_mult_2'
Removing design 'pipe_mult_DW02_mult_3'
Removing design 'pipe_mult_DW01_add_8'
Removing design 'pipe_mult_DW01_add_9'
Removing design 'pipe_mult_DW01_add_10'
Removing design 'pipe_mult_DW01_add_11'
Removing design 'pipe_mult_DW01_add_13'
Removing design 'pipe_mult_DW01_add_14'
Removing design 'SQ'
Removing design 'SQ_DW01_cmp6_4'
Removing design 'SQ_DW01_cmp6_5'
Removing design 'SQ_DW01_cmp6_6'
Removing design 'SQ_DW01_cmp6_7'
Removing design 'SQ_DW01_cmp6_8'
Removing design 'SQ_DW01_cmp6_9'
Removing design 'SQ_DW01_cmp6_10'
Removing design 'SQ_DW01_cmp6_11'
Removing design 'SQ_DW01_cmp6_12'
Removing design 'SQ_DW01_cmp6_13'
Removing design 'SQ_DW01_cmp6_14'
Removing design 'SQ_DW01_cmp6_15'
Removing design 'SQ_DW01_cmp6_16'
Removing design 'SQ_DW01_cmp6_17'
Removing design 'SQ_DW01_cmp6_21'
Removing design 'RS'
Removing design 'RS_DW01_dec_7'
Removing design 'RS_DW01_dec_9'
Removing design 'RS_DW01_dec_13'
Removing design 'RS_DW01_dec_18'
Removing design 'RS_DW01_dec_19'
Removing design 'RS_DW01_dec_20'
Removing design 'RS_DW01_dec_21'
Removing design 'LQ'
Removing design 'LQ_DW01_cmp6_15'
Removing design 'LQ_DW01_cmp6_16'
Removing design 'LQ_DW01_cmp6_17'
Removing design 'LQ_DW01_cmp6_18'
Removing design 'LQ_DW01_cmp6_19'
Removing design 'LQ_DW01_cmp6_20'
Removing design 'LQ_DW01_cmp6_21'
Removing design 'LQ_DW01_cmp6_22'
Removing design 'LQ_DW01_cmp6_23'
Removing design 'LQ_DW01_cmp6_24'
Removing design 'LQ_DW01_cmp6_25'
Removing design 'LQ_DW01_cmp6_26'
Removing design 'LQ_DW01_cmp6_27'
Removing design 'LQ_DW01_cmp6_28'
Removing design 'LQ_DW01_cmp6_29'
Removing design 'IQ'
Removing design 'phys_regfile'
Removing design 'icache'
Removing design 'icache_DW01_cmp6_38'
Removing design 'icache_DW01_cmp6_44'
Removing design 'icache_DW01_cmp6_45'
Removing design 'icache_DW01_cmp6_46'
Removing design 'icache_DW01_cmp6_47'
Removing design 'icache_DW01_cmp6_48'
Removing design 'icache_DW01_cmp6_49'
Removing design 'icache_DW01_cmp6_50'
Removing design 'icache_DW01_add_4'
Removing design 'icache_DW01_cmp6_51'
Removing design 'icache_DW01_cmp6_52'
Removing design 'icache_DW01_cmp6_53'
Removing design 'icache_DW01_cmp6_54'
Removing design 'icache_DW01_cmp6_55'
Removing design 'icache_DW01_cmp6_56'
Removing design 'icache_DW01_add_5'
Removing design 'icache_DW01_cmp6_57'
Removing design 'icache_DW01_cmp6_58'
Removing design 'icache_DW01_cmp6_59'
Removing design 'icache_DW01_cmp6_60'
Removing design 'icache_DW01_cmp6_61'
Removing design 'icache_DW01_cmp6_62'
Removing design 'icache_DW01_add_6'
Removing design 'icache_DW01_cmp6_63'
Removing design 'icache_DW01_cmp6_64'
Removing design 'icache_DW01_cmp6_65'
Removing design 'icache_DW01_cmp6_66'
Removing design 'icache_DW01_cmp6_67'
Removing design 'icache_DW01_cmp6_68'
Removing design 'icache_DW01_add_7'
Removing design 'ex_stage'
Removing design 'ex_stage_DW01_cmp6_0'
Removing design 'ex_stage_DW01_ash_1'
Removing design 'ex_stage_DW01_cmp6_1'
Removing design 'ex_stage_DW01_ash_3'
Removing design 'ex_stage_DW01_cmp6_2'
Removing design 'ex_stage_DW01_ash_5'
Removing design 'ex_stage_DW01_cmp6_3'
Removing design 'ex_stage_DW01_ash_7'
Removing design 'ex_stage_DW01_cmp6_4'
Removing design 'ex_stage_DW01_ash_9'
Removing design 'ex_stage_DW_rash_0'
Removing design 'ex_stage_DW_rash_1'
Removing design 'ex_stage_DW_rash_2'
Removing design 'ex_stage_DW_rash_3'
Removing design 'ex_stage_DW_rash_4'
Removing design 'ex_stage_DW02_mult_0'
Removing design 'ex_stage_DW02_mult_1'
Removing design 'ex_stage_DW02_mult_2'
Removing design 'ex_stage_DW02_mult_3'
Removing design 'ex_stage_DW01_add_13'
Removing design 'ex_stage_DW01_add_14'
Removing design 'ex_stage_DW01_add_15'
Removing design 'ex_stage_DW01_sub_10'
Removing design 'ex_stage_DW01_add_16'
Removing design 'ex_stage_DW01_sub_11'
Removing design 'ex_stage_DW01_sub_12'
Removing design 'ex_stage_DW01_sub_13'
Removing design 'ex_stage_DW01_sub_14'
Removing design 'ex_stage_DW01_add_17'
Removing design 'ex_stage_DW01_add_18'
Removing design 'ex_stage_DW01_add_19'
Removing design 'ex_stage_DW01_add_20'
Removing design 'ex_stage_DW01_add_21'
Removing design 'ex_stage_DW01_cmp6_10'
Removing design 'ex_stage_DW01_cmp6_11'
Removing design 'ex_stage_DW01_cmp6_12'
Removing design 'ex_stage_DW01_cmp6_13'
Removing design 'ex_stage_DW01_cmp6_14'
Removing design 'ex_stage_DW01_add_23'
Removing design 'ex_stage_DW01_add_25'
Removing design 'ROB'
Removing design 'cachemem'
Removing design 'dcache'
Removing design 'dcache_DW_rash_0'
Removing design 'dcache_DW01_add_1'
Removing design 'dcache_DW01_cmp6_59'
Removing design 'dcache_DW01_cmp6_60'
Removing design 'dcache_DW01_cmp6_61'
Removing design 'dcache_DW01_cmp6_62'
Removing design 'dcache_DW01_cmp6_63'
Removing design 'dcache_DW01_cmp6_64'
Removing design 'dcache_DW01_cmp6_65'
Removing design 'dcache_DW01_cmp6_66'
Removing design 'dcache_DW01_cmp6_67'
Removing design 'dcache_DW01_cmp6_68'
Removing design 'dcache_DW02_mult_4'
Removing design 'dcache_DW01_add_6'
Removing design 'dcache_DW01_add_7'
Removing design 'dcache_DW01_add_J2_0'
Removing design 'dcache_DW01_add_8'
Removing design 'dcache_DW01_add_J3_0'
Removing design 'dcache_DW01_cmp6_77'
Removing design 'dcache_DW01_cmp6_J2_0'
Removing design 'dcache_DW01_cmp6_J3_0'
Removing design 'dcache_DW01_cmp6_J2_1'
Removing design 'dcache_DW01_cmp6_78'
Removing design 'dcache_DW01_cmp6_J3_1'
Removing design 'dcache_DW01_add_J2_1'
Removing design 'dcache_DW01_cmp6_79'
Removing design 'dcache_DW01_cmp6_J2_2'
Removing design 'retire_buffer'
Removing design 'retire_buffer_DW01_inc_0'
Removing design 'psel_generic'
Removing design 'psel_rotating'
Removing design 'psel_single'
Removing design 'encoder'
Removing design 'encoder_DW01_dec_1'
Removing design 'CAM'
Removing design 'pipeline'
Removing design 'pipeline_DW01_sub_0'
Removing design 'pipeline_DW01_cmp6_0'
Removing library 'lec25dscc25_TT'
Removing library 'gtech'
Removing library 'standard.sldb'
Loading db file '/afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/gtech.db'
Loading db file '/usr/caen/synopsys-synth-2018.06/libraries/syn/standard.sldb'
  Loading link library 'lec25dscc25_TT'
  Loading link library 'gtech'
Loading verilog file '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/pipeline.vg'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/pipeline.vg
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/heewoo/Desktop/eecs470/FINAL/group10w19/synth/pipeline/mem_controller.db:mem_controller'
Loaded 158 designs.
Current design is 'mem_controller'.
Current design is 'pipeline'.

Thank you...
