
FreeIMUTest.h.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000086  00800200  000030a0  00003134  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000030a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000041f  00800286  00800286  000031ba  2**0
                  ALLOC
  3 .debug_aranges 00001118  00000000  00000000  000031ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000038b1  00000000  00000000  000042d2  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0001484c  00000000  00000000  00007b83  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000265e  00000000  00000000  0001c3cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00008822  00000000  00000000  0001ea2d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000020b0  00000000  00000000  00027250  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000061ff  00000000  00000000  00029300  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00009895  00000000  00000000  0002f4ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000010f0  00000000  00000000  00038d94  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
{
}
       0:	0c 94 06 01 	jmp	0x20c	; 0x20c <__dtors_end>

void SPIClass::setClockDivider(uint8_t rate)
{
  SPCR = (SPCR & ~SPI_CLOCK_MASK) | (rate & SPI_CLOCK_MASK);
  SPSR = (SPSR & ~SPI_2XCLOCK_MASK) | ((rate >> 2) & SPI_2XCLOCK_MASK);
}
       4:	0c 94 1c 13 	jmp	0x2638	; 0x2638 <__vector_1>
 * @see MPU60X0_ADDRESS_AD0_HIGH
 */
MPU60X0::MPU60X0(bool useSPI, uint8_t address) {
	bSPI = useSPI;
    devAddr = address;
}
       8:	0c 94 4d 13 	jmp	0x269a	; 0x269a <__vector_2>
 * @param data New word value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeWord(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint16_t data) {
    return writeWords(useSPI, devAddr, regAddr, 1, &data);
}
       c:	0c 94 7e 13 	jmp	0x26fc	; 0x26fc <__vector_3>
	}

};


Encoder::Encoder(byte pin1, byte pin2,Callback* callback):
      10:	0c 94 af 13 	jmp	0x275e	; 0x275e <__vector_4>

	{};
HBridgeMotor::HBridgeMotor(unsigned char FWMotorPin,unsigned char BWMotorPin)
{
	init(FWMotorPin, BWMotorPin);
}
      14:	0c 94 e0 13 	jmp	0x27c0	; 0x27c0 <__vector_5>

PacketStream::PacketStream(SerialPort* str):
		outStream(str),
		lenght(0),
		pointer(array)
	{};
      18:	0c 94 11 14 	jmp	0x2822	; 0x2822 <__vector_6>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
      1c:	0c 94 42 14 	jmp	0x2884	; 0x2884 <__vector_7>
    n += write(*buffer++);
  }
  return n;
}

size_t Print::print(const __FlashStringHelper *ifsh)
      20:	0c 94 73 14 	jmp	0x28e6	; 0x28e6 <__vector_8>
	}
}

/* Delay for the given number of microseconds.  Assumes a 8 or 16 MHz clock. */
void delayMicroseconds(unsigned int us)
{
      24:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
	high = 0;
#endif

	// combine the two bytes
	return (high << 8) | low;
}
      28:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      2c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      30:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      34:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      38:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      3c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      40:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      44:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      48:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      4c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      50:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      54:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      58:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      5c:	0c 94 b3 14 	jmp	0x2966	; 0x2966 <__vector_23>
      60:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      64:	0c 94 50 0d 	jmp	0x1aa0	; 0x1aa0 <__vector_25>
      68:	0c 94 98 0e 	jmp	0x1d30	; 0x1d30 <__vector_26>
      6c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      70:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      74:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      78:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      7c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      80:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      84:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      88:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      8c:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      90:	0c 94 90 0d 	jmp	0x1b20	; 0x1b20 <__vector_36>
      94:	0c 94 d7 0e 	jmp	0x1dae	; 0x1dae <__vector_37>
      98:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      9c:	0c 94 14 02 	jmp	0x428	; 0x428 <__vector_39>
      a0:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      a4:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      a8:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      ac:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      b0:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      b4:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      b8:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      bc:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      c0:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      c4:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      c8:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      cc:	0c 94 d0 0d 	jmp	0x1ba0	; 0x1ba0 <__vector_51>
      d0:	0c 94 16 0f 	jmp	0x1e2c	; 0x1e2c <__vector_52>
      d4:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>
      d8:	0c 94 10 0e 	jmp	0x1c20	; 0x1c20 <__vector_54>
      dc:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <__vector_55>
      e0:	0c 94 33 01 	jmp	0x266	; 0x266 <__bad_interrupt>

000000e4 <port_to_mode_PGM>:
      e4:	00 00 21 00 24 00 27 00 2a 00 2d 00 30 00 33 00     ..!.$.'.*.-.0.3.
      f4:	01 01 00 00 04 01 07 01 0a 01                       ..........

000000fe <port_to_output_PGM>:
      fe:	00 00 22 00 25 00 28 00 2b 00 2e 00 31 00 34 00     ..".%.(.+...1.4.
     10e:	02 01 00 00 05 01 08 01 0b 01                       ..........

00000118 <port_to_input_PGM>:
     118:	00 00 20 00 23 00 26 00 29 00 2c 00 2f 00 32 00     .. .#.&.).,./.2.
     128:	00 01 00 00 03 01 06 01 09 01                       ..........

00000132 <digital_pin_to_port_PGM>:
     132:	05 05 05 05 07 05 08 08 08 08 02 02 02 02 0a 0a     ................
     142:	08 08 04 04 04 04 01 01 01 01 01 01 01 01 03 03     ................
     152:	03 03 03 03 03 03 04 07 07 07 0c 0c 0c 0c 0c 0c     ................
     162:	0c 0c 02 02 02 02 06 06 06 06 06 06 06 06 0b 0b     ................
     172:	0b 0b 0b 0b 0b 0b                                   ......

00000178 <digital_pin_to_bit_mask_PGM>:
     178:	01 02 10 20 20 08 08 10 20 40 10 20 40 80 02 01     ...  ... @. @...
     188:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 80 40     ........... @..@
     198:	20 10 08 04 02 01 80 04 02 01 80 40 20 10 08 04      ..........@ ...
     1a8:	02 01 08 04 02 01 01 02 04 08 10 20 40 80 01 02     ........... @...
     1b8:	04 08 10 20 40 80                                   ... @.

000001be <digital_pin_to_timer_PGM>:
     1be:	00 00 09 0a 02 08 0b 0c 0d 07 06 03 04 01 00 00     ................
	...
     1ea:	11 10 0f 00 00 00 00 00 00 00 00 00 00 00 00 00     ................
	...

00000204 <__ctors_start>:
     204:	01 04       	cpc	r0, r1
     206:	c3 0b       	sbc	r28, r19
     208:	c5 10       	cpse	r12, r5

0000020a <__ctors_end>:
     20a:	bc 0b       	sbc	r27, r28

0000020c <__dtors_end>:
     20c:	11 24       	eor	r1, r1
     20e:	1f be       	out	0x3f, r1	; 63
     210:	cf ef       	ldi	r28, 0xFF	; 255
     212:	d1 e2       	ldi	r29, 0x21	; 33
     214:	de bf       	out	0x3e, r29	; 62
     216:	cd bf       	out	0x3d, r28	; 61
     218:	00 e0       	ldi	r16, 0x00	; 0
     21a:	0c bf       	out	0x3c, r16	; 60

0000021c <__do_copy_data>:
     21c:	12 e0       	ldi	r17, 0x02	; 2
     21e:	a0 e0       	ldi	r26, 0x00	; 0
     220:	b2 e0       	ldi	r27, 0x02	; 2
     222:	e0 ea       	ldi	r30, 0xA0	; 160
     224:	f0 e3       	ldi	r31, 0x30	; 48
     226:	00 e0       	ldi	r16, 0x00	; 0
     228:	0b bf       	out	0x3b, r16	; 59
     22a:	02 c0       	rjmp	.+4      	; 0x230 <__do_copy_data+0x14>
     22c:	07 90       	elpm	r0, Z+
     22e:	0d 92       	st	X+, r0
     230:	a6 38       	cpi	r26, 0x86	; 134
     232:	b1 07       	cpc	r27, r17
     234:	d9 f7       	brne	.-10     	; 0x22c <__do_copy_data+0x10>
     236:	1b be       	out	0x3b, r1	; 59

00000238 <__do_clear_bss>:
     238:	16 e0       	ldi	r17, 0x06	; 6
     23a:	a6 e8       	ldi	r26, 0x86	; 134
     23c:	b2 e0       	ldi	r27, 0x02	; 2
     23e:	01 c0       	rjmp	.+2      	; 0x242 <.do_clear_bss_start>

00000240 <.do_clear_bss_loop>:
     240:	1d 92       	st	X+, r1

00000242 <.do_clear_bss_start>:
     242:	a5 3a       	cpi	r26, 0xA5	; 165
     244:	b1 07       	cpc	r27, r17
     246:	e1 f7       	brne	.-8      	; 0x240 <.do_clear_bss_loop>

00000248 <__do_global_ctors>:
     248:	12 e0       	ldi	r17, 0x02	; 2
     24a:	ca e0       	ldi	r28, 0x0A	; 10
     24c:	d2 e0       	ldi	r29, 0x02	; 2
     24e:	04 c0       	rjmp	.+8      	; 0x258 <.do_global_ctors_start>

00000250 <.do_global_ctors_loop>:
     250:	22 97       	sbiw	r28, 0x02	; 2
     252:	fe 01       	movw	r30, r28
     254:	0e 94 3f 18 	call	0x307e	; 0x307e <__tablejump__>

00000258 <.do_global_ctors_start>:
     258:	c4 30       	cpi	r28, 0x04	; 4
     25a:	d1 07       	cpc	r29, r17
     25c:	c9 f7       	brne	.-14     	; 0x250 <.do_global_ctors_loop>
     25e:	0e 94 a4 14 	call	0x2948	; 0x2948 <main>
     262:	0c 94 43 18 	jmp	0x3086	; 0x3086 <__do_global_dtors>

00000266 <__bad_interrupt>:
     266:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000026a <twi_setAddress>:
 * Output   none
 */
void twi_setAddress(uint8_t address)
{
  // set twi slave address (skip over TWGCE bit)
  TWAR = address << 1;
     26a:	88 0f       	add	r24, r24
     26c:	80 93 ba 00 	sts	0x00BA, r24
}
     270:	08 95       	ret

00000272 <twi_readFrom>:
 *          length: number of bytes to read into array
 *          sendStop: Boolean indicating whether to send a stop at the end
 * Output   number of bytes read
 */
uint8_t twi_readFrom(uint8_t address, uint8_t* data, uint8_t length, uint8_t sendStop)
{
     272:	38 2f       	mov	r19, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     274:	41 32       	cpi	r20, 0x21	; 33
     276:	10 f0       	brcs	.+4      	; 0x27c <twi_readFrom+0xa>
     278:	40 e0       	ldi	r20, 0x00	; 0
     27a:	42 c0       	rjmp	.+132    	; 0x300 <twi_readFrom+0x8e>
    return 0;
  }

  // wait until twi is ready, become master receiver
  while(TWI_READY != twi_state){
     27c:	80 91 86 02 	lds	r24, 0x0286
     280:	88 23       	and	r24, r24
     282:	e1 f7       	brne	.-8      	; 0x27c <twi_readFrom+0xa>
    continue;
  }
  twi_state = TWI_MRX;
     284:	91 e0       	ldi	r25, 0x01	; 1
     286:	90 93 86 02 	sts	0x0286, r25
  twi_sendStop = sendStop;
     28a:	20 93 88 02 	sts	0x0288, r18
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     28e:	8f ef       	ldi	r24, 0xFF	; 255
     290:	80 93 f3 02 	sts	0x02F3, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     294:	10 92 ae 02 	sts	0x02AE, r1
  twi_masterBufferLength = length-1;  // This is not intuitive, read on...
     298:	41 50       	subi	r20, 0x01	; 1
     29a:	40 93 af 02 	sts	0x02AF, r20
     29e:	4f 5f       	subi	r20, 0xFF	; 255
  // Therefor we must actually set NACK when the _next_ to last byte is
  // received, causing that NACK to be sent in response to receiving the last
  // expected byte of data.

  // build sla+w, slave device address + w bit
  twi_slarw = TW_READ;
     2a0:	90 93 87 02 	sts	0x0287, r25
  twi_slarw |= address << 1;
     2a4:	80 91 87 02 	lds	r24, 0x0287
     2a8:	33 0f       	add	r19, r19
     2aa:	83 2b       	or	r24, r19
     2ac:	80 93 87 02 	sts	0x0287, r24

  if (true == twi_inRepStart) {
     2b0:	80 91 89 02 	lds	r24, 0x0289
     2b4:	81 30       	cpi	r24, 0x01	; 1
     2b6:	41 f4       	brne	.+16     	; 0x2c8 <twi_readFrom+0x56>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     2b8:	10 92 89 02 	sts	0x0289, r1
    TWDR = twi_slarw;
     2bc:	80 91 87 02 	lds	r24, 0x0287
     2c0:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     2c4:	85 ec       	ldi	r24, 0xC5	; 197
     2c6:	01 c0       	rjmp	.+2      	; 0x2ca <twi_readFrom+0x58>
  }
  else
    // send start condition
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTA);
     2c8:	85 ee       	ldi	r24, 0xE5	; 229
     2ca:	80 93 bc 00 	sts	0x00BC, r24

  	  //ODSTRANIT èekání
  // wait for read operation to complete
  while(TWI_MRX == twi_state){
     2ce:	80 91 86 02 	lds	r24, 0x0286
     2d2:	81 30       	cpi	r24, 0x01	; 1
     2d4:	e1 f3       	breq	.-8      	; 0x2ce <twi_readFrom+0x5c>
    continue;
  }

  if (twi_masterBufferIndex < length)
     2d6:	80 91 ae 02 	lds	r24, 0x02AE
     2da:	84 17       	cp	r24, r20
     2dc:	10 f4       	brcc	.+4      	; 0x2e2 <twi_readFrom+0x70>
    length = twi_masterBufferIndex;
     2de:	40 91 ae 02 	lds	r20, 0x02AE
     2e2:	20 e0       	ldi	r18, 0x00	; 0
     2e4:	30 e0       	ldi	r19, 0x00	; 0
     2e6:	0a c0       	rjmp	.+20     	; 0x2fc <twi_readFrom+0x8a>

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
    data[i] = twi_masterBuffer[i];
     2e8:	fb 01       	movw	r30, r22
     2ea:	e2 0f       	add	r30, r18
     2ec:	f3 1f       	adc	r31, r19
     2ee:	d9 01       	movw	r26, r18
     2f0:	a2 57       	subi	r26, 0x72	; 114
     2f2:	bd 4f       	sbci	r27, 0xFD	; 253
     2f4:	8c 91       	ld	r24, X
     2f6:	80 83       	st	Z, r24
     2f8:	2f 5f       	subi	r18, 0xFF	; 255
     2fa:	3f 4f       	sbci	r19, 0xFF	; 255

  if (twi_masterBufferIndex < length)
    length = twi_masterBufferIndex;

  // copy twi buffer to data
  for(i = 0; i < length; ++i){
     2fc:	24 17       	cp	r18, r20
     2fe:	a0 f3       	brcs	.-24     	; 0x2e8 <twi_readFrom+0x76>
    data[i] = twi_masterBuffer[i];
  }
	
  return length;
}
     300:	84 2f       	mov	r24, r20
     302:	08 95       	ret

00000304 <twi_writeTo>:
 *          2 .. address send, NACK received
 *          3 .. data send, NACK received
 *          4 .. other twi error (lost bus arbitration, bus error, ..)
 */
uint8_t twi_writeTo(uint8_t address, uint8_t* data, uint8_t length, uint8_t wait, uint8_t sendStop)
{
     304:	0f 93       	push	r16
     306:	1f 93       	push	r17
     308:	58 2f       	mov	r21, r24
     30a:	12 2f       	mov	r17, r18
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     30c:	41 32       	cpi	r20, 0x21	; 33
     30e:	10 f0       	brcs	.+4      	; 0x314 <twi_writeTo+0x10>
     310:	81 e0       	ldi	r24, 0x01	; 1
     312:	4a c0       	rjmp	.+148    	; 0x3a8 <twi_writeTo+0xa4>
    return 1;
  }

  // wait until twi is ready, become master transmitter

  while(twi_state != TWI_READY ){
     314:	80 91 86 02 	lds	r24, 0x0286
     318:	88 23       	and	r24, r24
     31a:	e1 f7       	brne	.-8      	; 0x314 <twi_writeTo+0x10>
    continue;
  }
  twi_state = TWI_MTX;
     31c:	82 e0       	ldi	r24, 0x02	; 2
     31e:	80 93 86 02 	sts	0x0286, r24

  twi_sendStop = sendStop;
     322:	00 93 88 02 	sts	0x0288, r16
  // reset error state (0xFF.. no error occured)
  twi_error = 0xFF;
     326:	8f ef       	ldi	r24, 0xFF	; 255
     328:	80 93 f3 02 	sts	0x02F3, r24

  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
     32c:	10 92 ae 02 	sts	0x02AE, r1
  twi_masterBufferLength = length;
     330:	40 93 af 02 	sts	0x02AF, r20
     334:	ae e8       	ldi	r26, 0x8E	; 142
     336:	b2 e0       	ldi	r27, 0x02	; 2
     338:	fb 01       	movw	r30, r22
     33a:	02 c0       	rjmp	.+4      	; 0x340 <twi_writeTo+0x3c>

  // copy data to twi buffer
  for(i = 0; i < length; ++i){
    twi_masterBuffer[i] = data[i];
     33c:	81 91       	ld	r24, Z+
     33e:	8d 93       	st	X+, r24
  // initialize buffer iteration vars
  twi_masterBufferIndex = 0;
  twi_masterBufferLength = length;

  // copy data to twi buffer
  for(i = 0; i < length; ++i){
     340:	8e 2f       	mov	r24, r30
     342:	86 1b       	sub	r24, r22
     344:	84 17       	cp	r24, r20
     346:	d0 f3       	brcs	.-12     	; 0x33c <twi_writeTo+0x38>
    twi_masterBuffer[i] = data[i];
  }
  
  // build sla+w, slave device address + w bit
  twi_slarw = TW_WRITE;
     348:	10 92 87 02 	sts	0x0287, r1
  twi_slarw |= address << 1;
     34c:	80 91 87 02 	lds	r24, 0x0287
     350:	55 0f       	add	r21, r21
     352:	85 2b       	or	r24, r21
     354:	80 93 87 02 	sts	0x0287, r24
  
  // if we're in a repeated start, then we've already sent the START
  // in the ISR. Don't do it again.
  //
  if (true == twi_inRepStart) {
     358:	80 91 89 02 	lds	r24, 0x0289
     35c:	81 30       	cpi	r24, 0x01	; 1
     35e:	41 f4       	brne	.+16     	; 0x370 <twi_writeTo+0x6c>
    // (@@@ we hope), and the TWI statemachine is just waiting for the address byte.
    // We need to remove ourselves from the repeated start state before we enable interrupts,
    // since the ISR is ASYNC, and we could get confused if we hit the ISR before cleaning
    // up. Also, don't enable the START interrupt. There may be one pending from the 
    // repeated start that we sent outselves, and that would really confuse things.
    twi_inRepStart = false;			// remember, we're dealing with an ASYNC ISR
     360:	10 92 89 02 	sts	0x0289, r1
    TWDR = twi_slarw;				
     364:	80 91 87 02 	lds	r24, 0x0287
     368:	80 93 bb 00 	sts	0x00BB, r24
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE);	// enable INTs, but not START
     36c:	85 ec       	ldi	r24, 0xC5	; 197
     36e:	01 c0       	rjmp	.+2      	; 0x372 <twi_writeTo+0x6e>
  }
  else
    // send start condition
    TWCR = _BV(TWINT) | _BV(TWEA) | _BV(TWEN) | _BV(TWIE) | _BV(TWSTA);	// enable INTs
     370:	85 ee       	ldi	r24, 0xE5	; 229
     372:	80 93 bc 00 	sts	0x00BC, r24

  // wait for write operation to complete
  while(wait && ( twi_state == TWI_MTX )){
     376:	11 23       	and	r17, r17
     378:	21 f0       	breq	.+8      	; 0x382 <twi_writeTo+0x7e>
     37a:	80 91 86 02 	lds	r24, 0x0286
     37e:	82 30       	cpi	r24, 0x02	; 2
     380:	e1 f3       	breq	.-8      	; 0x37a <twi_writeTo+0x76>
    continue;
  }
  
  if (twi_error == 0xFF)
     382:	80 91 f3 02 	lds	r24, 0x02F3
     386:	8f 3f       	cpi	r24, 0xFF	; 255
     388:	11 f4       	brne	.+4      	; 0x38e <twi_writeTo+0x8a>
     38a:	80 e0       	ldi	r24, 0x00	; 0
     38c:	0d c0       	rjmp	.+26     	; 0x3a8 <twi_writeTo+0xa4>
    return 0;	// success
  else if (twi_error == TW_MT_SLA_NACK)
     38e:	80 91 f3 02 	lds	r24, 0x02F3
     392:	80 32       	cpi	r24, 0x20	; 32
     394:	11 f4       	brne	.+4      	; 0x39a <twi_writeTo+0x96>
     396:	82 e0       	ldi	r24, 0x02	; 2
     398:	07 c0       	rjmp	.+14     	; 0x3a8 <twi_writeTo+0xa4>
    return 2;	// error: address send, nack received
  else if (twi_error == TW_MT_DATA_NACK)
     39a:	80 91 f3 02 	lds	r24, 0x02F3
     39e:	80 33       	cpi	r24, 0x30	; 48
     3a0:	11 f0       	breq	.+4      	; 0x3a6 <twi_writeTo+0xa2>
     3a2:	84 e0       	ldi	r24, 0x04	; 4
     3a4:	01 c0       	rjmp	.+2      	; 0x3a8 <twi_writeTo+0xa4>
     3a6:	83 e0       	ldi	r24, 0x03	; 3
    return 3;	// error: data send, nack received
  else
    return 4;	// other twi error
}
     3a8:	1f 91       	pop	r17
     3aa:	0f 91       	pop	r16
     3ac:	08 95       	ret

000003ae <twi_transmit>:
 * Output   1 length too long for buffer
 *          2 not slave transmitter
 *          0 ok
 */
uint8_t twi_transmit(const uint8_t* data, uint8_t length)
{
     3ae:	48 2f       	mov	r20, r24
  uint8_t i;

  // ensure data will fit into buffer
  if(TWI_BUFFER_LENGTH < length){
     3b0:	61 32       	cpi	r22, 0x21	; 33
     3b2:	10 f0       	brcs	.+4      	; 0x3b8 <twi_transmit+0xa>
     3b4:	81 e0       	ldi	r24, 0x01	; 1
     3b6:	08 95       	ret
    return 1;
  }
  
  // ensure we are currently a slave transmitter
  if(TWI_STX != twi_state){
     3b8:	80 91 86 02 	lds	r24, 0x0286
     3bc:	84 30       	cpi	r24, 0x04	; 4
     3be:	11 f0       	breq	.+4      	; 0x3c4 <twi_transmit+0x16>
     3c0:	82 e0       	ldi	r24, 0x02	; 2
     3c2:	08 95       	ret
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
     3c4:	60 93 d1 02 	sts	0x02D1, r22
     3c8:	a0 eb       	ldi	r26, 0xB0	; 176
     3ca:	b2 e0       	ldi	r27, 0x02	; 2
     3cc:	84 2f       	mov	r24, r20
     3ce:	9c 01       	movw	r18, r24
     3d0:	f9 01       	movw	r30, r18
     3d2:	02 c0       	rjmp	.+4      	; 0x3d8 <twi_transmit+0x2a>
  for(i = 0; i < length; ++i){
    twi_txBuffer[i] = data[i];
     3d4:	81 91       	ld	r24, Z+
     3d6:	8d 93       	st	X+, r24
    return 2;
  }
  
  // set length and copy data into tx buffer
  twi_txBufferLength = length;
  for(i = 0; i < length; ++i){
     3d8:	8e 2f       	mov	r24, r30
     3da:	84 1b       	sub	r24, r20
     3dc:	86 17       	cp	r24, r22
     3de:	d0 f3       	brcs	.-12     	; 0x3d4 <twi_transmit+0x26>
     3e0:	80 e0       	ldi	r24, 0x00	; 0
    twi_txBuffer[i] = data[i];
  }
  
  return 0;
}
     3e2:	08 95       	ret

000003e4 <twi_attachSlaveRxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveRxEvent( void (*function)(uint8_t*, int) )
{
  twi_onSlaveReceive = function;
     3e4:	90 93 8d 02 	sts	0x028D, r25
     3e8:	80 93 8c 02 	sts	0x028C, r24
}
     3ec:	08 95       	ret

000003ee <twi_attachSlaveTxEvent>:
 * Input    function: callback function to use
 * Output   none
 */
void twi_attachSlaveTxEvent( void (*function)(void) )
{
  twi_onSlaveTransmit = function;
     3ee:	90 93 8b 02 	sts	0x028B, r25
     3f2:	80 93 8a 02 	sts	0x028A, r24
}
     3f6:	08 95       	ret

000003f8 <twi_reply>:
 * Output   none
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
     3f8:	88 23       	and	r24, r24
     3fa:	11 f0       	breq	.+4      	; 0x400 <twi_reply+0x8>
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     3fc:	85 ec       	ldi	r24, 0xC5	; 197
     3fe:	01 c0       	rjmp	.+2      	; 0x402 <twi_reply+0xa>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     400:	85 e8       	ldi	r24, 0x85	; 133
     402:	80 93 bc 00 	sts	0x00BC, r24
     406:	08 95       	ret

00000408 <twi_stop>:
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     408:	85 ed       	ldi	r24, 0xD5	; 213
     40a:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     40e:	80 91 bc 00 	lds	r24, 0x00BC
     412:	84 fd       	sbrc	r24, 4
     414:	fc cf       	rjmp	.-8      	; 0x40e <twi_stop+0x6>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     416:	10 92 86 02 	sts	0x0286, r1
}
     41a:	08 95       	ret

0000041c <twi_releaseBus>:
 * Output   none
 */
void twi_releaseBus(void)
{
  // release bus
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT);
     41c:	85 ec       	ldi	r24, 0xC5	; 197
     41e:	80 93 bc 00 	sts	0x00BC, r24

  // update twi state
  twi_state = TWI_READY;
     422:	10 92 86 02 	sts	0x0286, r1
}
     426:	08 95       	ret

00000428 <__vector_39>:

	//interupt of twi
SIGNAL(TWI_vect)
{
     428:	1f 92       	push	r1
     42a:	0f 92       	push	r0
     42c:	0f b6       	in	r0, 0x3f	; 63
     42e:	0f 92       	push	r0
     430:	0b b6       	in	r0, 0x3b	; 59
     432:	0f 92       	push	r0
     434:	11 24       	eor	r1, r1
     436:	2f 93       	push	r18
     438:	3f 93       	push	r19
     43a:	4f 93       	push	r20
     43c:	5f 93       	push	r21
     43e:	6f 93       	push	r22
     440:	7f 93       	push	r23
     442:	8f 93       	push	r24
     444:	9f 93       	push	r25
     446:	af 93       	push	r26
     448:	bf 93       	push	r27
     44a:	ef 93       	push	r30
     44c:	ff 93       	push	r31
  switch(TW_STATUS){
     44e:	80 91 b9 00 	lds	r24, 0x00B9
     452:	90 e0       	ldi	r25, 0x00	; 0
     454:	88 7f       	andi	r24, 0xF8	; 248
     456:	90 70       	andi	r25, 0x00	; 0
     458:	80 36       	cpi	r24, 0x60	; 96
     45a:	91 05       	cpc	r25, r1
     45c:	09 f4       	brne	.+2      	; 0x460 <__vector_39+0x38>
     45e:	f2 c0       	rjmp	.+484    	; 0x644 <__vector_39+0x21c>
     460:	81 36       	cpi	r24, 0x61	; 97
     462:	91 05       	cpc	r25, r1
     464:	cc f5       	brge	.+114    	; 0x4d8 <__vector_39+0xb0>
     466:	88 32       	cpi	r24, 0x28	; 40
     468:	91 05       	cpc	r25, r1
     46a:	09 f4       	brne	.+2      	; 0x46e <__vector_39+0x46>
     46c:	7b c0       	rjmp	.+246    	; 0x564 <__vector_39+0x13c>
     46e:	89 32       	cpi	r24, 0x29	; 41
     470:	91 05       	cpc	r25, r1
     472:	b4 f4       	brge	.+44     	; 0x4a0 <__vector_39+0x78>
     474:	80 31       	cpi	r24, 0x10	; 16
     476:	91 05       	cpc	r25, r1
     478:	09 f4       	brne	.+2      	; 0x47c <__vector_39+0x54>
     47a:	6f c0       	rjmp	.+222    	; 0x55a <__vector_39+0x132>
     47c:	81 31       	cpi	r24, 0x11	; 17
     47e:	91 05       	cpc	r25, r1
     480:	3c f4       	brge	.+14     	; 0x490 <__vector_39+0x68>
     482:	00 97       	sbiw	r24, 0x00	; 0
     484:	09 f4       	brne	.+2      	; 0x488 <__vector_39+0x60>
     486:	47 c1       	rjmp	.+654    	; 0x716 <__vector_39+0x2ee>
     488:	08 97       	sbiw	r24, 0x08	; 8
     48a:	09 f0       	breq	.+2      	; 0x48e <__vector_39+0x66>
     48c:	4f c1       	rjmp	.+670    	; 0x72c <__vector_39+0x304>
     48e:	65 c0       	rjmp	.+202    	; 0x55a <__vector_39+0x132>
     490:	88 31       	cpi	r24, 0x18	; 24
     492:	91 05       	cpc	r25, r1
     494:	09 f4       	brne	.+2      	; 0x498 <__vector_39+0x70>
     496:	66 c0       	rjmp	.+204    	; 0x564 <__vector_39+0x13c>
     498:	80 97       	sbiw	r24, 0x20	; 32
     49a:	09 f0       	breq	.+2      	; 0x49e <__vector_39+0x76>
     49c:	47 c1       	rjmp	.+654    	; 0x72c <__vector_39+0x304>
     49e:	82 c0       	rjmp	.+260    	; 0x5a4 <__vector_39+0x17c>
     4a0:	80 34       	cpi	r24, 0x40	; 64
     4a2:	91 05       	cpc	r25, r1
     4a4:	09 f4       	brne	.+2      	; 0x4a8 <__vector_39+0x80>
     4a6:	a4 c0       	rjmp	.+328    	; 0x5f0 <__vector_39+0x1c8>
     4a8:	81 34       	cpi	r24, 0x41	; 65
     4aa:	91 05       	cpc	r25, r1
     4ac:	44 f4       	brge	.+16     	; 0x4be <__vector_39+0x96>
     4ae:	80 33       	cpi	r24, 0x30	; 48
     4b0:	91 05       	cpc	r25, r1
     4b2:	09 f4       	brne	.+2      	; 0x4b6 <__vector_39+0x8e>
     4b4:	82 c0       	rjmp	.+260    	; 0x5ba <__vector_39+0x192>
     4b6:	c8 97       	sbiw	r24, 0x38	; 56
     4b8:	09 f0       	breq	.+2      	; 0x4bc <__vector_39+0x94>
     4ba:	38 c1       	rjmp	.+624    	; 0x72c <__vector_39+0x304>
     4bc:	89 c0       	rjmp	.+274    	; 0x5d0 <__vector_39+0x1a8>
     4be:	80 35       	cpi	r24, 0x50	; 80
     4c0:	91 05       	cpc	r25, r1
     4c2:	09 f4       	brne	.+2      	; 0x4c6 <__vector_39+0x9e>
     4c4:	89 c0       	rjmp	.+274    	; 0x5d8 <__vector_39+0x1b0>
     4c6:	88 35       	cpi	r24, 0x58	; 88
     4c8:	91 05       	cpc	r25, r1
     4ca:	09 f4       	brne	.+2      	; 0x4ce <__vector_39+0xa6>
     4cc:	96 c0       	rjmp	.+300    	; 0x5fa <__vector_39+0x1d2>
     4ce:	88 34       	cpi	r24, 0x48	; 72
     4d0:	91 05       	cpc	r25, r1
     4d2:	09 f0       	breq	.+2      	; 0x4d6 <__vector_39+0xae>
     4d4:	2b c1       	rjmp	.+598    	; 0x72c <__vector_39+0x304>
     4d6:	ae c0       	rjmp	.+348    	; 0x634 <__vector_39+0x20c>
     4d8:	88 39       	cpi	r24, 0x98	; 152
     4da:	91 05       	cpc	r25, r1
     4dc:	09 f4       	brne	.+2      	; 0x4e0 <__vector_39+0xb8>
     4de:	13 c1       	rjmp	.+550    	; 0x706 <__vector_39+0x2de>
     4e0:	89 39       	cpi	r24, 0x99	; 153
     4e2:	91 05       	cpc	r25, r1
     4e4:	ec f4       	brge	.+58     	; 0x520 <__vector_39+0xf8>
     4e6:	88 37       	cpi	r24, 0x78	; 120
     4e8:	91 05       	cpc	r25, r1
     4ea:	09 f4       	brne	.+2      	; 0x4ee <__vector_39+0xc6>
     4ec:	ab c0       	rjmp	.+342    	; 0x644 <__vector_39+0x21c>
     4ee:	89 37       	cpi	r24, 0x79	; 121
     4f0:	91 05       	cpc	r25, r1
     4f2:	4c f4       	brge	.+18     	; 0x506 <__vector_39+0xde>
     4f4:	88 36       	cpi	r24, 0x68	; 104
     4f6:	91 05       	cpc	r25, r1
     4f8:	09 f4       	brne	.+2      	; 0x4fc <__vector_39+0xd4>
     4fa:	a4 c0       	rjmp	.+328    	; 0x644 <__vector_39+0x21c>
     4fc:	80 37       	cpi	r24, 0x70	; 112
     4fe:	91 05       	cpc	r25, r1
     500:	09 f0       	breq	.+2      	; 0x504 <__vector_39+0xdc>
     502:	14 c1       	rjmp	.+552    	; 0x72c <__vector_39+0x304>
     504:	9f c0       	rjmp	.+318    	; 0x644 <__vector_39+0x21c>
     506:	88 38       	cpi	r24, 0x88	; 136
     508:	91 05       	cpc	r25, r1
     50a:	09 f4       	brne	.+2      	; 0x50e <__vector_39+0xe6>
     50c:	fc c0       	rjmp	.+504    	; 0x706 <__vector_39+0x2de>
     50e:	80 39       	cpi	r24, 0x90	; 144
     510:	91 05       	cpc	r25, r1
     512:	09 f4       	brne	.+2      	; 0x516 <__vector_39+0xee>
     514:	9d c0       	rjmp	.+314    	; 0x650 <__vector_39+0x228>
     516:	80 38       	cpi	r24, 0x80	; 128
     518:	91 05       	cpc	r25, r1
     51a:	09 f0       	breq	.+2      	; 0x51e <__vector_39+0xf6>
     51c:	07 c1       	rjmp	.+526    	; 0x72c <__vector_39+0x304>
     51e:	98 c0       	rjmp	.+304    	; 0x650 <__vector_39+0x228>
     520:	80 3b       	cpi	r24, 0xB0	; 176
     522:	91 05       	cpc	r25, r1
     524:	09 f4       	brne	.+2      	; 0x528 <__vector_39+0x100>
     526:	c6 c0       	rjmp	.+396    	; 0x6b4 <__vector_39+0x28c>
     528:	81 3b       	cpi	r24, 0xB1	; 177
     52a:	91 05       	cpc	r25, r1
     52c:	4c f4       	brge	.+18     	; 0x540 <__vector_39+0x118>
     52e:	80 3a       	cpi	r24, 0xA0	; 160
     530:	91 05       	cpc	r25, r1
     532:	09 f4       	brne	.+2      	; 0x536 <__vector_39+0x10e>
     534:	9f c0       	rjmp	.+318    	; 0x674 <__vector_39+0x24c>
     536:	88 3a       	cpi	r24, 0xA8	; 168
     538:	91 05       	cpc	r25, r1
     53a:	09 f0       	breq	.+2      	; 0x53e <__vector_39+0x116>
     53c:	f7 c0       	rjmp	.+494    	; 0x72c <__vector_39+0x304>
     53e:	ba c0       	rjmp	.+372    	; 0x6b4 <__vector_39+0x28c>
     540:	80 3c       	cpi	r24, 0xC0	; 192
     542:	91 05       	cpc	r25, r1
     544:	09 f4       	brne	.+2      	; 0x548 <__vector_39+0x120>
     546:	e3 c0       	rjmp	.+454    	; 0x70e <__vector_39+0x2e6>
     548:	88 3c       	cpi	r24, 0xC8	; 200
     54a:	91 05       	cpc	r25, r1
     54c:	09 f4       	brne	.+2      	; 0x550 <__vector_39+0x128>
     54e:	df c0       	rjmp	.+446    	; 0x70e <__vector_39+0x2e6>
     550:	88 3b       	cpi	r24, 0xB8	; 184
     552:	91 05       	cpc	r25, r1
     554:	09 f0       	breq	.+2      	; 0x558 <__vector_39+0x130>
     556:	ea c0       	rjmp	.+468    	; 0x72c <__vector_39+0x304>
     558:	c2 c0       	rjmp	.+388    	; 0x6de <__vector_39+0x2b6>
    // All Master
    case TW_START:     // sent start condition
    case TW_REP_START: // sent repeated start condition
      // copy device address and r/w bit to output register and ack
      TWDR = twi_slarw;
     55a:	80 91 87 02 	lds	r24, 0x0287
     55e:	80 93 bb 00 	sts	0x00BB, r24
     562:	cf c0       	rjmp	.+414    	; 0x702 <__vector_39+0x2da>
    case TW_MT_SLA_ACK:  // slave receiver acked address
    case TW_MT_DATA_ACK: // slave receiver acked data
      // if there is data to send, send it, otherwise stop
    	//

      if(twi_masterBufferIndex < twi_masterBufferLength){
     564:	90 91 ae 02 	lds	r25, 0x02AE
     568:	80 91 af 02 	lds	r24, 0x02AF
     56c:	98 17       	cp	r25, r24
     56e:	68 f4       	brcc	.+26     	; 0x58a <__vector_39+0x162>
        // copy data to output register and ack
        TWDR = twi_masterBuffer[twi_masterBufferIndex++];
     570:	90 91 ae 02 	lds	r25, 0x02AE
     574:	e9 2f       	mov	r30, r25
     576:	f0 e0       	ldi	r31, 0x00	; 0
     578:	e2 57       	subi	r30, 0x72	; 114
     57a:	fd 4f       	sbci	r31, 0xFD	; 253
     57c:	80 81       	ld	r24, Z
     57e:	80 93 bb 00 	sts	0x00BB, r24
     582:	9f 5f       	subi	r25, 0xFF	; 255
     584:	90 93 ae 02 	sts	0x02AE, r25
     588:	bc c0       	rjmp	.+376    	; 0x702 <__vector_39+0x2da>
        twi_reply(1);
      }else{
    	  if (twi_sendStop)
     58a:	80 91 88 02 	lds	r24, 0x0288
     58e:	88 23       	and	r24, r24
     590:	09 f4       	brne	.+2      	; 0x594 <__vector_39+0x16c>
     592:	4b c0       	rjmp	.+150    	; 0x62a <__vector_39+0x202>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     594:	85 ed       	ldi	r24, 0xD5	; 213
     596:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     59a:	80 91 bc 00 	lds	r24, 0x00BC
     59e:	84 fd       	sbrc	r24, 4
     5a0:	fc cf       	rjmp	.-8      	; 0x59a <__vector_39+0x172>
     5a2:	c2 c0       	rjmp	.+388    	; 0x728 <__vector_39+0x300>
    		  twi_state = TWI_READY;
    	  }
      }
      break;
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
     5a4:	80 e2       	ldi	r24, 0x20	; 32
     5a6:	80 93 f3 02 	sts	0x02F3, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     5aa:	85 ed       	ldi	r24, 0xD5	; 213
     5ac:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     5b0:	80 91 bc 00 	lds	r24, 0x00BC
     5b4:	84 fd       	sbrc	r24, 4
     5b6:	fc cf       	rjmp	.-8      	; 0x5b0 <__vector_39+0x188>
     5b8:	b7 c0       	rjmp	.+366    	; 0x728 <__vector_39+0x300>
    case TW_MT_SLA_NACK:  // address sent, nack received
      twi_error = TW_MT_SLA_NACK;
      twi_stop();
      break;
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
     5ba:	80 e3       	ldi	r24, 0x30	; 48
     5bc:	80 93 f3 02 	sts	0x02F3, r24
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     5c0:	85 ed       	ldi	r24, 0xD5	; 213
     5c2:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     5c6:	80 91 bc 00 	lds	r24, 0x00BC
     5ca:	84 fd       	sbrc	r24, 4
     5cc:	fc cf       	rjmp	.-8      	; 0x5c6 <__vector_39+0x19e>
     5ce:	ac c0       	rjmp	.+344    	; 0x728 <__vector_39+0x300>
    case TW_MT_DATA_NACK: // data sent, nack received
      twi_error = TW_MT_DATA_NACK;
      twi_stop();
      break;
    case TW_MT_ARB_LOST: // lost bus arbitration
      twi_error = TW_MT_ARB_LOST;
     5d0:	88 e3       	ldi	r24, 0x38	; 56
     5d2:	80 93 f3 02 	sts	0x02F3, r24
     5d6:	9b c0       	rjmp	.+310    	; 0x70e <__vector_39+0x2e6>
    // Master Receiver

    case TW_MR_DATA_ACK: // data received, ack sent
      // put byte into buffer

      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     5d8:	80 91 ae 02 	lds	r24, 0x02AE
     5dc:	90 91 bb 00 	lds	r25, 0x00BB
     5e0:	e8 2f       	mov	r30, r24
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	e2 57       	subi	r30, 0x72	; 114
     5e6:	fd 4f       	sbci	r31, 0xFD	; 253
     5e8:	90 83       	st	Z, r25
     5ea:	8f 5f       	subi	r24, 0xFF	; 255
     5ec:	80 93 ae 02 	sts	0x02AE, r24
      // no break
    case TW_MR_SLA_ACK:  // address sent, ack received
      // ack if more bytes are expected, otherwise nack
      if(twi_masterBufferIndex < twi_masterBufferLength){
     5f0:	90 91 ae 02 	lds	r25, 0x02AE
     5f4:	80 91 af 02 	lds	r24, 0x02AF
     5f8:	82 c0       	rjmp	.+260    	; 0x6fe <__vector_39+0x2d6>
        twi_reply(0);
      }
      break;
    case TW_MR_DATA_NACK: // data received, nack sent
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
     5fa:	80 91 ae 02 	lds	r24, 0x02AE
     5fe:	90 91 bb 00 	lds	r25, 0x00BB
     602:	e8 2f       	mov	r30, r24
     604:	f0 e0       	ldi	r31, 0x00	; 0
     606:	e2 57       	subi	r30, 0x72	; 114
     608:	fd 4f       	sbci	r31, 0xFD	; 253
     60a:	90 83       	st	Z, r25
     60c:	8f 5f       	subi	r24, 0xFF	; 255
     60e:	80 93 ae 02 	sts	0x02AE, r24
	if (twi_sendStop)
     612:	80 91 88 02 	lds	r24, 0x0288
     616:	88 23       	and	r24, r24
     618:	41 f0       	breq	.+16     	; 0x62a <__vector_39+0x202>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     61a:	85 ed       	ldi	r24, 0xD5	; 213
     61c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     620:	80 91 bc 00 	lds	r24, 0x00BC
     624:	84 fd       	sbrc	r24, 4
     626:	fc cf       	rjmp	.-8      	; 0x620 <__vector_39+0x1f8>
     628:	7f c0       	rjmp	.+254    	; 0x728 <__vector_39+0x300>
      // put final byte into buffer
      twi_masterBuffer[twi_masterBufferIndex++] = TWDR;
	if (twi_sendStop)
          twi_stop();
	else {
	  twi_inRepStart = true;	// we're gonna send the START
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	80 93 89 02 	sts	0x0289, r24
	  // don't enable the interrupt. We'll generate the start, but we 
	  // avoid handling the interrupt until we're in the next transaction,
	  // at the point where we would normally issue the start.
	  TWCR = _BV(TWINT) | _BV(TWSTA)| _BV(TWEN) ;
     630:	84 ea       	ldi	r24, 0xA4	; 164
     632:	6e c0       	rjmp	.+220    	; 0x710 <__vector_39+0x2e8>
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     634:	85 ed       	ldi	r24, 0xD5	; 213
     636:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     63a:	80 91 bc 00 	lds	r24, 0x00BC
     63e:	84 fd       	sbrc	r24, 4
     640:	fc cf       	rjmp	.-8      	; 0x63a <__vector_39+0x212>
     642:	72 c0       	rjmp	.+228    	; 0x728 <__vector_39+0x300>
    case TW_SR_SLA_ACK:   // addressed, returned ack
    case TW_SR_GCALL_ACK: // addressed generally, returned ack
    case TW_SR_ARB_LOST_SLA_ACK:   // lost arbitration, returned ack
    case TW_SR_ARB_LOST_GCALL_ACK: // lost arbitration, returned ack
      // enter slave receiver mode
      twi_state = TWI_SRX;
     644:	83 e0       	ldi	r24, 0x03	; 3
     646:	80 93 86 02 	sts	0x0286, r24
      // indicate that rx buffer can be overwritten and ack
      twi_rxBufferIndex = 0;
     64a:	10 92 f2 02 	sts	0x02F2, r1
     64e:	59 c0       	rjmp	.+178    	; 0x702 <__vector_39+0x2da>
      twi_reply(1);
      break;
    case TW_SR_DATA_ACK:       // data received, returned ack
    case TW_SR_GCALL_DATA_ACK: // data received generally, returned ack
      // if there is still room in the rx buffer
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     650:	80 91 f2 02 	lds	r24, 0x02F2
     654:	80 32       	cpi	r24, 0x20	; 32
     656:	08 f0       	brcs	.+2      	; 0x65a <__vector_39+0x232>
     658:	56 c0       	rjmp	.+172    	; 0x706 <__vector_39+0x2de>
        // put byte in buffer and ack
        twi_rxBuffer[twi_rxBufferIndex++] = TWDR;
     65a:	80 91 f2 02 	lds	r24, 0x02F2
     65e:	90 91 bb 00 	lds	r25, 0x00BB
     662:	e8 2f       	mov	r30, r24
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	ee 52       	subi	r30, 0x2E	; 46
     668:	fd 4f       	sbci	r31, 0xFD	; 253
     66a:	90 83       	st	Z, r25
     66c:	8f 5f       	subi	r24, 0xFF	; 255
     66e:	80 93 f2 02 	sts	0x02F2, r24
     672:	47 c0       	rjmp	.+142    	; 0x702 <__vector_39+0x2da>
        twi_reply(0);
      }
      break;
    case TW_SR_STOP: // stop or repeated start condition received
      // put a null char after data if there's room
      if(twi_rxBufferIndex < TWI_BUFFER_LENGTH){
     674:	80 91 f2 02 	lds	r24, 0x02F2
     678:	80 32       	cpi	r24, 0x20	; 32
     67a:	30 f4       	brcc	.+12     	; 0x688 <__vector_39+0x260>
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
     67c:	e0 91 f2 02 	lds	r30, 0x02F2
     680:	f0 e0       	ldi	r31, 0x00	; 0
     682:	ee 52       	subi	r30, 0x2E	; 46
     684:	fd 4f       	sbci	r31, 0xFD	; 253
     686:	10 82       	st	Z, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     688:	85 ed       	ldi	r24, 0xD5	; 213
     68a:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     68e:	80 91 bc 00 	lds	r24, 0x00BC
     692:	84 fd       	sbrc	r24, 4
     694:	fc cf       	rjmp	.-8      	; 0x68e <__vector_39+0x266>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     696:	10 92 86 02 	sts	0x0286, r1
        twi_rxBuffer[twi_rxBufferIndex] = '\0';
      }
      // sends ack and stops interface for clock stretching
      twi_stop();
      // callback to user defined callback
      twi_onSlaveReceive(twi_rxBuffer, twi_rxBufferIndex);
     69a:	60 91 f2 02 	lds	r22, 0x02F2
     69e:	e0 91 8c 02 	lds	r30, 0x028C
     6a2:	f0 91 8d 02 	lds	r31, 0x028D
     6a6:	82 ed       	ldi	r24, 0xD2	; 210
     6a8:	92 e0       	ldi	r25, 0x02	; 2
     6aa:	70 e0       	ldi	r23, 0x00	; 0
     6ac:	19 95       	eicall
      // since we submit rx buffer to "wire" library, we can reset it
      twi_rxBufferIndex = 0;
     6ae:	10 92 f2 02 	sts	0x02F2, r1
     6b2:	2d c0       	rjmp	.+90     	; 0x70e <__vector_39+0x2e6>
    
    // Slave Transmitter
    case TW_ST_SLA_ACK:          // addressed, returned ack
    case TW_ST_ARB_LOST_SLA_ACK: // arbitration lost, returned ack
      // enter slave transmitter mode
      twi_state = TWI_STX;
     6b4:	84 e0       	ldi	r24, 0x04	; 4
     6b6:	80 93 86 02 	sts	0x0286, r24
      // ready the tx buffer index for iteration
      twi_txBufferIndex = 0;
     6ba:	10 92 d0 02 	sts	0x02D0, r1
      // set tx buffer length to be zero, to verify if user changes it
      twi_txBufferLength = 0;
     6be:	10 92 d1 02 	sts	0x02D1, r1
      // request for txBuffer to be filled and length to be set
      // note: user must call twi_transmit(bytes, length) to do this
      twi_onSlaveTransmit();
     6c2:	e0 91 8a 02 	lds	r30, 0x028A
     6c6:	f0 91 8b 02 	lds	r31, 0x028B
     6ca:	19 95       	eicall
      // if they didn't change buffer & length, initialize it
      if(0 == twi_txBufferLength){
     6cc:	80 91 d1 02 	lds	r24, 0x02D1
     6d0:	88 23       	and	r24, r24
     6d2:	29 f4       	brne	.+10     	; 0x6de <__vector_39+0x2b6>
        twi_txBufferLength = 1;
     6d4:	81 e0       	ldi	r24, 0x01	; 1
     6d6:	80 93 d1 02 	sts	0x02D1, r24
        twi_txBuffer[0] = 0x00;
     6da:	10 92 b0 02 	sts	0x02B0, r1
      //no break

      // transmit first byte from buffer, fall
    case TW_ST_DATA_ACK: // byte sent, ack returned
      // copy data to output register
      TWDR = twi_txBuffer[twi_txBufferIndex++];
     6de:	90 91 d0 02 	lds	r25, 0x02D0
     6e2:	e9 2f       	mov	r30, r25
     6e4:	f0 e0       	ldi	r31, 0x00	; 0
     6e6:	e0 55       	subi	r30, 0x50	; 80
     6e8:	fd 4f       	sbci	r31, 0xFD	; 253
     6ea:	80 81       	ld	r24, Z
     6ec:	80 93 bb 00 	sts	0x00BB, r24
     6f0:	9f 5f       	subi	r25, 0xFF	; 255
     6f2:	90 93 d0 02 	sts	0x02D0, r25
      // if there is more to send, ack, otherwise nack
      if(twi_txBufferIndex < twi_txBufferLength){
     6f6:	90 91 d0 02 	lds	r25, 0x02D0
     6fa:	80 91 d1 02 	lds	r24, 0x02D1
     6fe:	98 17       	cp	r25, r24
     700:	10 f4       	brcc	.+4      	; 0x706 <__vector_39+0x2de>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     702:	85 ec       	ldi	r24, 0xC5	; 197
     704:	01 c0       	rjmp	.+2      	; 0x708 <__vector_39+0x2e0>
  }else{
	  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT);
     706:	85 e8       	ldi	r24, 0x85	; 133
     708:	80 93 bc 00 	sts	0x00BC, r24
     70c:	0f c0       	rjmp	.+30     	; 0x72c <__vector_39+0x304>
 */
void twi_reply(uint8_t ack)
{
  // transmit master read ready signal, with or without ack
  if(ack){
    TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWINT) | _BV(TWEA);
     70e:	85 ec       	ldi	r24, 0xC5	; 197
     710:	80 93 bc 00 	sts	0x00BC, r24
     714:	09 c0       	rjmp	.+18     	; 0x728 <__vector_39+0x300>

    // All
    case TW_NO_INFO:   // no state information
      break;
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
     716:	10 92 f3 02 	sts	0x02F3, r1
 * Output   none
 */
void twi_stop(void)
{
  // send stop condition
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA) | _BV(TWINT) | _BV(TWSTO);
     71a:	85 ed       	ldi	r24, 0xD5	; 213
     71c:	80 93 bc 00 	sts	0x00BC, r24

  // wait for stop condition to be exectued on bus
  // TWINT is not set after a stop condition!

  while(TWCR & _BV(TWSTO)){
     720:	80 91 bc 00 	lds	r24, 0x00BC
     724:	84 fd       	sbrc	r24, 4
     726:	fc cf       	rjmp	.-8      	; 0x720 <__vector_39+0x2f8>
    continue;
  }

  // update twi state
  twi_state = TWI_READY;
     728:	10 92 86 02 	sts	0x0286, r1
    case TW_BUS_ERROR: // bus error, illegal stop/start
      twi_error = TW_BUS_ERROR;
      twi_stop();
      break;
  }
}
     72c:	ff 91       	pop	r31
     72e:	ef 91       	pop	r30
     730:	bf 91       	pop	r27
     732:	af 91       	pop	r26
     734:	9f 91       	pop	r25
     736:	8f 91       	pop	r24
     738:	7f 91       	pop	r23
     73a:	6f 91       	pop	r22
     73c:	5f 91       	pop	r21
     73e:	4f 91       	pop	r20
     740:	3f 91       	pop	r19
     742:	2f 91       	pop	r18
     744:	0f 90       	pop	r0
     746:	0b be       	out	0x3b, r0	; 59
     748:	0f 90       	pop	r0
     74a:	0f be       	out	0x3f, r0	; 63
     74c:	0f 90       	pop	r0
     74e:	1f 90       	pop	r1
     750:	18 95       	reti

00000752 <twi_init>:
 * Output   none
 */
void twi_init(void)
{
  // initialize state
  twi_state = TWI_READY;
     752:	10 92 86 02 	sts	0x0286, r1
  twi_sendStop = true;		// default value
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	80 93 88 02 	sts	0x0288, r24
  twi_inRepStart = false;
     75c:	10 92 89 02 	sts	0x0289, r1
  
  // activate internal pullups for twi.
  digitalWrite(SDA, 1);
     760:	84 e1       	ldi	r24, 0x14	; 20
     762:	61 e0       	ldi	r22, 0x01	; 1
     764:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
  digitalWrite(SCL, 1);
     768:	85 e1       	ldi	r24, 0x15	; 21
     76a:	61 e0       	ldi	r22, 0x01	; 1
     76c:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>

  // initialize twi prescaler and bit rate
  cbi(TWSR, TWPS0);
     770:	e9 eb       	ldi	r30, 0xB9	; 185
     772:	f0 e0       	ldi	r31, 0x00	; 0
     774:	80 81       	ld	r24, Z
     776:	8e 7f       	andi	r24, 0xFE	; 254
     778:	80 83       	st	Z, r24
  cbi(TWSR, TWPS1);
     77a:	80 81       	ld	r24, Z
     77c:	8d 7f       	andi	r24, 0xFD	; 253
     77e:	80 83       	st	Z, r24


  TWBR = ((F_CPU / TWI_FREQ) - 16) / 2;
     780:	88 e4       	ldi	r24, 0x48	; 72
     782:	80 93 b8 00 	sts	0x00B8, r24
  SCL Frequency = CPU Clock Frequency / (16 + (2 * TWBR))
  note: TWBR should be 10 or higher for master mode
  It is 72 for a 16mhz Wiring board with 100kHz TWI */

  // enable twi module, acks, and twi interrupt
  TWCR = _BV(TWEN) | _BV(TWIE) | _BV(TWEA);
     786:	85 e4       	ldi	r24, 0x45	; 69
     788:	80 93 bc 00 	sts	0x00BC, r24
}
     78c:	08 95       	ret

0000078e <_ZN7TwoWire17beginTransmissionEh>:
}

void TwoWire::beginTransmission(uint8_t address)
{
  // indicate that we are transmitting
  transmitting = 1;
     78e:	81 e0       	ldi	r24, 0x01	; 1
     790:	80 93 39 03 	sts	0x0339, r24
  // set address of targeted slave
  txAddress = address;
     794:	60 93 16 03 	sts	0x0316, r22
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     798:	10 92 37 03 	sts	0x0337, r1
  txBufferLength = 0;
     79c:	10 92 38 03 	sts	0x0338, r1
}
     7a0:	08 95       	ret

000007a2 <_ZN7TwoWire9availableEv>:
}

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
     7a2:	20 91 15 03 	lds	r18, 0x0315
     7a6:	30 e0       	ldi	r19, 0x00	; 0
     7a8:	80 91 14 03 	lds	r24, 0x0314
     7ac:	28 1b       	sub	r18, r24
     7ae:	31 09       	sbc	r19, r1
{
  return rxBufferLength - rxBufferIndex;
}
     7b0:	c9 01       	movw	r24, r18
     7b2:	08 95       	ret

000007b4 <_ZN7TwoWire4readEv>:
int TwoWire::read(void)
{
  int value = -1;
  
  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
     7b4:	40 91 14 03 	lds	r20, 0x0314
     7b8:	80 91 15 03 	lds	r24, 0x0315
     7bc:	48 17       	cp	r20, r24
     7be:	18 f0       	brcs	.+6      	; 0x7c6 <_ZN7TwoWire4readEv+0x12>
     7c0:	2f ef       	ldi	r18, 0xFF	; 255
     7c2:	3f ef       	ldi	r19, 0xFF	; 255
     7c4:	0a c0       	rjmp	.+20     	; 0x7da <_ZN7TwoWire4readEv+0x26>
    value = rxBuffer[rxBufferIndex];
     7c6:	e4 2f       	mov	r30, r20
     7c8:	f0 e0       	ldi	r31, 0x00	; 0
     7ca:	ec 50       	subi	r30, 0x0C	; 12
     7cc:	fd 4f       	sbci	r31, 0xFD	; 253
     7ce:	80 81       	ld	r24, Z
     7d0:	28 2f       	mov	r18, r24
     7d2:	30 e0       	ldi	r19, 0x00	; 0
    ++rxBufferIndex;
     7d4:	4f 5f       	subi	r20, 0xFF	; 255
     7d6:	40 93 14 03 	sts	0x0314, r20
  }

  return value;
}
     7da:	c9 01       	movw	r24, r18
     7dc:	08 95       	ret

000007de <_ZN7TwoWire4peekEv>:
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
  int value = -1;
  
  if(rxBufferIndex < rxBufferLength){
     7de:	e0 91 14 03 	lds	r30, 0x0314
     7e2:	80 91 15 03 	lds	r24, 0x0315
     7e6:	e8 17       	cp	r30, r24
     7e8:	18 f0       	brcs	.+6      	; 0x7f0 <_ZN7TwoWire4peekEv+0x12>
     7ea:	ef ef       	ldi	r30, 0xFF	; 255
     7ec:	ff ef       	ldi	r31, 0xFF	; 255
     7ee:	06 c0       	rjmp	.+12     	; 0x7fc <_ZN7TwoWire4peekEv+0x1e>
    value = rxBuffer[rxBufferIndex];
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	ec 50       	subi	r30, 0x0C	; 12
     7f4:	fd 4f       	sbci	r31, 0xFD	; 253
     7f6:	80 81       	ld	r24, Z
     7f8:	e8 2f       	mov	r30, r24
     7fa:	f0 e0       	ldi	r31, 0x00	; 0
  }

  return value;
}
     7fc:	cf 01       	movw	r24, r30
     7fe:	08 95       	ret

00000800 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
  // XXX: to be implemented.
}
     800:	08 95       	ret

00000802 <_GLOBAL__I__ZN7TwoWire8rxBufferE>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
     802:	10 92 3d 03 	sts	0x033D, r1
     806:	10 92 3c 03 	sts	0x033C, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
     80a:	88 ee       	ldi	r24, 0xE8	; 232
     80c:	93 e0       	ldi	r25, 0x03	; 3
     80e:	a0 e0       	ldi	r26, 0x00	; 0
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	80 93 3e 03 	sts	0x033E, r24
     816:	90 93 3f 03 	sts	0x033F, r25
     81a:	a0 93 40 03 	sts	0x0340, r26
     81e:	b0 93 41 03 	sts	0x0341, r27
void (*TwoWire::user_onRequest)(void);
void (*TwoWire::user_onReceive)(int);

// Constructors ////////////////////////////////////////////////////////////////

TwoWire::TwoWire()
     822:	89 e6       	ldi	r24, 0x69	; 105
     824:	92 e0       	ldi	r25, 0x02	; 2
     826:	90 93 3b 03 	sts	0x033B, r25
     82a:	80 93 3a 03 	sts	0x033A, r24
  user_onRequest = function;
}

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire = TwoWire();
     82e:	08 95       	ret

00000830 <_ZN7TwoWire5writeEPKhj>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
     830:	cf 92       	push	r12
     832:	df 92       	push	r13
     834:	ef 92       	push	r14
     836:	ff 92       	push	r15
     838:	0f 93       	push	r16
     83a:	1f 93       	push	r17
     83c:	cf 93       	push	r28
     83e:	df 93       	push	r29
     840:	7c 01       	movw	r14, r24
     842:	6b 01       	movw	r12, r22
     844:	8a 01       	movw	r16, r20
{
  if(transmitting){
     846:	80 91 39 03 	lds	r24, 0x0339
     84a:	88 23       	and	r24, r24
     84c:	a1 f0       	breq	.+40     	; 0x876 <_ZN7TwoWire5writeEPKhj+0x46>
     84e:	c0 e0       	ldi	r28, 0x00	; 0
     850:	d0 e0       	ldi	r29, 0x00	; 0
     852:	0d c0       	rjmp	.+26     	; 0x86e <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
      write(data[i]);
     854:	d7 01       	movw	r26, r14
     856:	ed 91       	ld	r30, X+
     858:	fc 91       	ld	r31, X
     85a:	d6 01       	movw	r26, r12
     85c:	ac 0f       	add	r26, r28
     85e:	bd 1f       	adc	r27, r29
     860:	01 90       	ld	r0, Z+
     862:	f0 81       	ld	r31, Z
     864:	e0 2d       	mov	r30, r0
     866:	c7 01       	movw	r24, r14
     868:	6c 91       	ld	r22, X
     86a:	19 95       	eicall
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
  if(transmitting){
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
     86c:	21 96       	adiw	r28, 0x01	; 1
     86e:	c0 17       	cp	r28, r16
     870:	d1 07       	cpc	r29, r17
     872:	80 f3       	brcs	.-32     	; 0x854 <_ZN7TwoWire5writeEPKhj+0x24>
     874:	04 c0       	rjmp	.+8      	; 0x87e <_ZN7TwoWire5writeEPKhj+0x4e>
      write(data[i]);
    }
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(data, quantity);
     876:	cb 01       	movw	r24, r22
     878:	64 2f       	mov	r22, r20
     87a:	0e 94 d7 01 	call	0x3ae	; 0x3ae <twi_transmit>
  }
  return quantity;
}
     87e:	c8 01       	movw	r24, r16
     880:	df 91       	pop	r29
     882:	cf 91       	pop	r28
     884:	1f 91       	pop	r17
     886:	0f 91       	pop	r16
     888:	ff 90       	pop	r15
     88a:	ef 90       	pop	r14
     88c:	df 90       	pop	r13
     88e:	cf 90       	pop	r12
     890:	08 95       	ret

00000892 <_ZN7TwoWire5writeEh>:
}

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
     892:	df 93       	push	r29
     894:	cf 93       	push	r28
     896:	0f 92       	push	r0
     898:	cd b7       	in	r28, 0x3d	; 61
     89a:	de b7       	in	r29, 0x3e	; 62
     89c:	fc 01       	movw	r30, r24
     89e:	69 83       	std	Y+1, r22	; 0x01
{
  if(transmitting){
     8a0:	80 91 39 03 	lds	r24, 0x0339
     8a4:	88 23       	and	r24, r24
     8a6:	c9 f0       	breq	.+50     	; 0x8da <_ZN7TwoWire5writeEh+0x48>
  // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
     8a8:	80 91 38 03 	lds	r24, 0x0338
     8ac:	80 32       	cpi	r24, 0x20	; 32
     8ae:	38 f0       	brcs	.+14     	; 0x8be <_ZN7TwoWire5writeEh+0x2c>
  private:
    int write_error;
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	93 83       	std	Z+3, r25	; 0x03
     8b6:	82 83       	std	Z+2, r24	; 0x02
     8b8:	20 e0       	ldi	r18, 0x00	; 0
     8ba:	30 e0       	ldi	r19, 0x00	; 0
     8bc:	15 c0       	rjmp	.+42     	; 0x8e8 <_ZN7TwoWire5writeEh+0x56>
      setWriteError();
      return 0;
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
     8be:	80 91 37 03 	lds	r24, 0x0337
     8c2:	e8 2f       	mov	r30, r24
     8c4:	f0 e0       	ldi	r31, 0x00	; 0
     8c6:	e9 5e       	subi	r30, 0xE9	; 233
     8c8:	fc 4f       	sbci	r31, 0xFC	; 252
     8ca:	99 81       	ldd	r25, Y+1	; 0x01
     8cc:	90 83       	st	Z, r25
    ++txBufferIndex;
     8ce:	8f 5f       	subi	r24, 0xFF	; 255
     8d0:	80 93 37 03 	sts	0x0337, r24
    // update amount in buffer   
    txBufferLength = txBufferIndex;
     8d4:	80 93 38 03 	sts	0x0338, r24
     8d8:	05 c0       	rjmp	.+10     	; 0x8e4 <_ZN7TwoWire5writeEh+0x52>
  }else{
  // in slave send mode
    // reply to master
    twi_transmit(&data, 1);
     8da:	ce 01       	movw	r24, r28
     8dc:	01 96       	adiw	r24, 0x01	; 1
     8de:	61 e0       	ldi	r22, 0x01	; 1
     8e0:	0e 94 d7 01 	call	0x3ae	; 0x3ae <twi_transmit>
     8e4:	21 e0       	ldi	r18, 0x01	; 1
     8e6:	30 e0       	ldi	r19, 0x00	; 0
  }
  return 1;
}
     8e8:	c9 01       	movw	r24, r18
     8ea:	0f 90       	pop	r0
     8ec:	cf 91       	pop	r28
     8ee:	df 91       	pop	r29
     8f0:	08 95       	ret

000008f2 <_ZN7TwoWire15endTransmissionEh>:
//	the bus tenure has been properly ended with a STOP. It
//	is very possible to leave the bus in a hung state if
//	no call to endTransmission(true) is made. Some I2C
//	devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
     8f2:	0f 93       	push	r16
     8f4:	06 2f       	mov	r16, r22
{
  // transmit buffer (blocking)
  int8_t ret = twi_writeTo(txAddress, txBuffer, txBufferLength, 1, sendStop);
     8f6:	80 91 16 03 	lds	r24, 0x0316
     8fa:	67 e1       	ldi	r22, 0x17	; 23
     8fc:	73 e0       	ldi	r23, 0x03	; 3
     8fe:	40 91 38 03 	lds	r20, 0x0338
     902:	21 e0       	ldi	r18, 0x01	; 1
     904:	0e 94 82 01 	call	0x304	; 0x304 <twi_writeTo>
  // reset tx buffer iterator vars
  txBufferIndex = 0;
     908:	10 92 37 03 	sts	0x0337, r1
  txBufferLength = 0;
     90c:	10 92 38 03 	sts	0x0338, r1
  // indicate that we are done transmitting
  transmitting = 0;
     910:	10 92 39 03 	sts	0x0339, r1
  return ret;
}
     914:	0f 91       	pop	r16
     916:	08 95       	ret

00000918 <_ZN7TwoWire15endTransmissionEv>:
//	This provides backwards compatibility with the original
//	definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
  return endTransmission(true);
     918:	61 e0       	ldi	r22, 0x01	; 1
     91a:	0e 94 79 04 	call	0x8f2	; 0x8f2 <_ZN7TwoWire15endTransmissionEh>
}
     91e:	08 95       	ret

00000920 <_ZN7TwoWire11requestFromEhhh>:
  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
    quantity = BUFFER_LENGTH;
  }
  // perform blocking read into buffer
  uint8_t read = twi_readFrom(address, rxBuffer, quantity, sendStop);
     920:	41 32       	cpi	r20, 0x21	; 33
     922:	08 f0       	brcs	.+2      	; 0x926 <_ZN7TwoWire11requestFromEhhh+0x6>
     924:	40 e2       	ldi	r20, 0x20	; 32
     926:	86 2f       	mov	r24, r22
     928:	64 ef       	ldi	r22, 0xF4	; 244
     92a:	72 e0       	ldi	r23, 0x02	; 2
     92c:	0e 94 39 01 	call	0x272	; 0x272 <twi_readFrom>
  // set rx buffer iterator vars
  rxBufferIndex = 0;
     930:	10 92 14 03 	sts	0x0314, r1
  rxBufferLength = read;
     934:	80 93 15 03 	sts	0x0315, r24

  return read;
}
     938:	08 95       	ret

0000093a <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
     93a:	21 e0       	ldi	r18, 0x01	; 1
     93c:	0e 94 90 04 	call	0x920	; 0x920 <_ZN7TwoWire11requestFromEhhh>
}
     940:	08 95       	ret

00000942 <_ZN7TwoWire5beginEv>:

// Public Methods //////////////////////////////////////////////////////////////

void TwoWire::begin(void)
{
  rxBufferIndex = 0;
     942:	10 92 14 03 	sts	0x0314, r1
  rxBufferLength = 0;
     946:	10 92 15 03 	sts	0x0315, r1

  txBufferIndex = 0;
     94a:	10 92 37 03 	sts	0x0337, r1
  txBufferLength = 0;
     94e:	10 92 38 03 	sts	0x0338, r1

  twi_init();
     952:	0e 94 a9 03 	call	0x752	; 0x752 <twi_init>
}
     956:	08 95       	ret

00000958 <_ZN8SPIClass5beginEv>:
SPIClass SPI;

void SPIClass::begin() {

  // Set SS to high so a connected chip will be "deselected" by default
  digitalWrite(SS, HIGH);
     958:	85 e3       	ldi	r24, 0x35	; 53
     95a:	61 e0       	ldi	r22, 0x01	; 1
     95c:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>

  // When the SS pin is set as OUTPUT, it can be used as
  // a general purpose output port (it doesn't influence
  // SPI operations).
  pinMode(SS, OUTPUT);
     960:	85 e3       	ldi	r24, 0x35	; 53
     962:	61 e0       	ldi	r22, 0x01	; 1
     964:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>

  // Warning: if the SS pin ever becomes a LOW INPUT then SPI
  // automatically switches to Slave, so the data direction of
  // the SS pin MUST be kept as OUTPUT.
  SPCR |= _BV(MSTR);
     968:	8c b5       	in	r24, 0x2c	; 44
     96a:	80 61       	ori	r24, 0x10	; 16
     96c:	8c bd       	out	0x2c, r24	; 44
  SPCR |= _BV(SPE);
     96e:	8c b5       	in	r24, 0x2c	; 44
     970:	80 64       	ori	r24, 0x40	; 64
     972:	8c bd       	out	0x2c, r24	; 44
  // MISO pin automatically overrides to INPUT.
  // By doing this AFTER enabling SPI, we avoid accidentally
  // clocking in a single bit since the lines go directly
  // from "input" to SPI control.  
  // http://code.google.com/p/arduino/issues/detail?id=888
  pinMode(SCK, OUTPUT);
     974:	84 e3       	ldi	r24, 0x34	; 52
     976:	61 e0       	ldi	r22, 0x01	; 1
     978:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
  pinMode(MOSI, OUTPUT);
     97c:	83 e3       	ldi	r24, 0x33	; 51
     97e:	61 e0       	ldi	r22, 0x01	; 1
     980:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
}
     984:	08 95       	ret

00000986 <_ZN7MPU60X0C1Ebh>:
 * @see MPU60X0_DEFAULT_ADDRESS
 * @see MPU60X0_DEFAULT_SS_PIN
 * @see MPU60X0_ADDRESS_AD0_LOW
 * @see MPU60X0_ADDRESS_AD0_HIGH
 */
MPU60X0::MPU60X0(bool useSPI, uint8_t address) {
     986:	fc 01       	movw	r30, r24
	bSPI = useSPI;
     988:	60 83       	st	Z, r22
    devAddr = address;
     98a:	41 83       	std	Z+1, r20	; 0x01
}
     98c:	08 95       	ret

0000098e <_ZN7MPU60X010getMotion6EPiS0_S0_S0_S0_S0_>:
 * @param gz 16-bit signed integer container for gyroscope Z-axis value
 * @see getAcceleration()
 * @see getRotation()
 * @see MPU60X0_RA_ACCEL_XOUT_H
 */
void MPU60X0::getMotion6(int16_t* ax, int16_t* ay, int16_t* az, int16_t* gx, int16_t* gy, int16_t* gz) {
     98e:	2f 92       	push	r2
     990:	3f 92       	push	r3
     992:	4f 92       	push	r4
     994:	5f 92       	push	r5
     996:	6f 92       	push	r6
     998:	7f 92       	push	r7
     99a:	8f 92       	push	r8
     99c:	9f 92       	push	r9
     99e:	af 92       	push	r10
     9a0:	bf 92       	push	r11
     9a2:	cf 92       	push	r12
     9a4:	df 92       	push	r13
     9a6:	ef 92       	push	r14
     9a8:	ff 92       	push	r15
     9aa:	0f 93       	push	r16
     9ac:	1f 93       	push	r17
     9ae:	cf 93       	push	r28
     9b0:	df 93       	push	r29
     9b2:	5c 01       	movw	r10, r24
     9b4:	4b 01       	movw	r8, r22
     9b6:	3a 01       	movw	r6, r20
     9b8:	29 01       	movw	r4, r18
     9ba:	18 01       	movw	r2, r16
     9bc:	e7 01       	movw	r28, r14
   I2Cdev::readBytes(bSPI, devAddr, MPU60X0_RA_ACCEL_XOUT_H, 14, buffer);
     9be:	8c 01       	movw	r16, r24
     9c0:	0e 5f       	subi	r16, 0xFE	; 254
     9c2:	1f 4f       	sbci	r17, 0xFF	; 255
     9c4:	e0 90 63 02 	lds	r14, 0x0263
     9c8:	f0 90 64 02 	lds	r15, 0x0264
     9cc:	fc 01       	movw	r30, r24
     9ce:	80 81       	ld	r24, Z
     9d0:	61 81       	ldd	r22, Z+1	; 0x01
     9d2:	4b e3       	ldi	r20, 0x3B	; 59
     9d4:	2e e0       	ldi	r18, 0x0E	; 14
     9d6:	0e 94 4f 06 	call	0xc9e	; 0xc9e <_ZN6I2Cdev9readBytesEbhhhPhj>
    *ax = (((int16_t)buffer[0]) << 8) | buffer[1];
     9da:	f5 01       	movw	r30, r10
     9dc:	92 81       	ldd	r25, Z+2	; 0x02
     9de:	80 e0       	ldi	r24, 0x00	; 0
     9e0:	23 81       	ldd	r18, Z+3	; 0x03
     9e2:	30 e0       	ldi	r19, 0x00	; 0
     9e4:	82 2b       	or	r24, r18
     9e6:	93 2b       	or	r25, r19
     9e8:	f4 01       	movw	r30, r8
     9ea:	91 83       	std	Z+1, r25	; 0x01
     9ec:	80 83       	st	Z, r24
    *ay = (((int16_t)buffer[2]) << 8) | buffer[3];
     9ee:	f5 01       	movw	r30, r10
     9f0:	94 81       	ldd	r25, Z+4	; 0x04
     9f2:	80 e0       	ldi	r24, 0x00	; 0
     9f4:	25 81       	ldd	r18, Z+5	; 0x05
     9f6:	30 e0       	ldi	r19, 0x00	; 0
     9f8:	82 2b       	or	r24, r18
     9fa:	93 2b       	or	r25, r19
     9fc:	f3 01       	movw	r30, r6
     9fe:	91 83       	std	Z+1, r25	; 0x01
     a00:	80 83       	st	Z, r24
    *az = (((int16_t)buffer[4]) << 8) | buffer[5];
     a02:	f5 01       	movw	r30, r10
     a04:	96 81       	ldd	r25, Z+6	; 0x06
     a06:	80 e0       	ldi	r24, 0x00	; 0
     a08:	27 81       	ldd	r18, Z+7	; 0x07
     a0a:	30 e0       	ldi	r19, 0x00	; 0
     a0c:	82 2b       	or	r24, r18
     a0e:	93 2b       	or	r25, r19
     a10:	f2 01       	movw	r30, r4
     a12:	91 83       	std	Z+1, r25	; 0x01
     a14:	80 83       	st	Z, r24
    *gx = (((int16_t)buffer[8]) << 8) | buffer[9];
     a16:	f5 01       	movw	r30, r10
     a18:	92 85       	ldd	r25, Z+10	; 0x0a
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	23 85       	ldd	r18, Z+11	; 0x0b
     a1e:	30 e0       	ldi	r19, 0x00	; 0
     a20:	82 2b       	or	r24, r18
     a22:	93 2b       	or	r25, r19
     a24:	f1 01       	movw	r30, r2
     a26:	91 83       	std	Z+1, r25	; 0x01
     a28:	80 83       	st	Z, r24
    *gy = (((int16_t)buffer[10]) << 8) | buffer[11];
     a2a:	f5 01       	movw	r30, r10
     a2c:	94 85       	ldd	r25, Z+12	; 0x0c
     a2e:	80 e0       	ldi	r24, 0x00	; 0
     a30:	25 85       	ldd	r18, Z+13	; 0x0d
     a32:	30 e0       	ldi	r19, 0x00	; 0
     a34:	82 2b       	or	r24, r18
     a36:	93 2b       	or	r25, r19
     a38:	99 83       	std	Y+1, r25	; 0x01
     a3a:	88 83       	st	Y, r24
    *gz = (((int16_t)buffer[12]) << 8) | buffer[13];
     a3c:	96 85       	ldd	r25, Z+14	; 0x0e
     a3e:	80 e0       	ldi	r24, 0x00	; 0
     a40:	27 85       	ldd	r18, Z+15	; 0x0f
     a42:	30 e0       	ldi	r19, 0x00	; 0
     a44:	82 2b       	or	r24, r18
     a46:	93 2b       	or	r25, r19
     a48:	f6 01       	movw	r30, r12
     a4a:	91 83       	std	Z+1, r25	; 0x01
     a4c:	80 83       	st	Z, r24
}
     a4e:	df 91       	pop	r29
     a50:	cf 91       	pop	r28
     a52:	1f 91       	pop	r17
     a54:	0f 91       	pop	r16
     a56:	ff 90       	pop	r15
     a58:	ef 90       	pop	r14
     a5a:	df 90       	pop	r13
     a5c:	cf 90       	pop	r12
     a5e:	bf 90       	pop	r11
     a60:	af 90       	pop	r10
     a62:	9f 90       	pop	r9
     a64:	8f 90       	pop	r8
     a66:	7f 90       	pop	r7
     a68:	6f 90       	pop	r6
     a6a:	5f 90       	pop	r5
     a6c:	4f 90       	pop	r4
     a6e:	3f 90       	pop	r3
     a70:	2f 90       	pop	r2
     a72:	08 95       	ret

00000a74 <_ZN7MPU60X015setSleepEnabledEb>:
 * @param enabled New sleep mode enabled status
 * @see getSleepEnabled()
 * @see MPU60X0_RA_PWR_MGMT_1
 * @see MPU60X0_PWR1_SLEEP_BIT
 */
void MPU60X0::setSleepEnabled(bool enabled) {
     a74:	0f 93       	push	r16
     a76:	fc 01       	movw	r30, r24
     a78:	06 2f       	mov	r16, r22
    I2Cdev::writeBit(bSPI, devAddr, MPU60X0_RA_PWR_MGMT_1, MPU60X0_PWR1_SLEEP_BIT, enabled);
     a7a:	80 81       	ld	r24, Z
     a7c:	61 81       	ldd	r22, Z+1	; 0x01
     a7e:	4b e6       	ldi	r20, 0x6B	; 107
     a80:	26 e0       	ldi	r18, 0x06	; 6
     a82:	0e 94 67 07 	call	0xece	; 0xece <_ZN6I2Cdev8writeBitEbhhhh>
}
     a86:	0f 91       	pop	r16
     a88:	08 95       	ret

00000a8a <_ZN7MPU60X05resetEv>:
/** Trigger a full device reset.
 * A small delay of ~50ms may be desirable after triggering a reset.
 * @see MPU60X0_RA_PWR_MGMT_1
 * @see MPU60X0_PWR1_DEVICE_RESET_BIT
 */
void MPU60X0::reset() {
     a8a:	0f 93       	push	r16
     a8c:	fc 01       	movw	r30, r24
    I2Cdev::writeBit(bSPI, devAddr, MPU60X0_RA_PWR_MGMT_1, MPU60X0_PWR1_DEVICE_RESET_BIT, true);
     a8e:	80 81       	ld	r24, Z
     a90:	61 81       	ldd	r22, Z+1	; 0x01
     a92:	4b e6       	ldi	r20, 0x6B	; 107
     a94:	27 e0       	ldi	r18, 0x07	; 7
     a96:	01 e0       	ldi	r16, 0x01	; 1
     a98:	0e 94 67 07 	call	0xece	; 0xece <_ZN6I2Cdev8writeBitEbhhhh>
}
     a9c:	0f 91       	pop	r16
     a9e:	08 95       	ret

00000aa0 <_ZN7MPU60X016switchSPIEnabledEb>:
}
/** Switch from I2C to SPI mode (MPU-6000 only)
 * If this is set, the primary SPI interface will be enabled in place of the
 * disabled primary I2C interface.
 */
void MPU60X0::switchSPIEnabled(bool enabled) {
     aa0:	0f 93       	push	r16
     aa2:	fc 01       	movw	r30, r24
     aa4:	06 2f       	mov	r16, r22
    I2Cdev::writeBit(bSPI, devAddr, MPU60X0_RA_USER_CTRL, MPU60X0_USERCTRL_I2C_IF_DIS_BIT, enabled);
     aa6:	80 81       	ld	r24, Z
     aa8:	61 81       	ldd	r22, Z+1	; 0x01
     aaa:	4a e6       	ldi	r20, 0x6A	; 106
     aac:	24 e0       	ldi	r18, 0x04	; 4
     aae:	0e 94 67 07 	call	0xece	; 0xece <_ZN6I2Cdev8writeBitEbhhhh>
}
     ab2:	0f 91       	pop	r16
     ab4:	08 95       	ret

00000ab6 <_ZN7MPU60X014setClockSourceEh>:
 * @see getClockSource()
 * @see MPU60X0_RA_PWR_MGMT_1
 * @see MPU60X0_PWR1_CLKSEL_BIT
 * @see MPU60X0_PWR1_CLKSEL_LENGTH
 */
void MPU60X0::setClockSource(uint8_t source) {
     ab6:	ef 92       	push	r14
     ab8:	0f 93       	push	r16
     aba:	fc 01       	movw	r30, r24
     abc:	e6 2e       	mov	r14, r22
    I2Cdev::writeBits(bSPI, devAddr, MPU60X0_RA_PWR_MGMT_1, MPU60X0_PWR1_CLKSEL_BIT, MPU60X0_PWR1_CLKSEL_LENGTH, source);
     abe:	80 81       	ld	r24, Z
     ac0:	61 81       	ldd	r22, Z+1	; 0x01
     ac2:	4b e6       	ldi	r20, 0x6B	; 107
     ac4:	22 e0       	ldi	r18, 0x02	; 2
     ac6:	03 e0       	ldi	r16, 0x03	; 3
     ac8:	0e 94 07 07 	call	0xe0e	; 0xe0e <_ZN6I2Cdev9writeBitsEbhhhhh>
}
     acc:	0f 91       	pop	r16
     ace:	ef 90       	pop	r14
     ad0:	08 95       	ret

00000ad2 <_ZN7MPU60X022setFullScaleAccelRangeEh>:
}
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU60X0::setFullScaleAccelRange(uint8_t range) {
     ad2:	ef 92       	push	r14
     ad4:	0f 93       	push	r16
     ad6:	fc 01       	movw	r30, r24
     ad8:	e6 2e       	mov	r14, r22
    I2Cdev::writeBits(bSPI, devAddr, MPU60X0_RA_ACCEL_CONFIG, MPU60X0_ACONFIG_AFS_SEL_BIT, MPU60X0_ACONFIG_AFS_SEL_LENGTH, range);
     ada:	80 81       	ld	r24, Z
     adc:	61 81       	ldd	r22, Z+1	; 0x01
     ade:	4c e1       	ldi	r20, 0x1C	; 28
     ae0:	24 e0       	ldi	r18, 0x04	; 4
     ae2:	02 e0       	ldi	r16, 0x02	; 2
     ae4:	0e 94 07 07 	call	0xe0e	; 0xe0e <_ZN6I2Cdev9writeBitsEbhhhhh>
}
     ae8:	0f 91       	pop	r16
     aea:	ef 90       	pop	r14
     aec:	08 95       	ret

00000aee <_ZN7MPU60X021setFullScaleGyroRangeEh>:
 * @see MPU60X0_GYRO_FS_250
 * @see MPU60X0_RA_GYRO_CONFIG
 * @see MPU60X0_GCONFIG_FS_SEL_BIT
 * @see MPU60X0_GCONFIG_FS_SEL_LENGTH
 */
void MPU60X0::setFullScaleGyroRange(uint8_t range) {
     aee:	ef 92       	push	r14
     af0:	0f 93       	push	r16
     af2:	fc 01       	movw	r30, r24
     af4:	e6 2e       	mov	r14, r22
    I2Cdev::writeBits(bSPI, devAddr, MPU60X0_RA_GYRO_CONFIG, MPU60X0_GCONFIG_FS_SEL_BIT, MPU60X0_GCONFIG_FS_SEL_LENGTH, range);
     af6:	80 81       	ld	r24, Z
     af8:	61 81       	ldd	r22, Z+1	; 0x01
     afa:	4b e1       	ldi	r20, 0x1B	; 27
     afc:	24 e0       	ldi	r18, 0x04	; 4
     afe:	02 e0       	ldi	r16, 0x02	; 2
     b00:	0e 94 07 07 	call	0xe0e	; 0xe0e <_ZN6I2Cdev9writeBitsEbhhhhh>
}
     b04:	0f 91       	pop	r16
     b06:	ef 90       	pop	r14
     b08:	08 95       	ret

00000b0a <_ZN7MPU60X011setDLPFModeEh>:
 * @see MPU60X0_DLPF_BW_256
 * @see MPU60X0_RA_CONFIG
 * @see MPU60X0_CFG_DLPF_CFG_BIT
 * @see MPU60X0_CFG_DLPF_CFG_LENGTH
 */
void MPU60X0::setDLPFMode(uint8_t mode) {
     b0a:	ef 92       	push	r14
     b0c:	0f 93       	push	r16
     b0e:	fc 01       	movw	r30, r24
     b10:	e6 2e       	mov	r14, r22
    I2Cdev::writeBits(bSPI, devAddr, MPU60X0_RA_CONFIG, MPU60X0_CFG_DLPF_CFG_BIT, MPU60X0_CFG_DLPF_CFG_LENGTH, mode);
     b12:	80 81       	ld	r24, Z
     b14:	61 81       	ldd	r22, Z+1	; 0x01
     b16:	4a e1       	ldi	r20, 0x1A	; 26
     b18:	22 e0       	ldi	r18, 0x02	; 2
     b1a:	03 e0       	ldi	r16, 0x03	; 3
     b1c:	0e 94 07 07 	call	0xe0e	; 0xe0e <_ZN6I2Cdev9writeBitsEbhhhhh>
}
     b20:	0f 91       	pop	r16
     b22:	ef 90       	pop	r14
     b24:	08 95       	ret

00000b26 <_ZN7MPU60X011getDeviceIDEv>:
 * @return Device ID (should be 0x68, 104 dec, 150 oct)
 * @see MPU60X0_RA_WHO_AM_I
 * @see MPU60X0_WHO_AM_I_BIT
 * @see MPU60X0_WHO_AM_I_LENGTH
 */
uint8_t MPU60X0::getDeviceID() {
     b26:	af 92       	push	r10
     b28:	bf 92       	push	r11
     b2a:	cf 92       	push	r12
     b2c:	df 92       	push	r13
     b2e:	ef 92       	push	r14
     b30:	ff 92       	push	r15
     b32:	0f 93       	push	r16
     b34:	5c 01       	movw	r10, r24
    I2Cdev::readBits(bSPI, devAddr, MPU60X0_RA_WHO_AM_I, MPU60X0_WHO_AM_I_BIT, MPU60X0_WHO_AM_I_LENGTH, buffer);
     b36:	fc 01       	movw	r30, r24
     b38:	32 96       	adiw	r30, 0x02	; 2
     b3a:	c0 90 63 02 	lds	r12, 0x0263
     b3e:	d0 90 64 02 	lds	r13, 0x0264
     b42:	dc 01       	movw	r26, r24
     b44:	8c 91       	ld	r24, X
     b46:	11 96       	adiw	r26, 0x01	; 1
     b48:	6c 91       	ld	r22, X
     b4a:	45 e7       	ldi	r20, 0x75	; 117
     b4c:	26 e0       	ldi	r18, 0x06	; 6
     b4e:	06 e0       	ldi	r16, 0x06	; 6
     b50:	7f 01       	movw	r14, r30
     b52:	0e 94 a9 07 	call	0xf52	; 0xf52 <_ZN6I2Cdev8readBitsEbhhhhPhj>
    return buffer[0];
}
     b56:	f5 01       	movw	r30, r10
     b58:	82 81       	ldd	r24, Z+2	; 0x02
     b5a:	0f 91       	pop	r16
     b5c:	ff 90       	pop	r15
     b5e:	ef 90       	pop	r14
     b60:	df 90       	pop	r13
     b62:	cf 90       	pop	r12
     b64:	bf 90       	pop	r11
     b66:	af 90       	pop	r10
     b68:	08 95       	ret

00000b6a <_ZN7MPU60X014testConnectionEv>:
/** Verify the I2C/SPI connection.
 * Make sure the device is connected and responds as expected.
 * @return True if connection is valid, false otherwise
 */
bool MPU60X0::testConnection() {
    return getDeviceID() == 0b110100;
     b6a:	0e 94 93 05 	call	0xb26	; 0xb26 <_ZN7MPU60X011getDeviceIDEv>
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	84 33       	cpi	r24, 0x34	; 52
     b72:	09 f4       	brne	.+2      	; 0xb76 <_ZN7MPU60X014testConnectionEv+0xc>
     b74:	91 e0       	ldi	r25, 0x01	; 1
}
     b76:	89 2f       	mov	r24, r25
     b78:	08 95       	ret

00000b7a <_ZN7MPU60X010initializeEv>:
 * after start-up). This function also sets both the accelerometer and the gyroscope
 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU60X0::initialize() {
     b7a:	cf 93       	push	r28
     b7c:	df 93       	push	r29
     b7e:	ec 01       	movw	r28, r24
    // SPI Configuration
	if (bSPI) {
     b80:	88 81       	ld	r24, Y
     b82:	88 23       	and	r24, r24
     b84:	e9 f0       	breq	.+58     	; 0xbc0 <_ZN7MPU60X010initializeEv+0x46>
      SPI.begin();
     b86:	0e 94 ac 04 	call	0x958	; 0x958 <_ZN8SPIClass5beginEv>
    	pinMode(devAddr, OUTPUT);
     b8a:	89 81       	ldd	r24, Y+1	; 0x01
     b8c:	61 e0       	ldi	r22, 0x01	; 1
     b8e:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
    	digitalWrite(devAddr, HIGH);
     b92:	89 81       	ldd	r24, Y+1	; 0x01
     b94:	61 e0       	ldi	r22, 0x01	; 1
     b96:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
		reset();
     b9a:	ce 01       	movw	r24, r28
     b9c:	0e 94 45 05 	call	0xa8a	; 0xa8a <_ZN7MPU60X05resetEv>
		delay(100);
     ba0:	64 e6       	ldi	r22, 0x64	; 100
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	90 e0       	ldi	r25, 0x00	; 0
     ba8:	0e 94 2f 15 	call	0x2a5e	; 0x2a5e <delay>
		switchSPIEnabled(true);
     bac:	ce 01       	movw	r24, r28
     bae:	61 e0       	ldi	r22, 0x01	; 1
     bb0:	0e 94 50 05 	call	0xaa0	; 0xaa0 <_ZN7MPU60X016switchSPIEnabledEb>
		delay(1);
     bb4:	61 e0       	ldi	r22, 0x01	; 1
     bb6:	70 e0       	ldi	r23, 0x00	; 0
     bb8:	80 e0       	ldi	r24, 0x00	; 0
     bba:	90 e0       	ldi	r25, 0x00	; 0
     bbc:	0e 94 2f 15 	call	0x2a5e	; 0x2a5e <delay>
	}
    setClockSource(MPU60X0_CLOCK_PLL_XGYRO);
     bc0:	ce 01       	movw	r24, r28
     bc2:	61 e0       	ldi	r22, 0x01	; 1
     bc4:	0e 94 5b 05 	call	0xab6	; 0xab6 <_ZN7MPU60X014setClockSourceEh>
    setFullScaleGyroRange(MPU60X0_GYRO_FS_250);
     bc8:	ce 01       	movw	r24, r28
     bca:	60 e0       	ldi	r22, 0x00	; 0
     bcc:	0e 94 77 05 	call	0xaee	; 0xaee <_ZN7MPU60X021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU60X0_ACCEL_FS_2);
     bd0:	ce 01       	movw	r24, r28
     bd2:	60 e0       	ldi	r22, 0x00	; 0
     bd4:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN7MPU60X022setFullScaleAccelRangeEh>
    setSleepEnabled(false); // thanks to Jack Elston for pointing this one out!
     bd8:	ce 01       	movw	r24, r28
     bda:	60 e0       	ldi	r22, 0x00	; 0
     bdc:	0e 94 3a 05 	call	0xa74	; 0xa74 <_ZN7MPU60X015setSleepEnabledEb>
}
     be0:	df 91       	pop	r29
     be2:	cf 91       	pop	r28
     be4:	08 95       	ret

00000be6 <_ZN6I2Cdev10writeBytesEbhhhPh>:
 * @param regAddr First register address to write to
 * @param length Number of bytes to write
 * @param data Buffer to copy new data from
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBytes(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t* data) {
     be6:	df 92       	push	r13
     be8:	ef 92       	push	r14
     bea:	ff 92       	push	r15
     bec:	0f 93       	push	r16
     bee:	1f 93       	push	r17
     bf0:	cf 93       	push	r28
     bf2:	df 93       	push	r29
     bf4:	f6 2e       	mov	r15, r22
     bf6:	e4 2e       	mov	r14, r20
     bf8:	d2 2e       	mov	r13, r18
        Serial.print(" bytes to 0x");
        Serial.print(regAddr, HEX);
        Serial.print("...");
    #endif
	
	if (!useSPI) {
     bfa:	88 23       	and	r24, r24
     bfc:	c9 f4       	brne	.+50     	; 0xc30 <_ZN6I2Cdev10writeBytesEbhhhPh+0x4a>
    Wire.beginTransmission(devAddr);
     bfe:	8a e3       	ldi	r24, 0x3A	; 58
     c00:	93 e0       	ldi	r25, 0x03	; 3
     c02:	0e 94 c7 03 	call	0x78e	; 0x78e <_ZN7TwoWire17beginTransmissionEh>
		#if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
			Wire.send((uint8_t) regAddr); // send address
		#elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
			Wire.write((uint8_t) regAddr); // send address
     c06:	8a e3       	ldi	r24, 0x3A	; 58
     c08:	93 e0       	ldi	r25, 0x03	; 3
     c0a:	6e 2d       	mov	r22, r14
     c0c:	0e 94 49 04 	call	0x892	; 0x892 <_ZN7TwoWire5writeEh>
     c10:	e8 01       	movw	r28, r16
     c12:	10 e0       	ldi	r17, 0x00	; 0
     c14:	06 c0       	rjmp	.+12     	; 0xc22 <_ZN6I2Cdev10writeBytesEbhhhPh+0x3c>
		#endif
		for (uint8_t i = 0; i < length; i++) {
			#if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
				Wire.send((uint8_t) data[i]);
			#elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
				Wire.write((uint8_t) data[i]);
     c16:	8a e3       	ldi	r24, 0x3A	; 58
     c18:	93 e0       	ldi	r25, 0x03	; 3
     c1a:	69 91       	ld	r22, Y+
     c1c:	0e 94 49 04 	call	0x892	; 0x892 <_ZN7TwoWire5writeEh>
		#if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
			Wire.send((uint8_t) regAddr); // send address
		#elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
			Wire.write((uint8_t) regAddr); // send address
		#endif
		for (uint8_t i = 0; i < length; i++) {
     c20:	1f 5f       	subi	r17, 0xFF	; 255
     c22:	1d 15       	cp	r17, r13
     c24:	c0 f3       	brcs	.-16     	; 0xc16 <_ZN6I2Cdev10writeBytesEbhhhPh+0x30>
				if (i + 1 < length) Serial.print(" ");
			#endif
		}
		// docs say this returns a byte, but it causes a compiler error
		//uint8_t status = Wire.endTransmission();
		Wire.endTransmission();
     c26:	8a e3       	ldi	r24, 0x3A	; 58
     c28:	93 e0       	ldi	r25, 0x03	; 3
     c2a:	0e 94 8c 04 	call	0x918	; 0x918 <_ZN7TwoWire15endTransmissionEv>
     c2e:	1a c0       	rjmp	.+52     	; 0xc64 <_ZN6I2Cdev10writeBytesEbhhhPh+0x7e>
	} else {
		digitalWrite(devAddr, LOW);
     c30:	86 2f       	mov	r24, r22
     c32:	60 e0       	ldi	r22, 0x00	; 0
     c34:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     c38:	ee bc       	out	0x2e, r14	; 46
  while (!(SPSR & _BV(SPIF)))
     c3a:	0d b4       	in	r0, 0x2d	; 45
     c3c:	07 fe       	sbrs	r0, 7
     c3e:	fd cf       	rjmp	.-6      	; 0xc3a <_ZN6I2Cdev10writeBytesEbhhhPh+0x54>
    ;
  return SPDR;
     c40:	8e b5       	in	r24, 0x2e	; 46
     c42:	f8 01       	movw	r30, r16
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	08 c0       	rjmp	.+16     	; 0xc58 <_ZN6I2Cdev10writeBytesEbhhhPh+0x72>
		SPI.transfer(regAddr);
		for (uint8_t cnt=0; cnt < length; cnt++) {
			SPI.transfer(data[cnt]);
     c48:	80 81       	ld	r24, Z
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     c4a:	8e bd       	out	0x2e, r24	; 46
  while (!(SPSR & _BV(SPIF)))
     c4c:	0d b4       	in	r0, 0x2d	; 45
     c4e:	07 fe       	sbrs	r0, 7
     c50:	fd cf       	rjmp	.-6      	; 0xc4c <_ZN6I2Cdev10writeBytesEbhhhPh+0x66>
    ;
  return SPDR;
     c52:	8e b5       	in	r24, 0x2e	; 46
		//uint8_t status = Wire.endTransmission();
		Wire.endTransmission();
	} else {
		digitalWrite(devAddr, LOW);
		SPI.transfer(regAddr);
		for (uint8_t cnt=0; cnt < length; cnt++) {
     c54:	9f 5f       	subi	r25, 0xFF	; 255
     c56:	31 96       	adiw	r30, 0x01	; 1
     c58:	9d 15       	cp	r25, r13
     c5a:	b0 f3       	brcs	.-20     	; 0xc48 <_ZN6I2Cdev10writeBytesEbhhhPh+0x62>
			#ifdef I2CDEV_SERIAL_DEBUG
				Serial.print(data[i], HEX);
				if (i + 1 < length) Serial.print(" ");
			#endif
		}
		digitalWrite(devAddr, HIGH);
     c5c:	8f 2d       	mov	r24, r15
     c5e:	61 e0       	ldi	r22, 0x01	; 1
     c60:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
	
    #ifdef I2CDEV_SERIAL_DEBUG
        Serial.println(". Done.");
    #endif
    return true; //status == 0;
}
     c64:	81 e0       	ldi	r24, 0x01	; 1
     c66:	df 91       	pop	r29
     c68:	cf 91       	pop	r28
     c6a:	1f 91       	pop	r17
     c6c:	0f 91       	pop	r16
     c6e:	ff 90       	pop	r15
     c70:	ef 90       	pop	r14
     c72:	df 90       	pop	r13
     c74:	08 95       	ret

00000c76 <_ZN6I2Cdev9writeByteEbhhh>:
 * @param devAddr I2C slave device address or Slave Select pin if SPI
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeByte(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t data) {
     c76:	0f 93       	push	r16
     c78:	1f 93       	push	r17
     c7a:	df 93       	push	r29
     c7c:	cf 93       	push	r28
     c7e:	0f 92       	push	r0
     c80:	cd b7       	in	r28, 0x3d	; 61
     c82:	de b7       	in	r29, 0x3e	; 62
     c84:	29 83       	std	Y+1, r18	; 0x01
    return writeBytes(useSPI, devAddr, regAddr, 1, &data);
     c86:	21 e0       	ldi	r18, 0x01	; 1
     c88:	8e 01       	movw	r16, r28
     c8a:	0f 5f       	subi	r16, 0xFF	; 255
     c8c:	1f 4f       	sbci	r17, 0xFF	; 255
     c8e:	0e 94 f3 05 	call	0xbe6	; 0xbe6 <_ZN6I2Cdev10writeBytesEbhhhPh>
}
     c92:	0f 90       	pop	r0
     c94:	cf 91       	pop	r28
     c96:	df 91       	pop	r29
     c98:	1f 91       	pop	r17
     c9a:	0f 91       	pop	r16
     c9c:	08 95       	ret

00000c9e <_ZN6I2Cdev9readBytesEbhhhPhj>:
 * @param length Number of bytes to read
 * @param data Buffer to store read data in
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Number of bytes read (0 indicates failure)
 */
int8_t I2Cdev::readBytes(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data, uint16_t timeout) {
     c9e:	5f 92       	push	r5
     ca0:	6f 92       	push	r6
     ca2:	7f 92       	push	r7
     ca4:	8f 92       	push	r8
     ca6:	9f 92       	push	r9
     ca8:	af 92       	push	r10
     caa:	bf 92       	push	r11
     cac:	cf 92       	push	r12
     cae:	df 92       	push	r13
     cb0:	ef 92       	push	r14
     cb2:	ff 92       	push	r15
     cb4:	0f 93       	push	r16
     cb6:	1f 93       	push	r17
     cb8:	cf 93       	push	r28
     cba:	df 93       	push	r29
     cbc:	96 2e       	mov	r9, r22
     cbe:	d4 2e       	mov	r13, r20
     cc0:	52 2e       	mov	r5, r18
     cc2:	c0 2e       	mov	r12, r16
     cc4:	57 01       	movw	r10, r14
        Serial.print(regAddr, HEX);
        Serial.print("...");
    #endif
    int8_t count = 0;
	// I2C
	if (!useSPI) {
     cc6:	88 23       	and	r24, r24
     cc8:	09 f0       	breq	.+2      	; 0xccc <_ZN6I2Cdev9readBytesEbhhhPhj+0x2e>
     cca:	5e c0       	rjmp	.+188    	; 0xd88 <_ZN6I2Cdev9readBytesEbhhhPhj+0xea>
		Wire.beginTransmission(devAddr);
     ccc:	8a e3       	ldi	r24, 0x3A	; 58
     cce:	93 e0       	ldi	r25, 0x03	; 3
     cd0:	0e 94 c7 03 	call	0x78e	; 0x78e <_ZN7TwoWire17beginTransmissionEh>
		#if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
			Wire.send(regAddr);
		#elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
			Wire.write(regAddr);
     cd4:	8a e3       	ldi	r24, 0x3A	; 58
     cd6:	93 e0       	ldi	r25, 0x03	; 3
     cd8:	6d 2d       	mov	r22, r13
     cda:	0e 94 49 04 	call	0x892	; 0x892 <_ZN7TwoWire5writeEh>
		#endif
		Wire.endTransmission();
     cde:	8a e3       	ldi	r24, 0x3A	; 58
     ce0:	93 e0       	ldi	r25, 0x03	; 3
     ce2:	0e 94 8c 04 	call	0x918	; 0x918 <_ZN7TwoWire15endTransmissionEv>
		Wire.beginTransmission(devAddr);
     ce6:	8a e3       	ldi	r24, 0x3A	; 58
     ce8:	93 e0       	ldi	r25, 0x03	; 3
     cea:	69 2d       	mov	r22, r9
     cec:	0e 94 c7 03 	call	0x78e	; 0x78e <_ZN7TwoWire17beginTransmissionEh>
		Wire.requestFrom(devAddr, length);
     cf0:	8a e3       	ldi	r24, 0x3A	; 58
     cf2:	93 e0       	ldi	r25, 0x03	; 3
     cf4:	69 2d       	mov	r22, r9
     cf6:	45 2d       	mov	r20, r5
     cf8:	0e 94 9d 04 	call	0x93a	; 0x93a <_ZN7TwoWire11requestFromEhh>

		uint32_t t1 = millis();
     cfc:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <millis>
     d00:	3b 01       	movw	r6, r22
     d02:	4c 01       	movw	r8, r24
     d04:	80 2f       	mov	r24, r16
     d06:	91 2f       	mov	r25, r17
     d08:	9c 01       	movw	r18, r24
     d0a:	e9 01       	movw	r28, r18
		for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
     d0c:	00 e0       	ldi	r16, 0x00	; 0
     d0e:	10 e0       	ldi	r17, 0x00	; 0
		#endif
		Wire.endTransmission();
		Wire.beginTransmission(devAddr);
		Wire.requestFrom(devAddr, length);

		uint32_t t1 = millis();
     d10:	ce 01       	movw	r24, r28
     d12:	8c 19       	sub	r24, r12
     d14:	d8 2e       	mov	r13, r24
		for (; Wire.available() && (timeout == 0 || millis() - t1 < timeout); count++) {
     d16:	8a e3       	ldi	r24, 0x3A	; 58
     d18:	93 e0       	ldi	r25, 0x03	; 3
     d1a:	0e 94 d1 03 	call	0x7a2	; 0x7a2 <_ZN7TwoWire9availableEv>
     d1e:	89 2b       	or	r24, r25
     d20:	09 f4       	brne	.+2      	; 0xd24 <_ZN6I2Cdev9readBytesEbhhhPhj+0x86>
     d22:	62 c0       	rjmp	.+196    	; 0xde8 <_ZN6I2Cdev9readBytesEbhhhPhj+0x14a>
     d24:	a1 14       	cp	r10, r1
     d26:	b1 04       	cpc	r11, r1
     d28:	59 f0       	breq	.+22     	; 0xd40 <_ZN6I2Cdev9readBytesEbhhhPhj+0xa2>
     d2a:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <millis>
     d2e:	66 19       	sub	r22, r6
     d30:	77 09       	sbc	r23, r7
     d32:	88 09       	sbc	r24, r8
     d34:	99 09       	sbc	r25, r9
     d36:	6e 15       	cp	r22, r14
     d38:	7f 05       	cpc	r23, r15
     d3a:	80 07       	cpc	r24, r16
     d3c:	91 07       	cpc	r25, r17
     d3e:	30 f4       	brcc	.+12     	; 0xd4c <_ZN6I2Cdev9readBytesEbhhhPhj+0xae>
			#if ((I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO < 100) || I2CDEV_IMPLEMENTATION == I2CDEV_BUILTIN_NBWIRE)
				data[count] = Wire.receive();
			#elif (I2CDEV_IMPLEMENTATION == I2CDEV_ARDUINO_WIRE && ARDUINO >= 100)
				data[count] = Wire.read();
     d40:	8a e3       	ldi	r24, 0x3A	; 58
     d42:	93 e0       	ldi	r25, 0x03	; 3
     d44:	0e 94 da 03 	call	0x7b4	; 0x7b4 <_ZN7TwoWire4readEv>
     d48:	89 93       	st	Y+, r24
     d4a:	e2 cf       	rjmp	.-60     	; 0xd10 <_ZN6I2Cdev9readBytesEbhhhPhj+0x72>
			#ifdef I2CDEV_SERIAL_DEBUG
				Serial.print(data[count], HEX);
				if (count + 1 < length) Serial.print(" ");
			#endif
		}
		if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
     d4c:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <millis>
     d50:	66 19       	sub	r22, r6
     d52:	77 09       	sbc	r23, r7
     d54:	88 09       	sbc	r24, r8
     d56:	99 09       	sbc	r25, r9
     d58:	95 01       	movw	r18, r10
     d5a:	40 e0       	ldi	r20, 0x00	; 0
     d5c:	50 e0       	ldi	r21, 0x00	; 0
     d5e:	62 17       	cp	r22, r18
     d60:	73 07       	cpc	r23, r19
     d62:	84 07       	cpc	r24, r20
     d64:	95 07       	cpc	r25, r21
     d66:	58 f0       	brcs	.+22     	; 0xd7e <_ZN6I2Cdev9readBytesEbhhhPhj+0xe0>
     d68:	2d 2d       	mov	r18, r13
     d6a:	33 27       	eor	r19, r19
     d6c:	27 fd       	sbrc	r18, 7
     d6e:	30 95       	com	r19
     d70:	85 2d       	mov	r24, r5
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	28 17       	cp	r18, r24
     d76:	39 07       	cpc	r19, r25
     d78:	14 f4       	brge	.+4      	; 0xd7e <_ZN6I2Cdev9readBytesEbhhhPhj+0xe0>
     d7a:	dd 24       	eor	r13, r13
     d7c:	da 94       	dec	r13
		Wire.endTransmission();
     d7e:	8a e3       	ldi	r24, 0x3A	; 58
     d80:	93 e0       	ldi	r25, 0x03	; 3
     d82:	0e 94 8c 04 	call	0x918	; 0x918 <_ZN7TwoWire15endTransmissionEv>
     d86:	1f c0       	rjmp	.+62     	; 0xdc6 <_ZN6I2Cdev9readBytesEbhhhPhj+0x128>
	} else {
	    digitalWrite(devAddr, LOW);
     d88:	86 2f       	mov	r24, r22
     d8a:	60 e0       	ldi	r22, 0x00	; 0
     d8c:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
		byte Addr = regAddr | 0x80;
     d90:	90 e8       	ldi	r25, 0x80	; 128
     d92:	d9 2a       	or	r13, r25
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     d94:	de bc       	out	0x2e, r13	; 46
  while (!(SPSR & _BV(SPIF)))
     d96:	0d b4       	in	r0, 0x2d	; 45
     d98:	07 fe       	sbrs	r0, 7
     d9a:	fd cf       	rjmp	.-6      	; 0xd96 <_ZN6I2Cdev9readBytesEbhhhPhj+0xf8>
    ;
  return SPDR;
     d9c:	8e b5       	in	r24, 0x2e	; 46
     d9e:	8c 2d       	mov	r24, r12
     da0:	91 2f       	mov	r25, r17
     da2:	9c 01       	movw	r18, r24
     da4:	f9 01       	movw	r30, r18
     da6:	06 c0       	rjmp	.+12     	; 0xdb4 <_ZN6I2Cdev9readBytesEbhhhPhj+0x116>
};

extern SPIClass SPI;

byte SPIClass::transfer(byte _data) {
  SPDR = _data;
     da8:	1e bc       	out	0x2e, r1	; 46
  while (!(SPSR & _BV(SPIF)))
     daa:	0d b4       	in	r0, 0x2d	; 45
     dac:	07 fe       	sbrs	r0, 7
     dae:	fd cf       	rjmp	.-6      	; 0xdaa <_ZN6I2Cdev9readBytesEbhhhPhj+0x10c>
    ;
  return SPDR;
     db0:	8e b5       	in	r24, 0x2e	; 46
		SPI.transfer(Addr);
		for (uint8_t cnt=0; cnt < length; cnt++) {
			data[cnt] = SPI.transfer(0);
     db2:	81 93       	st	Z+, r24
		Wire.endTransmission();
	} else {
	    digitalWrite(devAddr, LOW);
		byte Addr = regAddr | 0x80;
		SPI.transfer(Addr);
		for (uint8_t cnt=0; cnt < length; cnt++) {
     db4:	8e 2f       	mov	r24, r30
     db6:	8c 19       	sub	r24, r12
     db8:	85 15       	cp	r24, r5
     dba:	b0 f3       	brcs	.-20     	; 0xda8 <_ZN6I2Cdev9readBytesEbhhhPhj+0x10a>
     dbc:	d5 2c       	mov	r13, r5
			data[cnt] = SPI.transfer(0);
			count++;
		}
		digitalWrite(devAddr, HIGH);
     dbe:	89 2d       	mov	r24, r9
     dc0:	61 e0       	ldi	r22, 0x01	; 1
     dc2:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
        Serial.print(". Done (");
        Serial.print(count, DEC);
        Serial.println(" read).");
    #endif
    return count;
}
     dc6:	8d 2d       	mov	r24, r13
     dc8:	df 91       	pop	r29
     dca:	cf 91       	pop	r28
     dcc:	1f 91       	pop	r17
     dce:	0f 91       	pop	r16
     dd0:	ff 90       	pop	r15
     dd2:	ef 90       	pop	r14
     dd4:	df 90       	pop	r13
     dd6:	cf 90       	pop	r12
     dd8:	bf 90       	pop	r11
     dda:	af 90       	pop	r10
     ddc:	9f 90       	pop	r9
     dde:	8f 90       	pop	r8
     de0:	7f 90       	pop	r7
     de2:	6f 90       	pop	r6
     de4:	5f 90       	pop	r5
     de6:	08 95       	ret
			#ifdef I2CDEV_SERIAL_DEBUG
				Serial.print(data[count], HEX);
				if (count + 1 < length) Serial.print(" ");
			#endif
		}
		if (timeout > 0 && millis() - t1 >= timeout && count < length) count = -1; // timeout
     de8:	a1 14       	cp	r10, r1
     dea:	b1 04       	cpc	r11, r1
     dec:	41 f2       	breq	.-112    	; 0xd7e <_ZN6I2Cdev9readBytesEbhhhPhj+0xe0>
     dee:	ae cf       	rjmp	.-164    	; 0xd4c <_ZN6I2Cdev9readBytesEbhhhPhj+0xae>

00000df0 <_ZN6I2Cdev8readByteEbhhPhj>:
 * @param regAddr Register regAddr to read from
 * @param data Container for byte value read from device
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readByte(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t *data, uint16_t timeout) {
     df0:	ef 92       	push	r14
     df2:	ff 92       	push	r15
     df4:	0f 93       	push	r16
     df6:	1f 93       	push	r17
     df8:	f9 01       	movw	r30, r18
     dfa:	78 01       	movw	r14, r16
    return readBytes(useSPI, devAddr, regAddr, 1, data, timeout);
     dfc:	21 e0       	ldi	r18, 0x01	; 1
     dfe:	8f 01       	movw	r16, r30
     e00:	0e 94 4f 06 	call	0xc9e	; 0xc9e <_ZN6I2Cdev9readBytesEbhhhPhj>
}
     e04:	1f 91       	pop	r17
     e06:	0f 91       	pop	r16
     e08:	ff 90       	pop	r15
     e0a:	ef 90       	pop	r14
     e0c:	08 95       	ret

00000e0e <_ZN6I2Cdev9writeBitsEbhhhhh>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBits(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
     e0e:	af 92       	push	r10
     e10:	bf 92       	push	r11
     e12:	cf 92       	push	r12
     e14:	df 92       	push	r13
     e16:	ef 92       	push	r14
     e18:	ff 92       	push	r15
     e1a:	0f 93       	push	r16
     e1c:	1f 93       	push	r17
     e1e:	df 93       	push	r29
     e20:	cf 93       	push	r28
     e22:	0f 92       	push	r0
     e24:	cd b7       	in	r28, 0x3d	; 61
     e26:	de b7       	in	r29, 0x3e	; 62
     e28:	c8 2e       	mov	r12, r24
     e2a:	b6 2e       	mov	r11, r22
     e2c:	a4 2e       	mov	r10, r20
     e2e:	f2 2e       	mov	r15, r18
     e30:	d0 2e       	mov	r13, r16
    // 11100011 mask byte
    // 10101111 original value (sample)
    // 10100011 original & mask
    // 10101011 masked | value
    uint8_t b;
    if (readByte(useSPI, devAddr, regAddr, &b) != 0) {
     e32:	00 91 63 02 	lds	r16, 0x0263
     e36:	10 91 64 02 	lds	r17, 0x0264
     e3a:	9e 01       	movw	r18, r28
     e3c:	2f 5f       	subi	r18, 0xFF	; 255
     e3e:	3f 4f       	sbci	r19, 0xFF	; 255
     e40:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <_ZN6I2Cdev8readByteEbhhPhj>
     e44:	88 23       	and	r24, r24
     e46:	b9 f1       	breq	.+110    	; 0xeb6 <_ZN6I2Cdev9writeBitsEbhhhhh+0xa8>
        //uint8_t mask = (0xFF << (8 - length)) | (0xFF >> (bitStart + length - 1));
        uint8_t mask = (0xFF << (bitStart + 1)) | 0xFF >> ((8 - bitStart) + length - 1);
     e48:	6f 2d       	mov	r22, r15
     e4a:	70 e0       	ldi	r23, 0x00	; 0
     e4c:	2d 2d       	mov	r18, r13
     e4e:	30 e0       	ldi	r19, 0x00	; 0
        data <<= (8 - length);
     e50:	4e 2d       	mov	r20, r14
     e52:	50 e0       	ldi	r21, 0x00	; 0
     e54:	88 e0       	ldi	r24, 0x08	; 8
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	82 1b       	sub	r24, r18
     e5a:	93 0b       	sbc	r25, r19
     e5c:	02 c0       	rjmp	.+4      	; 0xe62 <_ZN6I2Cdev9writeBitsEbhhhhh+0x54>
     e5e:	44 0f       	add	r20, r20
     e60:	55 1f       	adc	r21, r21
     e62:	8a 95       	dec	r24
     e64:	e2 f7       	brpl	.-8      	; 0xe5e <_ZN6I2Cdev9writeBitsEbhhhhh+0x50>
        data >>= (7 - bitStart);
     e66:	50 e0       	ldi	r21, 0x00	; 0
     e68:	87 e0       	ldi	r24, 0x07	; 7
     e6a:	90 e0       	ldi	r25, 0x00	; 0
     e6c:	86 1b       	sub	r24, r22
     e6e:	97 0b       	sbc	r25, r23
     e70:	02 c0       	rjmp	.+4      	; 0xe76 <_ZN6I2Cdev9writeBitsEbhhhhh+0x68>
     e72:	55 95       	asr	r21
     e74:	47 95       	ror	r20
     e76:	8a 95       	dec	r24
     e78:	e2 f7       	brpl	.-8      	; 0xe72 <_ZN6I2Cdev9writeBitsEbhhhhh+0x64>
        b &= mask;
        b |= data;
     e7a:	26 1b       	sub	r18, r22
     e7c:	37 0b       	sbc	r19, r23
     e7e:	29 5f       	subi	r18, 0xF9	; 249
     e80:	3f 4f       	sbci	r19, 0xFF	; 255
     e82:	8f ef       	ldi	r24, 0xFF	; 255
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	fc 01       	movw	r30, r24
     e88:	02 c0       	rjmp	.+4      	; 0xe8e <_ZN6I2Cdev9writeBitsEbhhhhh+0x80>
     e8a:	f5 95       	asr	r31
     e8c:	e7 95       	ror	r30
     e8e:	2a 95       	dec	r18
     e90:	e2 f7       	brpl	.-8      	; 0xe8a <_ZN6I2Cdev9writeBitsEbhhhhh+0x7c>
     e92:	9f 01       	movw	r18, r30
     e94:	6f 5f       	subi	r22, 0xFF	; 255
     e96:	7f 4f       	sbci	r23, 0xFF	; 255
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <_ZN6I2Cdev9writeBitsEbhhhhh+0x90>
     e9a:	88 0f       	add	r24, r24
     e9c:	99 1f       	adc	r25, r25
     e9e:	6a 95       	dec	r22
     ea0:	e2 f7       	brpl	.-8      	; 0xe9a <_ZN6I2Cdev9writeBitsEbhhhhh+0x8c>
     ea2:	28 2b       	or	r18, r24
     ea4:	89 81       	ldd	r24, Y+1	; 0x01
     ea6:	28 23       	and	r18, r24
     ea8:	24 2b       	or	r18, r20
     eaa:	29 83       	std	Y+1, r18	; 0x01
        return writeByte(useSPI, devAddr, regAddr, b);
     eac:	8c 2d       	mov	r24, r12
     eae:	6b 2d       	mov	r22, r11
     eb0:	4a 2d       	mov	r20, r10
     eb2:	0e 94 3b 06 	call	0xc76	; 0xc76 <_ZN6I2Cdev9writeByteEbhhh>
    } else {
        return false;
    }
}
     eb6:	0f 90       	pop	r0
     eb8:	cf 91       	pop	r28
     eba:	df 91       	pop	r29
     ebc:	1f 91       	pop	r17
     ebe:	0f 91       	pop	r16
     ec0:	ff 90       	pop	r15
     ec2:	ef 90       	pop	r14
     ec4:	df 90       	pop	r13
     ec6:	cf 90       	pop	r12
     ec8:	bf 90       	pop	r11
     eca:	af 90       	pop	r10
     ecc:	08 95       	ret

00000ece <_ZN6I2Cdev8writeBitEbhhhh>:
 * @param regAddr Register regAddr to write to
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
bool I2Cdev::writeBit(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
     ece:	bf 92       	push	r11
     ed0:	cf 92       	push	r12
     ed2:	df 92       	push	r13
     ed4:	ef 92       	push	r14
     ed6:	ff 92       	push	r15
     ed8:	0f 93       	push	r16
     eda:	1f 93       	push	r17
     edc:	df 93       	push	r29
     ede:	cf 93       	push	r28
     ee0:	0f 92       	push	r0
     ee2:	cd b7       	in	r28, 0x3d	; 61
     ee4:	de b7       	in	r29, 0x3e	; 62
     ee6:	d8 2e       	mov	r13, r24
     ee8:	c6 2e       	mov	r12, r22
     eea:	b4 2e       	mov	r11, r20
     eec:	e2 2e       	mov	r14, r18
     eee:	f0 2e       	mov	r15, r16
    uint8_t b;
    readByte(useSPI, devAddr, regAddr, &b);
     ef0:	00 91 63 02 	lds	r16, 0x0263
     ef4:	10 91 64 02 	lds	r17, 0x0264
     ef8:	9e 01       	movw	r18, r28
     efa:	2f 5f       	subi	r18, 0xFF	; 255
     efc:	3f 4f       	sbci	r19, 0xFF	; 255
     efe:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <_ZN6I2Cdev8readByteEbhhPhj>
     f02:	39 81       	ldd	r19, Y+1	; 0x01
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
     f04:	ff 20       	and	r15, r15
     f06:	51 f0       	breq	.+20     	; 0xf1c <_ZN6I2Cdev8writeBitEbhhhh+0x4e>
     f08:	81 e0       	ldi	r24, 0x01	; 1
     f0a:	90 e0       	ldi	r25, 0x00	; 0
     f0c:	02 c0       	rjmp	.+4      	; 0xf12 <_ZN6I2Cdev8writeBitEbhhhh+0x44>
     f0e:	88 0f       	add	r24, r24
     f10:	99 1f       	adc	r25, r25
     f12:	ea 94       	dec	r14
     f14:	e2 f7       	brpl	.-8      	; 0xf0e <_ZN6I2Cdev8writeBitEbhhhh+0x40>
     f16:	23 2f       	mov	r18, r19
     f18:	28 2b       	or	r18, r24
     f1a:	0a c0       	rjmp	.+20     	; 0xf30 <_ZN6I2Cdev8writeBitEbhhhh+0x62>
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	02 c0       	rjmp	.+4      	; 0xf26 <_ZN6I2Cdev8writeBitEbhhhh+0x58>
     f22:	88 0f       	add	r24, r24
     f24:	99 1f       	adc	r25, r25
     f26:	ea 94       	dec	r14
     f28:	e2 f7       	brpl	.-8      	; 0xf22 <_ZN6I2Cdev8writeBitEbhhhh+0x54>
     f2a:	28 2f       	mov	r18, r24
     f2c:	20 95       	com	r18
     f2e:	23 23       	and	r18, r19
     f30:	29 83       	std	Y+1, r18	; 0x01
    return writeByte(useSPI, devAddr, regAddr, b);
     f32:	8d 2d       	mov	r24, r13
     f34:	6c 2d       	mov	r22, r12
     f36:	4b 2d       	mov	r20, r11
     f38:	0e 94 3b 06 	call	0xc76	; 0xc76 <_ZN6I2Cdev9writeByteEbhhh>
}
     f3c:	0f 90       	pop	r0
     f3e:	cf 91       	pop	r28
     f40:	df 91       	pop	r29
     f42:	1f 91       	pop	r17
     f44:	0f 91       	pop	r16
     f46:	ff 90       	pop	r15
     f48:	ef 90       	pop	r14
     f4a:	df 90       	pop	r13
     f4c:	cf 90       	pop	r12
     f4e:	bf 90       	pop	r11
     f50:	08 95       	ret

00000f52 <_ZN6I2Cdev8readBitsEbhhhhPhj>:
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default class value in I2Cdev::readTimeout)
 * @return Status of read operation (true = success)
 */
int8_t I2Cdev::readBits(bool useSPI, uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data, uint16_t timeout) {
     f52:	af 92       	push	r10
     f54:	bf 92       	push	r11
     f56:	cf 92       	push	r12
     f58:	df 92       	push	r13
     f5a:	ef 92       	push	r14
     f5c:	ff 92       	push	r15
     f5e:	0f 93       	push	r16
     f60:	1f 93       	push	r17
     f62:	df 93       	push	r29
     f64:	cf 93       	push	r28
     f66:	0f 92       	push	r0
     f68:	cd b7       	in	r28, 0x3d	; 61
     f6a:	de b7       	in	r29, 0x3e	; 62
     f6c:	b2 2e       	mov	r11, r18
     f6e:	a0 2e       	mov	r10, r16
     f70:	86 01       	movw	r16, r12
    // 76543210 bit numbers
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t count, b, r = 0;
    if ((count = readByte(useSPI, devAddr, regAddr, &b, timeout)) != 0) {
     f72:	9e 01       	movw	r18, r28
     f74:	2f 5f       	subi	r18, 0xFF	; 255
     f76:	3f 4f       	sbci	r19, 0xFF	; 255
     f78:	0e 94 f8 06 	call	0xdf0	; 0xdf0 <_ZN6I2Cdev8readByteEbhhPhj>
     f7c:	f8 2f       	mov	r31, r24
     f7e:	88 23       	and	r24, r24
     f80:	21 f1       	breq	.+72     	; 0xfca <_ZN6I2Cdev8readBitsEbhhhhPhj+0x78>
        for (uint8_t i = bitStart; i > bitStart - length; i--) {
            r |= (b & (1 << i));
     f82:	e9 81       	ldd	r30, Y+1	; 0x01
     f84:	2b 2d       	mov	r18, r11
     f86:	30 e0       	ldi	r19, 0x00	; 0
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t count, b, r = 0;
    if ((count = readByte(useSPI, devAddr, regAddr, &b, timeout)) != 0) {
        for (uint8_t i = bitStart; i > bitStart - length; i--) {
     f88:	4b 2d       	mov	r20, r11
     f8a:	50 e0       	ldi	r21, 0x00	; 0
     f8c:	4a 19       	sub	r20, r10
     f8e:	51 09       	sbc	r21, r1
            r |= (b & (1 << i));
     f90:	61 e0       	ldi	r22, 0x01	; 1
     f92:	70 e0       	ldi	r23, 0x00	; 0
     f94:	0a c0       	rjmp	.+20     	; 0xfaa <_ZN6I2Cdev8readBitsEbhhhhPhj+0x58>
     f96:	db 01       	movw	r26, r22
     f98:	02 c0       	rjmp	.+4      	; 0xf9e <_ZN6I2Cdev8readBitsEbhhhhPhj+0x4c>
     f9a:	aa 0f       	add	r26, r26
     f9c:	bb 1f       	adc	r27, r27
     f9e:	8a 95       	dec	r24
     fa0:	e2 f7       	brpl	.-8      	; 0xf9a <_ZN6I2Cdev8readBitsEbhhhhPhj+0x48>
     fa2:	cd 01       	movw	r24, r26
     fa4:	8e 23       	and	r24, r30
     fa6:	38 2b       	or	r19, r24
    //    xxx   args: bitStart=4, length=3
    //    010   masked
    //   -> 010 shifted
    uint8_t count, b, r = 0;
    if ((count = readByte(useSPI, devAddr, regAddr, &b, timeout)) != 0) {
        for (uint8_t i = bitStart; i > bitStart - length; i--) {
     fa8:	21 50       	subi	r18, 0x01	; 1
     faa:	82 2f       	mov	r24, r18
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	48 17       	cp	r20, r24
     fb0:	59 07       	cpc	r21, r25
     fb2:	8c f3       	brlt	.-30     	; 0xf96 <_ZN6I2Cdev8readBitsEbhhhhPhj+0x44>
            r |= (b & (1 << i));
        }
        r >>= (bitStart - length + 1);
     fb4:	83 2f       	mov	r24, r19
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	4f 5f       	subi	r20, 0xFF	; 255
     fba:	5f 4f       	sbci	r21, 0xFF	; 255
     fbc:	02 c0       	rjmp	.+4      	; 0xfc2 <_ZN6I2Cdev8readBitsEbhhhhPhj+0x70>
     fbe:	95 95       	asr	r25
     fc0:	87 95       	ror	r24
     fc2:	4a 95       	dec	r20
     fc4:	e2 f7       	brpl	.-8      	; 0xfbe <_ZN6I2Cdev8readBitsEbhhhhPhj+0x6c>
        *data = r;
     fc6:	d7 01       	movw	r26, r14
     fc8:	8c 93       	st	X, r24
    }
    return count;
}
     fca:	8f 2f       	mov	r24, r31
     fcc:	0f 90       	pop	r0
     fce:	cf 91       	pop	r28
     fd0:	df 91       	pop	r29
     fd2:	1f 91       	pop	r17
     fd4:	0f 91       	pop	r16
     fd6:	ff 90       	pop	r15
     fd8:	ef 90       	pop	r14
     fda:	df 90       	pop	r13
     fdc:	cf 90       	pop	r12
     fde:	bf 90       	pop	r11
     fe0:	af 90       	pop	r10
     fe2:	08 95       	ret

00000fe4 <_ZN7EncoderD1Ev>:
	}

}
public:

	~Encoder()
     fe4:	0f 93       	push	r16
     fe6:	1f 93       	push	r17
     fe8:	8c 01       	movw	r16, r24
	{
		detachInterrupt(Pin1);
     fea:	fc 01       	movw	r30, r24
     fec:	80 81       	ld	r24, Z
     fee:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <detachInterrupt>
		detachInterrupt(Pin2);
     ff2:	f8 01       	movw	r30, r16
     ff4:	81 81       	ldd	r24, Z+1	; 0x01
     ff6:	0e 94 f0 12 	call	0x25e0	; 0x25e0 <detachInterrupt>
	}
     ffa:	1f 91       	pop	r17
     ffc:	0f 91       	pop	r16
     ffe:	08 95       	ret

00001000 <loop>:
}



// The loop function is called in an endless loop
void loop()
    1000:	cf 92       	push	r12
    1002:	df 92       	push	r13
    1004:	ef 92       	push	r14
    1006:	ff 92       	push	r15
    1008:	0f 93       	push	r16
    100a:	1f 93       	push	r17
    100c:	30 c0       	rjmp	.+96     	; 0x106e <loop+0x6e>


template <class T> void Parser::readToken(T* type)
{
	*type = 0;
	if(messageIndex + sizeof(T) <= messageLenght)
    100e:	20 91 9d 03 	lds	r18, 0x039D
    1012:	80 91 9c 03 	lds	r24, 0x039C
    1016:	48 2f       	mov	r20, r24
    1018:	50 e0       	ldi	r21, 0x00	; 0
    101a:	82 2f       	mov	r24, r18
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	48 17       	cp	r20, r24
    1022:	59 07       	cpc	r21, r25
    1024:	18 f0       	brcs	.+6      	; 0x102c <loop+0x2c>
	{
		for(int i = sizeof(T); i > 0; i--,messageIndex++)
    1026:	2f 5f       	subi	r18, 0xFF	; 255
    1028:	20 93 9d 03 	sts	0x039D, r18


template <class T> void Parser::readToken(T* type)
{
	*type = 0;
	if(messageIndex + sizeof(T) <= messageLenght)
    102c:	20 91 9d 03 	lds	r18, 0x039D
    1030:	a2 2f       	mov	r26, r18
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	cd 01       	movw	r24, r26
    1036:	02 96       	adiw	r24, 0x02	; 2
    1038:	48 17       	cp	r20, r24
    103a:	59 07       	cpc	r21, r25
    103c:	18 f4       	brcc	.+6      	; 0x1044 <loop+0x44>
    103e:	60 e0       	ldi	r22, 0x00	; 0
    1040:	70 e0       	ldi	r23, 0x00	; 0
    1042:	11 c0       	rjmp	.+34     	; 0x1066 <loop+0x66>
	{
		for(int i = sizeof(T); i > 0; i--,messageIndex++)
		{


		*type += message[messageIndex] << (i-1) * 8;
    1044:	2f 5f       	subi	r18, 0xFF	; 255
    1046:	e2 2f       	mov	r30, r18
    1048:	f0 e0       	ldi	r31, 0x00	; 0
    104a:	e4 58       	subi	r30, 0x84	; 132
    104c:	fc 4f       	sbci	r31, 0xFC	; 252
    104e:	82 81       	ldd	r24, Z+2	; 0x02
    1050:	a4 58       	subi	r26, 0x84	; 132
    1052:	bc 4f       	sbci	r27, 0xFC	; 252
    1054:	12 96       	adiw	r26, 0x02	; 2
    1056:	1c 91       	ld	r17, X
    1058:	00 e0       	ldi	r16, 0x00	; 0
    105a:	b8 01       	movw	r22, r16
    105c:	68 0f       	add	r22, r24
    105e:	71 1d       	adc	r23, r1
    1060:	2f 5f       	subi	r18, 0xFF	; 255
    1062:	20 93 9d 03 	sts	0x039D, r18

			parser.readToken(&angle);
			parser.readToken(&speed);

			//TODO: servo stuff with angle;
			motor.setSpeed(speed);	//setting speed of mottors
    1066:	84 ea       	ldi	r24, 0xA4	; 164
    1068:	93 e0       	ldi	r25, 0x03	; 3
    106a:	0e 94 d2 0b 	call	0x17a4	; 0x17a4 <_ZN12HBridgeMotor8setSpeedEi>
// The loop function is called in an endless loop
void loop()
{

			//check whether there is message
		while(parser.parse())
    106e:	8c e7       	ldi	r24, 0x7C	; 124
    1070:	93 e0       	ldi	r25, 0x03	; 3
    1072:	0e 94 82 0c 	call	0x1904	; 0x1904 <_ZN6Parser5parseEv>
    1076:	88 23       	and	r24, r24
    1078:	51 f6       	brne	.-108    	; 0x100e <loop+0xe>

			//TODO: servo stuff with angle;
			motor.setSpeed(speed);	//setting speed of mottors
		}
			//read data from sensor
		accelgyro.getMotion6(&ax,&ay,&az,&gx,&gy,&gz);
    107a:	88 e4       	ldi	r24, 0x48	; 72
    107c:	93 e0       	ldi	r25, 0x03	; 3
    107e:	68 ed       	ldi	r22, 0xD8	; 216
    1080:	73 e0       	ldi	r23, 0x03	; 3
    1082:	4a ed       	ldi	r20, 0xDA	; 218
    1084:	53 e0       	ldi	r21, 0x03	; 3
    1086:	2c ed       	ldi	r18, 0xDC	; 220
    1088:	33 e0       	ldi	r19, 0x03	; 3
    108a:	0e ed       	ldi	r16, 0xDE	; 222
    108c:	13 e0       	ldi	r17, 0x03	; 3
    108e:	f0 ee       	ldi	r31, 0xE0	; 224
    1090:	ef 2e       	mov	r14, r31
    1092:	f3 e0       	ldi	r31, 0x03	; 3
    1094:	ff 2e       	mov	r15, r31
    1096:	e2 ee       	ldi	r30, 0xE2	; 226
    1098:	ce 2e       	mov	r12, r30
    109a:	e3 e0       	ldi	r30, 0x03	; 3
    109c:	de 2e       	mov	r13, r30
    109e:	0e 94 c7 04 	call	0x98e	; 0x98e <_ZN7MPU60X010getMotion6EPiS0_S0_S0_S0_S0_>


		packetStream.newMessage(); //that one is not nessesary if you know that there is nothing in current message
    10a2:	88 e5       	ldi	r24, 0x58	; 88
    10a4:	93 e0       	ldi	r25, 0x03	; 3
    10a6:	0e 94 08 0c 	call	0x1810	; 0x1810 <_ZN12PacketStream10newMessageEv>
		packetStream.write(millis() );	//32 uint
    10aa:	0e 94 fb 14 	call	0x29f6	; 0x29f6 <millis>
    10ae:	ab 01       	movw	r20, r22
    10b0:	bc 01       	movw	r22, r24

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    10b2:	80 91 78 03 	lds	r24, 0x0378
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	04 96       	adiw	r24, 0x04	; 4
    10ba:	4f 97       	sbiw	r24, 0x1f	; 31
    10bc:	28 f5       	brcc	.+74     	; 0x1108 <loop+0x108>
    10be:	28 e1       	ldi	r18, 0x18	; 24
    10c0:	30 e0       	ldi	r19, 0x00	; 0
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    10c2:	e0 91 79 03 	lds	r30, 0x0379
    10c6:	f0 91 7a 03 	lds	r31, 0x037A
    10ca:	db 01       	movw	r26, r22
    10cc:	ca 01       	movw	r24, r20
    10ce:	02 2e       	mov	r0, r18
    10d0:	04 c0       	rjmp	.+8      	; 0x10da <loop+0xda>
    10d2:	b6 95       	lsr	r27
    10d4:	a7 95       	ror	r26
    10d6:	97 95       	ror	r25
    10d8:	87 95       	ror	r24
    10da:	0a 94       	dec	r0
    10dc:	d2 f7       	brpl	.-12     	; 0x10d2 <loop+0xd2>
    10de:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    10e0:	80 91 79 03 	lds	r24, 0x0379
    10e4:	90 91 7a 03 	lds	r25, 0x037A
    10e8:	01 96       	adiw	r24, 0x01	; 1
    10ea:	90 93 7a 03 	sts	0x037A, r25
    10ee:	80 93 79 03 	sts	0x0379, r24
    10f2:	28 50       	subi	r18, 0x08	; 8
    10f4:	30 40       	sbci	r19, 0x00	; 0
template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
		else
		{
			for(char i = sizeof character; i > 0 ; i--)
    10f6:	8f ef       	ldi	r24, 0xFF	; 255
    10f8:	28 3f       	cpi	r18, 0xF8	; 248
    10fa:	38 07       	cpc	r19, r24
    10fc:	11 f7       	brne	.-60     	; 0x10c2 <loop+0xc2>
			pointer++;
			//up date size


			}
			lenght += sizeof character;
    10fe:	80 91 78 03 	lds	r24, 0x0378
    1102:	8c 5f       	subi	r24, 0xFC	; 252
    1104:	80 93 78 03 	sts	0x0378, r24
		packetStream.write(ax);	//16 int
    1108:	20 91 d8 03 	lds	r18, 0x03D8
    110c:	30 91 d9 03 	lds	r19, 0x03D9

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    1110:	80 91 78 03 	lds	r24, 0x0378
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	02 96       	adiw	r24, 0x02	; 2
    1118:	4f 97       	sbiw	r24, 0x1f	; 31
    111a:	10 f5       	brcc	.+68     	; 0x1160 <loop+0x160>
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    111c:	e0 91 79 03 	lds	r30, 0x0379
    1120:	f0 91 7a 03 	lds	r31, 0x037A
    1124:	83 2f       	mov	r24, r19
    1126:	99 27       	eor	r25, r25
    1128:	87 fd       	sbrc	r24, 7
    112a:	9a 95       	dec	r25
    112c:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    112e:	e0 91 79 03 	lds	r30, 0x0379
    1132:	f0 91 7a 03 	lds	r31, 0x037A
    1136:	31 96       	adiw	r30, 0x01	; 1
    1138:	f0 93 7a 03 	sts	0x037A, r31
    113c:	e0 93 79 03 	sts	0x0379, r30
    1140:	31 97       	sbiw	r30, 0x01	; 1
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    1142:	21 83       	std	Z+1, r18	; 0x01
			//move pointer
			pointer++;
    1144:	80 91 79 03 	lds	r24, 0x0379
    1148:	90 91 7a 03 	lds	r25, 0x037A
    114c:	01 96       	adiw	r24, 0x01	; 1
    114e:	90 93 7a 03 	sts	0x037A, r25
    1152:	80 93 79 03 	sts	0x0379, r24
			//up date size


			}
			lenght += sizeof character;
    1156:	80 91 78 03 	lds	r24, 0x0378
    115a:	8e 5f       	subi	r24, 0xFE	; 254
    115c:	80 93 78 03 	sts	0x0378, r24
		packetStream.write(ay);	//16 int
    1160:	20 91 da 03 	lds	r18, 0x03DA
    1164:	30 91 db 03 	lds	r19, 0x03DB

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    1168:	80 91 78 03 	lds	r24, 0x0378
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	02 96       	adiw	r24, 0x02	; 2
    1170:	4f 97       	sbiw	r24, 0x1f	; 31
    1172:	10 f5       	brcc	.+68     	; 0x11b8 <loop+0x1b8>
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    1174:	e0 91 79 03 	lds	r30, 0x0379
    1178:	f0 91 7a 03 	lds	r31, 0x037A
    117c:	83 2f       	mov	r24, r19
    117e:	99 27       	eor	r25, r25
    1180:	87 fd       	sbrc	r24, 7
    1182:	9a 95       	dec	r25
    1184:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    1186:	e0 91 79 03 	lds	r30, 0x0379
    118a:	f0 91 7a 03 	lds	r31, 0x037A
    118e:	31 96       	adiw	r30, 0x01	; 1
    1190:	f0 93 7a 03 	sts	0x037A, r31
    1194:	e0 93 79 03 	sts	0x0379, r30
    1198:	31 97       	sbiw	r30, 0x01	; 1
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    119a:	21 83       	std	Z+1, r18	; 0x01
			//move pointer
			pointer++;
    119c:	80 91 79 03 	lds	r24, 0x0379
    11a0:	90 91 7a 03 	lds	r25, 0x037A
    11a4:	01 96       	adiw	r24, 0x01	; 1
    11a6:	90 93 7a 03 	sts	0x037A, r25
    11aa:	80 93 79 03 	sts	0x0379, r24
			//up date size


			}
			lenght += sizeof character;
    11ae:	80 91 78 03 	lds	r24, 0x0378
    11b2:	8e 5f       	subi	r24, 0xFE	; 254
    11b4:	80 93 78 03 	sts	0x0378, r24
		packetStream.write(gz);	//16 int
    11b8:	20 91 e2 03 	lds	r18, 0x03E2
    11bc:	30 91 e3 03 	lds	r19, 0x03E3

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    11c0:	80 91 78 03 	lds	r24, 0x0378
    11c4:	90 e0       	ldi	r25, 0x00	; 0
    11c6:	02 96       	adiw	r24, 0x02	; 2
    11c8:	4f 97       	sbiw	r24, 0x1f	; 31
    11ca:	10 f5       	brcc	.+68     	; 0x1210 <loop+0x210>
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    11cc:	e0 91 79 03 	lds	r30, 0x0379
    11d0:	f0 91 7a 03 	lds	r31, 0x037A
    11d4:	83 2f       	mov	r24, r19
    11d6:	99 27       	eor	r25, r25
    11d8:	87 fd       	sbrc	r24, 7
    11da:	9a 95       	dec	r25
    11dc:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    11de:	e0 91 79 03 	lds	r30, 0x0379
    11e2:	f0 91 7a 03 	lds	r31, 0x037A
    11e6:	31 96       	adiw	r30, 0x01	; 1
    11e8:	f0 93 7a 03 	sts	0x037A, r31
    11ec:	e0 93 79 03 	sts	0x0379, r30
    11f0:	31 97       	sbiw	r30, 0x01	; 1
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    11f2:	21 83       	std	Z+1, r18	; 0x01
			//move pointer
			pointer++;
    11f4:	80 91 79 03 	lds	r24, 0x0379
    11f8:	90 91 7a 03 	lds	r25, 0x037A
    11fc:	01 96       	adiw	r24, 0x01	; 1
    11fe:	90 93 7a 03 	sts	0x037A, r25
    1202:	80 93 79 03 	sts	0x0379, r24
			//up date size


			}
			lenght += sizeof character;
    1206:	80 91 78 03 	lds	r24, 0x0378
    120a:	8e 5f       	subi	r24, 0xFE	; 254
    120c:	80 93 78 03 	sts	0x0378, r24
	Encoder(byte pin1, byte pin2);
	Encoder(byte pin1, byte pin2, Callback* callback);

	long int getTicks()
	{
		return Ticks;
    1210:	40 91 ae 03 	lds	r20, 0x03AE
    1214:	50 91 af 03 	lds	r21, 0x03AF
    1218:	60 91 b0 03 	lds	r22, 0x03B0
    121c:	70 91 b1 03 	lds	r23, 0x03B1

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    1220:	80 91 78 03 	lds	r24, 0x0378
    1224:	90 e0       	ldi	r25, 0x00	; 0
    1226:	04 96       	adiw	r24, 0x04	; 4
    1228:	4f 97       	sbiw	r24, 0x1f	; 31
    122a:	28 f5       	brcc	.+74     	; 0x1276 <loop+0x276>
    122c:	28 e1       	ldi	r18, 0x18	; 24
    122e:	30 e0       	ldi	r19, 0x00	; 0
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    1230:	e0 91 79 03 	lds	r30, 0x0379
    1234:	f0 91 7a 03 	lds	r31, 0x037A
    1238:	db 01       	movw	r26, r22
    123a:	ca 01       	movw	r24, r20
    123c:	02 2e       	mov	r0, r18
    123e:	04 c0       	rjmp	.+8      	; 0x1248 <loop+0x248>
    1240:	b5 95       	asr	r27
    1242:	a7 95       	ror	r26
    1244:	97 95       	ror	r25
    1246:	87 95       	ror	r24
    1248:	0a 94       	dec	r0
    124a:	d2 f7       	brpl	.-12     	; 0x1240 <loop+0x240>
    124c:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    124e:	80 91 79 03 	lds	r24, 0x0379
    1252:	90 91 7a 03 	lds	r25, 0x037A
    1256:	01 96       	adiw	r24, 0x01	; 1
    1258:	90 93 7a 03 	sts	0x037A, r25
    125c:	80 93 79 03 	sts	0x0379, r24
    1260:	28 50       	subi	r18, 0x08	; 8
    1262:	30 40       	sbci	r19, 0x00	; 0
template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
		else
		{
			for(char i = sizeof character; i > 0 ; i--)
    1264:	ef ef       	ldi	r30, 0xFF	; 255
    1266:	28 3f       	cpi	r18, 0xF8	; 248
    1268:	3e 07       	cpc	r19, r30
    126a:	11 f7       	brne	.-60     	; 0x1230 <loop+0x230>
			pointer++;
			//up date size


			}
			lenght += sizeof character;
    126c:	80 91 78 03 	lds	r24, 0x0378
    1270:	8c 5f       	subi	r24, 0xFC	; 252
    1272:	80 93 78 03 	sts	0x0378, r24
	#define MINIMAL_SPEED  20
		//return Speed if Speed is large then cca 10cm/s
		//speed in
	int getSpeed()
	{
		if(Speed < MINIMAL_SPEED || micros() - LastEdgeTime[Ticks%4] > (1000000 / MINIMAL_SPEED))
    1276:	80 91 ca 03 	lds	r24, 0x03CA
    127a:	90 91 cb 03 	lds	r25, 0x03CB
    127e:	44 97       	sbiw	r24, 0x14	; 20
    1280:	6c f1       	brlt	.+90     	; 0x12dc <loop+0x2dc>
    1282:	0e 94 09 15 	call	0x2a12	; 0x2a12 <micros>
    1286:	7b 01       	movw	r14, r22
    1288:	8c 01       	movw	r16, r24
    128a:	60 91 ae 03 	lds	r22, 0x03AE
    128e:	70 91 af 03 	lds	r23, 0x03AF
    1292:	80 91 b0 03 	lds	r24, 0x03B0
    1296:	90 91 b1 03 	lds	r25, 0x03B1
    129a:	24 e0       	ldi	r18, 0x04	; 4
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	40 e0       	ldi	r20, 0x00	; 0
    12a0:	50 e0       	ldi	r21, 0x00	; 0
    12a2:	0e 94 22 18 	call	0x3044	; 0x3044 <__divmodsi4>
    12a6:	dc 01       	movw	r26, r24
    12a8:	cb 01       	movw	r24, r22
    12aa:	02 96       	adiw	r24, 0x02	; 2
    12ac:	88 0f       	add	r24, r24
    12ae:	99 1f       	adc	r25, r25
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	86 55       	subi	r24, 0x56	; 86
    12b6:	9c 4f       	sbci	r25, 0xFC	; 252
    12b8:	fc 01       	movw	r30, r24
    12ba:	80 81       	ld	r24, Z
    12bc:	91 81       	ldd	r25, Z+1	; 0x01
    12be:	a2 81       	ldd	r26, Z+2	; 0x02
    12c0:	b3 81       	ldd	r27, Z+3	; 0x03
    12c2:	e8 1a       	sub	r14, r24
    12c4:	f9 0a       	sbc	r15, r25
    12c6:	0a 0b       	sbc	r16, r26
    12c8:	1b 0b       	sbc	r17, r27
    12ca:	f1 e5       	ldi	r31, 0x51	; 81
    12cc:	ef 16       	cp	r14, r31
    12ce:	f3 ec       	ldi	r31, 0xC3	; 195
    12d0:	ff 06       	cpc	r15, r31
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	0f 07       	cpc	r16, r31
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	1f 07       	cpc	r17, r31
    12da:	d8 f1       	brcs	.+118    	; 0x1352 <loop+0x352>
    12dc:	20 e0       	ldi	r18, 0x00	; 0
    12de:	30 e0       	ldi	r19, 0x00	; 0

};

template<class T> unsigned char PacketStream::write(T character)
	{
		if(sizeof character + lenght > arraySize ) return 0;
    12e0:	80 91 78 03 	lds	r24, 0x0378
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	02 96       	adiw	r24, 0x02	; 2
    12e8:	4f 97       	sbiw	r24, 0x1f	; 31
    12ea:	10 f5       	brcc	.+68     	; 0x1330 <loop+0x330>
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    12ec:	e0 91 79 03 	lds	r30, 0x0379
    12f0:	f0 91 7a 03 	lds	r31, 0x037A
    12f4:	83 2f       	mov	r24, r19
    12f6:	99 27       	eor	r25, r25
    12f8:	87 fd       	sbrc	r24, 7
    12fa:	9a 95       	dec	r25
    12fc:	80 83       	st	Z, r24
			//move pointer
			pointer++;
    12fe:	e0 91 79 03 	lds	r30, 0x0379
    1302:	f0 91 7a 03 	lds	r31, 0x037A
    1306:	31 96       	adiw	r30, 0x01	; 1
    1308:	f0 93 7a 03 	sts	0x037A, r31
    130c:	e0 93 79 03 	sts	0x0379, r30
    1310:	31 97       	sbiw	r30, 0x01	; 1
		{
			for(char i = sizeof character; i > 0 ; i--)
			{

			//cast pointer to right type and place input
			*pointer = character >> 8 * (i - 1);
    1312:	21 83       	std	Z+1, r18	; 0x01
			//move pointer
			pointer++;
    1314:	80 91 79 03 	lds	r24, 0x0379
    1318:	90 91 7a 03 	lds	r25, 0x037A
    131c:	01 96       	adiw	r24, 0x01	; 1
    131e:	90 93 7a 03 	sts	0x037A, r25
    1322:	80 93 79 03 	sts	0x0379, r24
			//up date size


			}
			lenght += sizeof character;
    1326:	80 91 78 03 	lds	r24, 0x0378
    132a:	8e 5f       	subi	r24, 0xFE	; 254
    132c:	80 93 78 03 	sts	0x0378, r24
		packetStream.write(encoder.getTicks()); //32 int
		packetStream.write(encoder.getSpeed()); //16 int
		packetStream.flush();	//together 16 bytes		//ends and sends packet
    1330:	88 e5       	ldi	r24, 0x58	; 88
    1332:	93 e0       	ldi	r25, 0x03	; 3
    1334:	0e 94 0e 0c 	call	0x181c	; 0x181c <_ZN12PacketStream5flushEv>





		delay(50);	//TODO: what about precise timing hmm;)
    1338:	62 e3       	ldi	r22, 0x32	; 50
    133a:	70 e0       	ldi	r23, 0x00	; 0
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	90 e0       	ldi	r25, 0x00	; 0
    1340:	0e 94 2f 15 	call	0x2a5e	; 0x2a5e <delay>
}
    1344:	1f 91       	pop	r17
    1346:	0f 91       	pop	r16
    1348:	ff 90       	pop	r15
    134a:	ef 90       	pop	r14
    134c:	df 90       	pop	r13
    134e:	cf 90       	pop	r12
    1350:	08 95       	ret
		{
			return 0;
		}
		return Speed;
    1352:	20 91 ca 03 	lds	r18, 0x03CA
    1356:	30 91 cb 03 	lds	r19, 0x03CB
    135a:	c2 cf       	rjmp	.-124    	; 0x12e0 <loop+0x2e0>

0000135c <_ZN7Encoder6onTickEh>:
				}
				//call speed and other computation
				onTick(This->Ticks%4);
	}
#define TIME_WINDOW 50000 //lenght of time window in micro-s
void onTick(unsigned char phase)
    135c:	6f 92       	push	r6
    135e:	7f 92       	push	r7
    1360:	8f 92       	push	r8
    1362:	9f 92       	push	r9
    1364:	af 92       	push	r10
    1366:	bf 92       	push	r11
    1368:	cf 92       	push	r12
    136a:	df 92       	push	r13
    136c:	ef 92       	push	r14
    136e:	ff 92       	push	r15
    1370:	0f 93       	push	r16
    1372:	1f 93       	push	r17
    1374:	cf 93       	push	r28
    1376:	df 93       	push	r29
    1378:	ec 01       	movw	r28, r24
    137a:	16 2f       	mov	r17, r22
{
		//measure time since last phase in micros i expect to get at least one tick every hour
	long int measureTime = micros() - LastEdgeTime[phase];
    137c:	0e 94 09 15 	call	0x2a12	; 0x2a12 <micros>
    1380:	ab 01       	movw	r20, r22
    1382:	bc 01       	movw	r22, r24
    1384:	21 2f       	mov	r18, r17
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	12 e0       	ldi	r17, 0x02	; 2
    138a:	a1 2e       	mov	r10, r17
    138c:	b1 2c       	mov	r11, r1
    138e:	a2 0e       	add	r10, r18
    1390:	b3 1e       	adc	r11, r19
    1392:	aa 0c       	add	r10, r10
    1394:	bb 1c       	adc	r11, r11
    1396:	aa 0c       	add	r10, r10
    1398:	bb 1c       	adc	r11, r11
    139a:	ac 0e       	add	r10, r28
    139c:	bd 1e       	adc	r11, r29
    139e:	d5 01       	movw	r26, r10
    13a0:	6d 90       	ld	r6, X+
    13a2:	7d 90       	ld	r7, X+
    13a4:	8d 90       	ld	r8, X+
    13a6:	9c 90       	ld	r9, X
    13a8:	46 19       	sub	r20, r6
    13aa:	57 09       	sbc	r21, r7
    13ac:	68 09       	sbc	r22, r8
    13ae:	79 09       	sbc	r23, r9
		//if measure time is bigger TIME_WINDOW
	if( measureTime > TIME_WINDOW  )
    13b0:	41 35       	cpi	r20, 0x51	; 81
    13b2:	b3 ec       	ldi	r27, 0xC3	; 195
    13b4:	5b 07       	cpc	r21, r27
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	6b 07       	cpc	r22, r27
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	7b 07       	cpc	r23, r27
    13be:	0c f4       	brge	.+2      	; 0x13c2 <_ZN7Encoder6onTickEh+0x66>
    13c0:	56 c0       	rjmp	.+172    	; 0x146e <_ZN7Encoder6onTickEh+0x112>
	{

			//add how much ticks passed
		countTicks +=  LastEdgeTicks[phase] - (unsigned int)Ticks;	//there is no chance of getting more than cca 100ticks per TIME_WINDOW
    13c2:	8c 81       	ldd	r24, Y+4	; 0x04
    13c4:	9d 81       	ldd	r25, Y+5	; 0x05
    13c6:	ae 81       	ldd	r26, Y+6	; 0x06
    13c8:	bf 81       	ldd	r27, Y+7	; 0x07
    13ca:	ce a0       	ldd	r12, Y+38	; 0x26
    13cc:	df a0       	ldd	r13, Y+39	; 0x27
    13ce:	c8 1a       	sub	r12, r24
    13d0:	d9 0a       	sbc	r13, r25
    13d2:	f9 01       	movw	r30, r18
    13d4:	3c 96       	adiw	r30, 0x0c	; 12
    13d6:	ee 0f       	add	r30, r30
    13d8:	ff 1f       	adc	r31, r31
    13da:	ec 0f       	add	r30, r28
    13dc:	fd 1f       	adc	r31, r29
    13de:	80 81       	ld	r24, Z
    13e0:	91 81       	ldd	r25, Z+1	; 0x01
    13e2:	c8 0e       	add	r12, r24
    13e4:	d9 1e       	adc	r13, r25
    13e6:	df a2       	std	Y+39, r13	; 0x27
    13e8:	ce a2       	std	Y+38, r12	; 0x26
			//add how much time passed
		countTime += measureTime;
    13ea:	e8 a4       	ldd	r14, Y+40	; 0x28
    13ec:	f9 a4       	ldd	r15, Y+41	; 0x29
    13ee:	0a a5       	ldd	r16, Y+42	; 0x2a
    13f0:	1b a5       	ldd	r17, Y+43	; 0x2b
    13f2:	e4 0e       	add	r14, r20
    13f4:	f5 1e       	adc	r15, r21
    13f6:	06 1f       	adc	r16, r22
    13f8:	17 1f       	adc	r17, r23
    13fa:	e8 a6       	std	Y+40, r14	; 0x28
    13fc:	f9 a6       	std	Y+41, r15	; 0x29
    13fe:	0a a7       	std	Y+42, r16	; 0x2a
    1400:	1b a7       	std	Y+43, r17	; 0x2b
			// increase added
		count|= 1<<phase;
    1402:	81 e0       	ldi	r24, 0x01	; 1
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	02 c0       	rjmp	.+4      	; 0x140c <_ZN7Encoder6onTickEh+0xb0>
    1408:	88 0f       	add	r24, r24
    140a:	99 1f       	adc	r25, r25
    140c:	2a 95       	dec	r18
    140e:	e2 f7       	brpl	.-8      	; 0x1408 <_ZN7Encoder6onTickEh+0xac>
    1410:	2c a5       	ldd	r18, Y+44	; 0x2c
    1412:	28 2b       	or	r18, r24
    1414:	2c a7       	std	Y+44, r18	; 0x2c
		//reset time measure
		LastEdgeTime[phase]+= measureTime;
    1416:	46 0d       	add	r20, r6
    1418:	57 1d       	adc	r21, r7
    141a:	68 1d       	adc	r22, r8
    141c:	79 1d       	adc	r23, r9
    141e:	d5 01       	movw	r26, r10
    1420:	4d 93       	st	X+, r20
    1422:	5d 93       	st	X+, r21
    1424:	6d 93       	st	X+, r22
    1426:	7c 93       	st	X, r23
    1428:	13 97       	sbiw	r26, 0x03	; 3
				//update last ticks value
		LastEdgeTicks[phase] = Ticks;
    142a:	8c 81       	ldd	r24, Y+4	; 0x04
    142c:	9d 81       	ldd	r25, Y+5	; 0x05
    142e:	ae 81       	ldd	r26, Y+6	; 0x06
    1430:	bf 81       	ldd	r27, Y+7	; 0x07
    1432:	91 83       	std	Z+1, r25	; 0x01
    1434:	80 83       	st	Z, r24
		if(count ==  0b1111)
    1436:	2f 30       	cpi	r18, 0x0F	; 15
    1438:	d1 f4       	brne	.+52     	; 0x146e <_ZN7Encoder6onTickEh+0x112>
		{
				//reset count
			count = 0;
    143a:	1c a6       	std	Y+44, r1	; 0x2c
				//compute (float) value of speed tics/s
			Speed = (1000000 * countTicks) / countTime;
    143c:	b6 01       	movw	r22, r12
    143e:	88 27       	eor	r24, r24
    1440:	77 fd       	sbrc	r23, 7
    1442:	80 95       	com	r24
    1444:	98 2f       	mov	r25, r24
    1446:	20 e4       	ldi	r18, 0x40	; 64
    1448:	32 e4       	ldi	r19, 0x42	; 66
    144a:	4f e0       	ldi	r20, 0x0F	; 15
    144c:	50 e0       	ldi	r21, 0x00	; 0
    144e:	0e 94 e1 17 	call	0x2fc2	; 0x2fc2 <__mulsi3>
    1452:	a8 01       	movw	r20, r16
    1454:	97 01       	movw	r18, r14
    1456:	0e 94 22 18 	call	0x3044	; 0x3044 <__divmodsi4>
    145a:	39 a3       	std	Y+33, r19	; 0x21
    145c:	28 a3       	std	Y+32, r18	; 0x20
				//compute (float value of acceleration)
			countTicks = 0;
    145e:	1f a2       	std	Y+39, r1	; 0x27
    1460:	1e a2       	std	Y+38, r1	; 0x26
			countTime = 0;
    1462:	18 a6       	std	Y+40, r1	; 0x28
    1464:	19 a6       	std	Y+41, r1	; 0x29
    1466:	1a a6       	std	Y+42, r1	; 0x2a
    1468:	1b a6       	std	Y+43, r1	; 0x2b
			newMeasure = true;
    146a:	81 e0       	ldi	r24, 0x01	; 1
    146c:	8d a7       	std	Y+45, r24	; 0x2d

		}

	}

}
    146e:	df 91       	pop	r29
    1470:	cf 91       	pop	r28
    1472:	1f 91       	pop	r17
    1474:	0f 91       	pop	r16
    1476:	ff 90       	pop	r15
    1478:	ef 90       	pop	r14
    147a:	df 90       	pop	r13
    147c:	cf 90       	pop	r12
    147e:	bf 90       	pop	r11
    1480:	af 90       	pop	r10
    1482:	9f 90       	pop	r9
    1484:	8f 90       	pop	r8
    1486:	7f 90       	pop	r7
    1488:	6f 90       	pop	r6
    148a:	08 95       	ret

0000148c <_ZN7Encoder4int2Ev>:
			Ticks--;
		}
		onTick(Ticks%4);
	}

	static void int2(void)
    148c:	cf 93       	push	r28
    148e:	df 93       	push	r29
	{
		This->thisInt2();
    1490:	c0 91 46 03 	lds	r28, 0x0346
    1494:	d0 91 47 03 	lds	r29, 0x0347
	}

	void thisInt2(void)
	{
		if(Ticks%2 ==1)
    1498:	6c 81       	ldd	r22, Y+4	; 0x04
    149a:	7d 81       	ldd	r23, Y+5	; 0x05
    149c:	8e 81       	ldd	r24, Y+6	; 0x06
    149e:	9f 81       	ldd	r25, Y+7	; 0x07
    14a0:	22 e0       	ldi	r18, 0x02	; 2
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	40 e0       	ldi	r20, 0x00	; 0
    14a6:	50 e0       	ldi	r21, 0x00	; 0
    14a8:	0e 94 22 18 	call	0x3044	; 0x3044 <__divmodsi4>
    14ac:	61 30       	cpi	r22, 0x01	; 1
    14ae:	71 05       	cpc	r23, r1
    14b0:	81 05       	cpc	r24, r1
    14b2:	91 05       	cpc	r25, r1
    14b4:	41 f4       	brne	.+16     	; 0x14c6 <_ZN7Encoder4int2Ev+0x3a>
				{
					Ticks++;
    14b6:	8c 81       	ldd	r24, Y+4	; 0x04
    14b8:	9d 81       	ldd	r25, Y+5	; 0x05
    14ba:	ae 81       	ldd	r26, Y+6	; 0x06
    14bc:	bf 81       	ldd	r27, Y+7	; 0x07
    14be:	01 96       	adiw	r24, 0x01	; 1
    14c0:	a1 1d       	adc	r26, r1
    14c2:	b1 1d       	adc	r27, r1
    14c4:	07 c0       	rjmp	.+14     	; 0x14d4 <_ZN7Encoder4int2Ev+0x48>

				}
				else{
					Ticks--;
    14c6:	8c 81       	ldd	r24, Y+4	; 0x04
    14c8:	9d 81       	ldd	r25, Y+5	; 0x05
    14ca:	ae 81       	ldd	r26, Y+6	; 0x06
    14cc:	bf 81       	ldd	r27, Y+7	; 0x07
    14ce:	01 97       	sbiw	r24, 0x01	; 1
    14d0:	a1 09       	sbc	r26, r1
    14d2:	b1 09       	sbc	r27, r1
    14d4:	8c 83       	std	Y+4, r24	; 0x04
    14d6:	9d 83       	std	Y+5, r25	; 0x05
    14d8:	ae 83       	std	Y+6, r26	; 0x06
    14da:	bf 83       	std	Y+7, r27	; 0x07
				}
				//call speed and other computation
				onTick(This->Ticks%4);
    14dc:	6c 81       	ldd	r22, Y+4	; 0x04
    14de:	7d 81       	ldd	r23, Y+5	; 0x05
    14e0:	8e 81       	ldd	r24, Y+6	; 0x06
    14e2:	9f 81       	ldd	r25, Y+7	; 0x07
    14e4:	24 e0       	ldi	r18, 0x04	; 4
    14e6:	30 e0       	ldi	r19, 0x00	; 0
    14e8:	40 e0       	ldi	r20, 0x00	; 0
    14ea:	50 e0       	ldi	r21, 0x00	; 0
    14ec:	0e 94 22 18 	call	0x3044	; 0x3044 <__divmodsi4>
    14f0:	ce 01       	movw	r24, r28
    14f2:	0e 94 ae 09 	call	0x135c	; 0x135c <_ZN7Encoder6onTickEh>
	}

	static void int2(void)
	{
		This->thisInt2();
	}
    14f6:	df 91       	pop	r29
    14f8:	cf 91       	pop	r28
    14fa:	08 95       	ret

000014fc <_ZN7Encoder4int1Ev>:
		return Speed;
	}

		//this function is to be performed on every tick
		//forward -1 if going back 1 if going forward;
	static void int1(void)
    14fc:	cf 93       	push	r28
    14fe:	df 93       	push	r29
	{
		This->thisInt1();
    1500:	c0 91 46 03 	lds	r28, 0x0346
    1504:	d0 91 47 03 	lds	r29, 0x0347
		//   ____ xx
		//__|xx  |__
		// ____   xx
		//|  xx|____|
		//
		if(Ticks%2 == 0)
    1508:	8c 81       	ldd	r24, Y+4	; 0x04
    150a:	9d 81       	ldd	r25, Y+5	; 0x05
    150c:	ae 81       	ldd	r26, Y+6	; 0x06
    150e:	bf 81       	ldd	r27, Y+7	; 0x07
    1510:	80 fd       	sbrc	r24, 0
    1512:	08 c0       	rjmp	.+16     	; 0x1524 <_ZN7Encoder4int1Ev+0x28>
		{
			Ticks++;
    1514:	8c 81       	ldd	r24, Y+4	; 0x04
    1516:	9d 81       	ldd	r25, Y+5	; 0x05
    1518:	ae 81       	ldd	r26, Y+6	; 0x06
    151a:	bf 81       	ldd	r27, Y+7	; 0x07
    151c:	01 96       	adiw	r24, 0x01	; 1
    151e:	a1 1d       	adc	r26, r1
    1520:	b1 1d       	adc	r27, r1
    1522:	07 c0       	rjmp	.+14     	; 0x1532 <_ZN7Encoder4int1Ev+0x36>
		}
		else
		{
			Ticks--;
    1524:	8c 81       	ldd	r24, Y+4	; 0x04
    1526:	9d 81       	ldd	r25, Y+5	; 0x05
    1528:	ae 81       	ldd	r26, Y+6	; 0x06
    152a:	bf 81       	ldd	r27, Y+7	; 0x07
    152c:	01 97       	sbiw	r24, 0x01	; 1
    152e:	a1 09       	sbc	r26, r1
    1530:	b1 09       	sbc	r27, r1
    1532:	8c 83       	std	Y+4, r24	; 0x04
    1534:	9d 83       	std	Y+5, r25	; 0x05
    1536:	ae 83       	std	Y+6, r26	; 0x06
    1538:	bf 83       	std	Y+7, r27	; 0x07
		}
		onTick(Ticks%4);
    153a:	6c 81       	ldd	r22, Y+4	; 0x04
    153c:	7d 81       	ldd	r23, Y+5	; 0x05
    153e:	8e 81       	ldd	r24, Y+6	; 0x06
    1540:	9f 81       	ldd	r25, Y+7	; 0x07
    1542:	24 e0       	ldi	r18, 0x04	; 4
    1544:	30 e0       	ldi	r19, 0x00	; 0
    1546:	40 e0       	ldi	r20, 0x00	; 0
    1548:	50 e0       	ldi	r21, 0x00	; 0
    154a:	0e 94 22 18 	call	0x3044	; 0x3044 <__divmodsi4>
    154e:	ce 01       	movw	r24, r28
    1550:	0e 94 ae 09 	call	0x135c	; 0x135c <_ZN7Encoder6onTickEh>
		//this function is to be performed on every tick
		//forward -1 if going back 1 if going forward;
	static void int1(void)
	{
		This->thisInt1();
	}
    1554:	df 91       	pop	r29
    1556:	cf 91       	pop	r28
    1558:	08 95       	ret

0000155a <setup>:

//The setup function is called once at startup of the sketch
void setup()
{
		//initialize communication
	Serial.begin(115200);
    155a:	84 e0       	ldi	r24, 0x04	; 4
    155c:	96 e0       	ldi	r25, 0x06	; 6
    155e:	40 e0       	ldi	r20, 0x00	; 0
    1560:	52 ec       	ldi	r21, 0xC2	; 194
    1562:	61 e0       	ldi	r22, 0x01	; 1
    1564:	70 e0       	ldi	r23, 0x00	; 0
    1566:	0e 94 94 0f 	call	0x1f28	; 0x1f28 <_ZN14HardwareSerial5beginEm>
	Wire.begin();
    156a:	8a e3       	ldi	r24, 0x3A	; 58
    156c:	93 e0       	ldi	r25, 0x03	; 3
    156e:	0e 94 a1 04 	call	0x942	; 0x942 <_ZN7TwoWire5beginEv>
		//wait just to be sure
	delay(10);
    1572:	6a e0       	ldi	r22, 0x0A	; 10
    1574:	70 e0       	ldi	r23, 0x00	; 0
    1576:	80 e0       	ldi	r24, 0x00	; 0
    1578:	90 e0       	ldi	r25, 0x00	; 0
    157a:	0e 94 2f 15 	call	0x2a5e	; 0x2a5e <delay>
	Serial.println("Hello beauty");
    157e:	84 e0       	ldi	r24, 0x04	; 4
    1580:	96 e0       	ldi	r25, 0x06	; 6
    1582:	60 e0       	ldi	r22, 0x00	; 0
    1584:	72 e0       	ldi	r23, 0x02	; 2
    1586:	0e 94 61 12 	call	0x24c2	; 0x24c2 <_ZN5Print7printlnEPKc>

		//INITCIALIZATION OF MPU6050
    accelgyro.initialize();
    158a:	88 e4       	ldi	r24, 0x48	; 72
    158c:	93 e0       	ldi	r25, 0x03	; 3
    158e:	0e 94 bd 05 	call	0xb7a	; 0xb7a <_ZN7MPU60X010initializeEv>
    	//set low pas filter to 44hz
    accelgyro.setDLPFMode(3);
    1592:	88 e4       	ldi	r24, 0x48	; 72
    1594:	93 e0       	ldi	r25, 0x03	; 3
    1596:	63 e0       	ldi	r22, 0x03	; 3
    1598:	0e 94 85 05 	call	0xb0a	; 0xb0a <_ZN7MPU60X011setDLPFModeEh>
    	//set accel scale to +-4g
    accelgyro.setFullScaleAccelRange(1); //+-4g
    159c:	88 e4       	ldi	r24, 0x48	; 72
    159e:	93 e0       	ldi	r25, 0x03	; 3
    15a0:	61 e0       	ldi	r22, 0x01	; 1
    15a2:	0e 94 69 05 	call	0xad2	; 0xad2 <_ZN7MPU60X022setFullScaleAccelRangeEh>
    accelgyro.setFullScaleGyroRange(2);	//+-1000°/s
    15a6:	88 e4       	ldi	r24, 0x48	; 72
    15a8:	93 e0       	ldi	r25, 0x03	; 3
    15aa:	62 e0       	ldi	r22, 0x02	; 2
    15ac:	0e 94 77 05 	call	0xaee	; 0xaee <_ZN7MPU60X021setFullScaleGyroRangeEh>
    	//verify connection

    Serial.println("Testing device connections...");
    15b0:	84 e0       	ldi	r24, 0x04	; 4
    15b2:	96 e0       	ldi	r25, 0x06	; 6
    15b4:	6d e0       	ldi	r22, 0x0D	; 13
    15b6:	72 e0       	ldi	r23, 0x02	; 2
    15b8:	0e 94 61 12 	call	0x24c2	; 0x24c2 <_ZN5Print7printlnEPKc>
    Serial.println(accelgyro.testConnection() ? "MPU6050 connection successful" : "MPU6050 connection failed");
    15bc:	88 e4       	ldi	r24, 0x48	; 72
    15be:	93 e0       	ldi	r25, 0x03	; 3
    15c0:	0e 94 b5 05 	call	0xb6a	; 0xb6a <_ZN7MPU60X014testConnectionEv>
    15c4:	88 23       	and	r24, r24
    15c6:	19 f4       	brne	.+6      	; 0x15ce <setup+0x74>
    15c8:	6b e2       	ldi	r22, 0x2B	; 43
    15ca:	72 e0       	ldi	r23, 0x02	; 2
    15cc:	02 c0       	rjmp	.+4      	; 0x15d2 <setup+0x78>
    15ce:	65 e4       	ldi	r22, 0x45	; 69
    15d0:	72 e0       	ldi	r23, 0x02	; 2
    15d2:	84 e0       	ldi	r24, 0x04	; 4
    15d4:	96 e0       	ldi	r25, 0x06	; 6
    15d6:	0e 94 61 12 	call	0x24c2	; 0x24c2 <_ZN5Print7printlnEPKc>


    delay(100);
    15da:	64 e6       	ldi	r22, 0x64	; 100
    15dc:	70 e0       	ldi	r23, 0x00	; 0
    15de:	80 e0       	ldi	r24, 0x00	; 0
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	0e 94 2f 15 	call	0x2a5e	; 0x2a5e <delay>
}
    15e6:	08 95       	ret

000015e8 <_ZN7EncoderC1Ehh>:
Encoder::Encoder(byte pin1, byte pin2,Callback* callback):
			callback(callback)
{
	Encoder(pin1,pin2);
}
Encoder::Encoder(byte pin1, byte pin2):
    15e8:	cf 92       	push	r12
    15ea:	df 92       	push	r13
    15ec:	ff 92       	push	r15
    15ee:	0f 93       	push	r16
    15f0:	1f 93       	push	r17
    15f2:	df 93       	push	r29
    15f4:	cf 93       	push	r28
    15f6:	0f 92       	push	r0
    15f8:	0f 92       	push	r0
    15fa:	cd b7       	in	r28, 0x3d	; 61
    15fc:	de b7       	in	r29, 0x3e	; 62
    15fe:	6c 01       	movw	r12, r24
    1600:	16 2f       	mov	r17, r22
    1602:	f4 2e       	mov	r15, r20
			TimeWindow(500000),
			countTicks(0),
			countTime(0),

			count(0),
			newMeasure(false)
    1604:	fc 01       	movw	r30, r24
    1606:	60 83       	st	Z, r22
    1608:	41 83       	std	Z+1, r20	; 0x01
    160a:	14 82       	std	Z+4, r1	; 0x04
    160c:	15 82       	std	Z+5, r1	; 0x05
    160e:	16 82       	std	Z+6, r1	; 0x06
    1610:	17 82       	std	Z+7, r1	; 0x07
    1612:	28 e0       	ldi	r18, 0x08	; 8
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	c2 0e       	add	r12, r18
    1618:	d3 1e       	adc	r13, r19
    161a:	80 e1       	ldi	r24, 0x10	; 16
    161c:	f6 01       	movw	r30, r12
    161e:	11 92       	st	Z+, r1
    1620:	8a 95       	dec	r24
    1622:	e9 f7       	brne	.-6      	; 0x161e <_ZN7EncoderC1Ehh+0x36>
    1624:	20 e1       	ldi	r18, 0x10	; 16
    1626:	30 e0       	ldi	r19, 0x00	; 0
    1628:	c2 0e       	add	r12, r18
    162a:	d3 1e       	adc	r13, r19
    162c:	88 e0       	ldi	r24, 0x08	; 8
    162e:	f6 01       	movw	r30, r12
    1630:	11 92       	st	Z+, r1
    1632:	8a 95       	dec	r24
    1634:	e9 f7       	brne	.-6      	; 0x1630 <_ZN7EncoderC1Ehh+0x48>
    1636:	28 ee       	ldi	r18, 0xE8	; 232
    1638:	3f ef       	ldi	r19, 0xFF	; 255
    163a:	c2 0e       	add	r12, r18
    163c:	d3 1e       	adc	r13, r19
    163e:	f6 01       	movw	r30, r12
    1640:	11 a2       	std	Z+33, r1	; 0x21
    1642:	10 a2       	std	Z+32, r1	; 0x20
    1644:	80 e2       	ldi	r24, 0x20	; 32
    1646:	91 ea       	ldi	r25, 0xA1	; 161
    1648:	a7 e0       	ldi	r26, 0x07	; 7
    164a:	b0 e0       	ldi	r27, 0x00	; 0
    164c:	82 a3       	std	Z+34, r24	; 0x22
    164e:	93 a3       	std	Z+35, r25	; 0x23
    1650:	a4 a3       	std	Z+36, r26	; 0x24
    1652:	b5 a3       	std	Z+37, r27	; 0x25
    1654:	17 a2       	std	Z+39, r1	; 0x27
    1656:	16 a2       	std	Z+38, r1	; 0x26
    1658:	10 a6       	std	Z+40, r1	; 0x28
    165a:	11 a6       	std	Z+41, r1	; 0x29
    165c:	12 a6       	std	Z+42, r1	; 0x2a
    165e:	13 a6       	std	Z+43, r1	; 0x2b
    1660:	14 a6       	std	Z+44, r1	; 0x2c
    1662:	15 a6       	std	Z+45, r1	; 0x2d
	{
		This = this;
    1664:	d0 92 47 03 	sts	0x0347, r13
    1668:	c0 92 46 03 	sts	0x0346, r12

	//this determines which of two interupts is expected in forward direction
	if (digitalRead(pin1) == digitalRead(pin2))
    166c:	86 2f       	mov	r24, r22
    166e:	0e 94 b1 17 	call	0x2f62	; 0x2f62 <digitalRead>
    1672:	9a 83       	std	Y+2, r25	; 0x02
    1674:	89 83       	std	Y+1, r24	; 0x01
    1676:	8f 2d       	mov	r24, r15
    1678:	0e 94 b1 17 	call	0x2f62	; 0x2f62 <digitalRead>
    167c:	29 81       	ldd	r18, Y+1	; 0x01
    167e:	3a 81       	ldd	r19, Y+2	; 0x02
    1680:	28 17       	cp	r18, r24
    1682:	39 07       	cpc	r19, r25
    1684:	31 f4       	brne	.+12     	; 0x1692 <_ZN7EncoderC1Ehh+0xaa>
	{
		Ticks = 0;
    1686:	f6 01       	movw	r30, r12
    1688:	14 82       	std	Z+4, r1	; 0x04
    168a:	15 82       	std	Z+5, r1	; 0x05
    168c:	16 82       	std	Z+6, r1	; 0x06
    168e:	17 82       	std	Z+7, r1	; 0x07
    1690:	09 c0       	rjmp	.+18     	; 0x16a4 <_ZN7EncoderC1Ehh+0xbc>
	}
	else
	{
		Ticks = 1;
    1692:	81 e0       	ldi	r24, 0x01	; 1
    1694:	90 e0       	ldi	r25, 0x00	; 0
    1696:	a0 e0       	ldi	r26, 0x00	; 0
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	f6 01       	movw	r30, r12
    169c:	84 83       	std	Z+4, r24	; 0x04
    169e:	95 83       	std	Z+5, r25	; 0x05
    16a0:	a6 83       	std	Z+6, r26	; 0x06
    16a2:	b7 83       	std	Z+7, r27	; 0x07
	}

	pinMode(pin1,INPUT);
    16a4:	81 2f       	mov	r24, r17
    16a6:	60 e0       	ldi	r22, 0x00	; 0
    16a8:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
	pinMode(pin2,INPUT);
    16ac:	8f 2d       	mov	r24, r15
    16ae:	60 e0       	ldi	r22, 0x00	; 0
    16b0:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
		//decide on which pins to put interrupt
		switch(pin1)
    16b4:	13 31       	cpi	r17, 0x13	; 19
    16b6:	89 f0       	breq	.+34     	; 0x16da <_ZN7EncoderC1Ehh+0xf2>
    16b8:	14 31       	cpi	r17, 0x14	; 20
    16ba:	28 f4       	brcc	.+10     	; 0x16c6 <_ZN7EncoderC1Ehh+0xde>
    16bc:	13 30       	cpi	r17, 0x03	; 3
    16be:	51 f1       	breq	.+84     	; 0x1714 <_ZN7EncoderC1Ehh+0x12c>
    16c0:	12 31       	cpi	r17, 0x12	; 18
    16c2:	79 f4       	brne	.+30     	; 0x16e2 <_ZN7EncoderC1Ehh+0xfa>
    16c4:	0c c0       	rjmp	.+24     	; 0x16de <_ZN7EncoderC1Ehh+0xf6>
    16c6:	14 31       	cpi	r17, 0x14	; 20
    16c8:	19 f0       	breq	.+6      	; 0x16d0 <_ZN7EncoderC1Ehh+0xe8>
    16ca:	15 31       	cpi	r17, 0x15	; 21
    16cc:	51 f4       	brne	.+20     	; 0x16e2 <_ZN7EncoderC1Ehh+0xfa>
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <_ZN7EncoderC1Ehh+0xec>
    16d0:	83 e0       	ldi	r24, 0x03	; 3
    16d2:	21 c0       	rjmp	.+66     	; 0x1716 <_ZN7EncoderC1Ehh+0x12e>
    16d4:	00 e0       	ldi	r16, 0x00	; 0
    16d6:	82 e0       	ldi	r24, 0x02	; 2
    16d8:	06 c0       	rjmp	.+12     	; 0x16e6 <_ZN7EncoderC1Ehh+0xfe>
    16da:	84 e0       	ldi	r24, 0x04	; 4
    16dc:	1c c0       	rjmp	.+56     	; 0x1716 <_ZN7EncoderC1Ehh+0x12e>
			case 20:
				pin1 = 3;
				break;
			case 19:
				pin1 = 4;
				break;
    16de:	85 e0       	ldi	r24, 0x05	; 5
    16e0:	1a c0       	rjmp	.+52     	; 0x1716 <_ZN7EncoderC1Ehh+0x12e>
			case 18:
				pin1 = 5;
				break;
    16e2:	01 e0       	ldi	r16, 0x01	; 1
    16e4:	80 e0       	ldi	r24, 0x00	; 0
			default:
				pin2 = 1;
				break;
		}
			//attach interupts to chosen pins
		attachInterrupt(pin1,int1,CHANGE);
    16e6:	6e e7       	ldi	r22, 0x7E	; 126
    16e8:	7a e0       	ldi	r23, 0x0A	; 10
    16ea:	41 e0       	ldi	r20, 0x01	; 1
    16ec:	50 e0       	ldi	r21, 0x00	; 0
    16ee:	0e 94 74 12 	call	0x24e8	; 0x24e8 <attachInterrupt>
		attachInterrupt(pin2,int2,CHANGE);
    16f2:	80 2f       	mov	r24, r16
    16f4:	66 e4       	ldi	r22, 0x46	; 70
    16f6:	7a e0       	ldi	r23, 0x0A	; 10
    16f8:	41 e0       	ldi	r20, 0x01	; 1
    16fa:	50 e0       	ldi	r21, 0x00	; 0
    16fc:	0e 94 74 12 	call	0x24e8	; 0x24e8 <attachInterrupt>

	}
    1700:	0f 90       	pop	r0
    1702:	0f 90       	pop	r0
    1704:	cf 91       	pop	r28
    1706:	df 91       	pop	r29
    1708:	1f 91       	pop	r17
    170a:	0f 91       	pop	r16
    170c:	ff 90       	pop	r15
    170e:	df 90       	pop	r13
    1710:	cf 90       	pop	r12
    1712:	08 95       	ret
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	01 e0       	ldi	r16, 0x01	; 1
    1718:	e6 cf       	rjmp	.-52     	; 0x16e6 <_ZN7EncoderC1Ehh+0xfe>

0000171a <_Z41__static_initialization_and_destruction_0ii>:




		delay(50);	//TODO: what about precise timing hmm;)
}
    171a:	81 30       	cpi	r24, 0x01	; 1
    171c:	91 05       	cpc	r25, r1
    171e:	11 f5       	brne	.+68     	; 0x1764 <_Z41__static_initialization_and_destruction_0ii+0x4a>
    1720:	6f 5f       	subi	r22, 0xFF	; 255
    1722:	7f 4f       	sbci	r23, 0xFF	; 255
    1724:	41 f5       	brne	.+80     	; 0x1776 <_Z41__static_initialization_and_destruction_0ii+0x5c>
#include "Encoder.h"
#include "HBridgeMotor.h"
#include "PacketUtils.h"

//CREATION OF ALL ACTIVE PARTS*************************************
MPU60X0 accelgyro(false,0x68);
    1726:	88 e4       	ldi	r24, 0x48	; 72
    1728:	93 e0       	ldi	r25, 0x03	; 3
    172a:	60 e0       	ldi	r22, 0x00	; 0
    172c:	48 e6       	ldi	r20, 0x68	; 104
    172e:	0e 94 c3 04 	call	0x986	; 0x986 <_ZN7MPU60X0C1Ebh>
PacketStream packetStream(&Serial);	//creating packet output stream from serial0
    1732:	88 e5       	ldi	r24, 0x58	; 88
    1734:	93 e0       	ldi	r25, 0x03	; 3
    1736:	64 e0       	ldi	r22, 0x04	; 4
    1738:	76 e0       	ldi	r23, 0x06	; 6
    173a:	0e 94 00 0c 	call	0x1800	; 0x1800 <_ZN12PacketStreamC1EP6Stream>
Parser parser(&Serial);		//creating parser on serial 0
    173e:	8c e7       	ldi	r24, 0x7C	; 124
    1740:	93 e0       	ldi	r25, 0x03	; 3
    1742:	64 e0       	ldi	r22, 0x04	; 4
    1744:	76 e0       	ldi	r23, 0x06	; 6
    1746:	0e 94 76 0c 	call	0x18ec	; 0x18ec <_ZN6ParserC1EP6Stream>
HBridgeMotor motor(3,4);	//creating
    174a:	84 ea       	ldi	r24, 0xA4	; 164
    174c:	93 e0       	ldi	r25, 0x03	; 3
    174e:	63 e0       	ldi	r22, 0x03	; 3
    1750:	44 e0       	ldi	r20, 0x04	; 4
    1752:	0e 94 ca 0b 	call	0x1794	; 0x1794 <_ZN12HBridgeMotorC1Ehh>
Encoder encoder(1,2);
    1756:	8a ea       	ldi	r24, 0xAA	; 170
    1758:	93 e0       	ldi	r25, 0x03	; 3
    175a:	61 e0       	ldi	r22, 0x01	; 1
    175c:	42 e0       	ldi	r20, 0x02	; 2
    175e:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <_ZN7EncoderC1Ehh>
    1762:	08 95       	ret
    1764:	89 2b       	or	r24, r25
    1766:	39 f4       	brne	.+14     	; 0x1776 <_Z41__static_initialization_and_destruction_0ii+0x5c>
    1768:	6f 5f       	subi	r22, 0xFF	; 255
    176a:	7f 4f       	sbci	r23, 0xFF	; 255
    176c:	21 f4       	brne	.+8      	; 0x1776 <_Z41__static_initialization_and_destruction_0ii+0x5c>
    176e:	8a ea       	ldi	r24, 0xAA	; 170
    1770:	93 e0       	ldi	r25, 0x03	; 3
    1772:	0e 94 f2 07 	call	0xfe4	; 0xfe4 <_ZN7EncoderD1Ev>
    1776:	08 95       	ret

00001778 <_GLOBAL__D__ZN7EncoderC2EhhP8Callback>:




		delay(50);	//TODO: what about precise timing hmm;)
}
    1778:	80 e0       	ldi	r24, 0x00	; 0
    177a:	90 e0       	ldi	r25, 0x00	; 0
    177c:	6f ef       	ldi	r22, 0xFF	; 255
    177e:	7f ef       	ldi	r23, 0xFF	; 255
    1780:	0e 94 8d 0b 	call	0x171a	; 0x171a <_Z41__static_initialization_and_destruction_0ii>
    1784:	08 95       	ret

00001786 <_GLOBAL__I__ZN7EncoderC2EhhP8Callback>:
    1786:	81 e0       	ldi	r24, 0x01	; 1
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	6f ef       	ldi	r22, 0xFF	; 255
    178c:	7f ef       	ldi	r23, 0xFF	; 255
    178e:	0e 94 8d 0b 	call	0x171a	; 0x171a <_Z41__static_initialization_and_destruction_0ii>
    1792:	08 95       	ret

00001794 <_ZN12HBridgeMotorC1Ehh>:
HBridgeMotor::HBridgeMotor():
	speed(0),
	IsReady(false)

	{};
HBridgeMotor::HBridgeMotor(unsigned char FWMotorPin,unsigned char BWMotorPin)
    1794:	fc 01       	movw	r30, r24
	init(FWMotorPin, BWMotorPin);
}

void HBridgeMotor::init(unsigned char FWMotorPin,unsigned char BWMotorPin )
	{
		this->FWMotorPin =FWMotorPin;
    1796:	62 83       	std	Z+2, r22	; 0x02
		this->BWMotorPin =BWMotorPin;
    1798:	43 83       	std	Z+3, r20	; 0x03
		speed =0 ;
    179a:	11 82       	std	Z+1, r1	; 0x01
    179c:	10 82       	st	Z, r1
		IsReady = true;
    179e:	81 e0       	ldi	r24, 0x01	; 1
    17a0:	85 83       	std	Z+5, r24	; 0x05

	{};
HBridgeMotor::HBridgeMotor(unsigned char FWMotorPin,unsigned char BWMotorPin)
{
	init(FWMotorPin, BWMotorPin);
}
    17a2:	08 95       	ret

000017a4 <_ZN12HBridgeMotor8setSpeedEi>:
		this->BWMotorPin =BWMotorPin;
		speed =0 ;
		IsReady = true;
	}

void HBridgeMotor::setSpeed(int newSpeed)
    17a4:	0f 93       	push	r16
    17a6:	1f 93       	push	r17
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	ec 01       	movw	r28, r24
    17ae:	8b 01       	movw	r16, r22
	{
			//if is not ready just return
		if(IsReady == false)
    17b0:	8d 81       	ldd	r24, Y+5	; 0x05
    17b2:	88 23       	and	r24, r24
    17b4:	01 f1       	breq	.+64     	; 0x17f6 <_ZN12HBridgeMotor8setSpeedEi+0x52>
		{
			return;
		}
			//go forward
		else if(newSpeed > 0 + DEAD_ZONE )
    17b6:	63 30       	cpi	r22, 0x03	; 3
    17b8:	71 05       	cpc	r23, r1
    17ba:	14 f0       	brlt	.+4      	; 0x17c0 <_ZN12HBridgeMotor8setSpeedEi+0x1c>
		{
			analogWrite( FWMotorPin, newSpeed);
    17bc:	8a 81       	ldd	r24, Y+2	; 0x02
    17be:	12 c0       	rjmp	.+36     	; 0x17e4 <_ZN12HBridgeMotor8setSpeedEi+0x40>
			analogWrite( BWMotorPin, 0);
		}
			//go backward
		else if(newSpeed < 0 - DEAD_ZONE)
    17c0:	8f ef       	ldi	r24, 0xFF	; 255
    17c2:	6e 3f       	cpi	r22, 0xFE	; 254
    17c4:	78 07       	cpc	r23, r24
    17c6:	5c f4       	brge	.+22     	; 0x17de <_ZN12HBridgeMotor8setSpeedEi+0x3a>
		{
			analogWrite(FWMotorPin,0);
    17c8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ca:	60 e0       	ldi	r22, 0x00	; 0
    17cc:	70 e0       	ldi	r23, 0x00	; 0
    17ce:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <analogWrite>

			analogWrite( BWMotorPin, -newSpeed);
    17d2:	66 27       	eor	r22, r22
    17d4:	77 27       	eor	r23, r23
    17d6:	60 1b       	sub	r22, r16
    17d8:	71 0b       	sbc	r23, r17
    17da:	8b 81       	ldd	r24, Y+3	; 0x03
    17dc:	08 c0       	rjmp	.+16     	; 0x17ee <_ZN12HBridgeMotor8setSpeedEi+0x4a>
		}
			//brake
		else
		{
			analogWrite(FWMotorPin,0);
    17de:	8a 81       	ldd	r24, Y+2	; 0x02
    17e0:	60 e0       	ldi	r22, 0x00	; 0
    17e2:	70 e0       	ldi	r23, 0x00	; 0
    17e4:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <analogWrite>
			analogWrite(BWMotorPin,0);
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	60 e0       	ldi	r22, 0x00	; 0
    17ec:	70 e0       	ldi	r23, 0x00	; 0
    17ee:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <analogWrite>
		}
		speed = newSpeed;
    17f2:	19 83       	std	Y+1, r17	; 0x01
    17f4:	08 83       	st	Y, r16
	}
    17f6:	df 91       	pop	r29
    17f8:	cf 91       	pop	r28
    17fa:	1f 91       	pop	r17
    17fc:	0f 91       	pop	r16
    17fe:	08 95       	ret

00001800 <_ZN12PacketStreamC1EP6Stream>:

#include "PacketUtils.h"



PacketStream::PacketStream(SerialPort* str):
    1800:	fc 01       	movw	r30, r24
		outStream(str),
		lenght(0),
		pointer(array)
    1802:	71 83       	std	Z+1, r23	; 0x01
    1804:	60 83       	st	Z, r22
    1806:	10 a2       	std	Z+32, r1	; 0x20
    1808:	02 96       	adiw	r24, 0x02	; 2
    180a:	92 a3       	std	Z+34, r25	; 0x22
    180c:	81 a3       	std	Z+33, r24	; 0x21
	{};
    180e:	08 95       	ret

00001810 <_ZN12PacketStream10newMessageEv>:

void PacketStream::newMessage()
    1810:	fc 01       	movw	r30, r24
{
	lenght = 0;
    1812:	10 a2       	std	Z+32, r1	; 0x20
	pointer = array;
    1814:	02 96       	adiw	r24, 0x02	; 2
    1816:	92 a3       	std	Z+34, r25	; 0x22
    1818:	81 a3       	std	Z+33, r24	; 0x21
}
    181a:	08 95       	ret

0000181c <_ZN12PacketStream5flushEv>:
void PacketStream::flush()
    181c:	cf 92       	push	r12
    181e:	df 92       	push	r13
    1820:	ff 92       	push	r15
    1822:	0f 93       	push	r16
    1824:	df 93       	push	r29
    1826:	cf 93       	push	r28
    1828:	0f 92       	push	r0
    182a:	0f 92       	push	r0
    182c:	cd b7       	in	r28, 0x3d	; 61
    182e:	de b7       	in	r29, 0x3e	; 62
    1830:	6c 01       	movw	r12, r24
{
	//write begining symbols
	outStream->write(0xAA);
    1832:	dc 01       	movw	r26, r24
    1834:	ed 91       	ld	r30, X+
    1836:	fc 91       	ld	r31, X
    1838:	a0 81       	ld	r26, Z
    183a:	b1 81       	ldd	r27, Z+1	; 0x01
    183c:	2d 91       	ld	r18, X+
    183e:	3c 91       	ld	r19, X
    1840:	cf 01       	movw	r24, r30
    1842:	6a ea       	ldi	r22, 0xAA	; 170
    1844:	f9 01       	movw	r30, r18
    1846:	19 95       	eicall
	outStream->write(0xAA);
    1848:	d6 01       	movw	r26, r12
    184a:	ed 91       	ld	r30, X+
    184c:	fc 91       	ld	r31, X
    184e:	a0 81       	ld	r26, Z
    1850:	b1 81       	ldd	r27, Z+1	; 0x01
    1852:	2d 91       	ld	r18, X+
    1854:	3c 91       	ld	r19, X
    1856:	cf 01       	movw	r24, r30
    1858:	6a ea       	ldi	r22, 0xAA	; 170
    185a:	f9 01       	movw	r30, r18
    185c:	19 95       	eicall
	//write lenght of the packet
	outStream->write(lenght);
    185e:	d6 01       	movw	r26, r12
    1860:	ed 91       	ld	r30, X+
    1862:	fc 91       	ld	r31, X
    1864:	a0 81       	ld	r26, Z
    1866:	b1 81       	ldd	r27, Z+1	; 0x01
    1868:	2d 91       	ld	r18, X+
    186a:	3c 91       	ld	r19, X
    186c:	cf 01       	movw	r24, r30
    186e:	f6 01       	movw	r30, r12
    1870:	60 a1       	ldd	r22, Z+32	; 0x20
    1872:	f9 01       	movw	r30, r18
    1874:	19 95       	eicall
    1876:	ff 24       	eor	r15, r15
    1878:	00 e0       	ldi	r16, 0x00	; 0
    187a:	17 c0       	rjmp	.+46     	; 0x18aa <_ZN12PacketStream5flushEv+0x8e>
	unsigned char checksum = 0;
	for(unsigned char i = 0; i< lenght; i++)
	{
		outStream->write(array[i]);
    187c:	2d 91       	ld	r18, X+
    187e:	3c 91       	ld	r19, X
    1880:	11 97       	sbiw	r26, 0x01	; 1
    1882:	c6 01       	movw	r24, r12
    1884:	80 0f       	add	r24, r16
    1886:	91 1d       	adc	r25, r1
    1888:	9a 83       	std	Y+2, r25	; 0x02
    188a:	89 83       	std	Y+1, r24	; 0x01
    188c:	f9 01       	movw	r30, r18
    188e:	20 81       	ld	r18, Z
    1890:	31 81       	ldd	r19, Z+1	; 0x01
    1892:	cd 01       	movw	r24, r26
    1894:	a9 81       	ldd	r26, Y+1	; 0x01
    1896:	ba 81       	ldd	r27, Y+2	; 0x02
    1898:	12 96       	adiw	r26, 0x02	; 2
    189a:	6c 91       	ld	r22, X
    189c:	f9 01       	movw	r30, r18
    189e:	19 95       	eicall
		checksum += array[i];
    18a0:	e9 81       	ldd	r30, Y+1	; 0x01
    18a2:	fa 81       	ldd	r31, Y+2	; 0x02
    18a4:	82 81       	ldd	r24, Z+2	; 0x02
    18a6:	f8 0e       	add	r15, r24
	outStream->write(0xAA);
	outStream->write(0xAA);
	//write lenght of the packet
	outStream->write(lenght);
	unsigned char checksum = 0;
	for(unsigned char i = 0; i< lenght; i++)
    18a8:	0f 5f       	subi	r16, 0xFF	; 255
    18aa:	d6 01       	movw	r26, r12
    18ac:	90 96       	adiw	r26, 0x20	; 32
    18ae:	8c 91       	ld	r24, X
    18b0:	90 97       	sbiw	r26, 0x20	; 32
    18b2:	0d 90       	ld	r0, X+
    18b4:	bc 91       	ld	r27, X
    18b6:	a0 2d       	mov	r26, r0
    18b8:	08 17       	cp	r16, r24
    18ba:	00 f3       	brcs	.-64     	; 0x187c <_ZN12PacketStream5flushEv+0x60>
	{
		outStream->write(array[i]);
		checksum += array[i];
	}
	outStream->write(checksum);
    18bc:	ed 91       	ld	r30, X+
    18be:	fc 91       	ld	r31, X
    18c0:	11 97       	sbiw	r26, 0x01	; 1
    18c2:	01 90       	ld	r0, Z+
    18c4:	f0 81       	ld	r31, Z
    18c6:	e0 2d       	mov	r30, r0
    18c8:	cd 01       	movw	r24, r26
    18ca:	6f 2d       	mov	r22, r15
    18cc:	19 95       	eicall

	lenght = 0;
    18ce:	f6 01       	movw	r30, r12
    18d0:	10 a2       	std	Z+32, r1	; 0x20
	pointer = array;
    18d2:	c6 01       	movw	r24, r12
    18d4:	02 96       	adiw	r24, 0x02	; 2
    18d6:	92 a3       	std	Z+34, r25	; 0x22
    18d8:	81 a3       	std	Z+33, r24	; 0x21
}
    18da:	0f 90       	pop	r0
    18dc:	0f 90       	pop	r0
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	0f 91       	pop	r16
    18e4:	ff 90       	pop	r15
    18e6:	df 90       	pop	r13
    18e8:	cf 90       	pop	r12
    18ea:	08 95       	ret

000018ec <_ZN6ParserC1EP6Stream>:



Parser::Parser(SerialPort* str):
    18ec:	fc 01       	movw	r30, r24
		stream(str),
		newMessageFlag(false),//if there is new unreaded message
		wrongDataFlag(false),	//if there was some unstructured data
		state(ParsingState::SEARCH),	//state of the parsing
	    checksum(0),	//checksum
        readed(0)
    18ee:	71 83       	std	Z+1, r23	; 0x01
    18f0:	60 83       	st	Z, r22
    18f2:	12 a2       	std	Z+34, r1	; 0x22
    18f4:	13 a2       	std	Z+35, r1	; 0x23
    18f6:	81 e0       	ldi	r24, 0x01	; 1
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	95 a3       	std	Z+37, r25	; 0x25
    18fc:	84 a3       	std	Z+36, r24	; 0x24
    18fe:	16 a2       	std	Z+38, r1	; 0x26
    1900:	17 a2       	std	Z+39, r1	; 0x27
	{

	}
    1902:	08 95       	ret

00001904 <_ZN6Parser5parseEv>:


bool Parser::parse()
    1904:	4f 92       	push	r4
    1906:	5f 92       	push	r5
    1908:	6f 92       	push	r6
    190a:	7f 92       	push	r7
    190c:	8f 92       	push	r8
    190e:	9f 92       	push	r9
    1910:	af 92       	push	r10
    1912:	bf 92       	push	r11
    1914:	cf 92       	push	r12
    1916:	df 92       	push	r13
    1918:	ff 92       	push	r15
    191a:	0f 93       	push	r16
    191c:	1f 93       	push	r17
    191e:	cf 93       	push	r28
    1920:	df 93       	push	r29
    1922:	ec 01       	movw	r28, r24
				state = ParsingState::SEARCH;
				return false;
			}
			checksum = 0;
			readed = 0;
			state = ParsingState::DATA;
    1924:	44 e0       	ldi	r20, 0x04	; 4
    1926:	44 2e       	mov	r4, r20
    1928:	51 2c       	mov	r5, r1
			message[readed]= stream->read();
			//compute new checksum
			checksum += message[readed];
			readed++ ;
			//if all character has been readed;
			if(readed >= messageLenght) state = ParsingState::CHECKSUM;
    192a:	35 e0       	ldi	r19, 0x05	; 5
    192c:	63 2e       	mov	r6, r19
    192e:	71 2c       	mov	r7, r1
		break;
		//check check sum
		case ParsingState::CHECKSUM:
		
			//next state doesn't depends on  whether checksum agrees or not
			state = ParsingState::SEARCH;
    1930:	21 e0       	ldi	r18, 0x01	; 1
    1932:	c2 2e       	mov	r12, r18
    1934:	d1 2c       	mov	r13, r1
				return true;
				
			}
			else
			{
				wrongDataFlag = true;
    1936:	ff 24       	eor	r15, r15
    1938:	f3 94       	inc	r15
			{
			unsigned char ch = stream->read();
			//std::cout<<(int)ch<<std::endl;
			if(ch == 0xAA)
			{
				state = ParsingState::SEARCH2;		
    193a:	92 e0       	ldi	r25, 0x02	; 2
    193c:	89 2e       	mov	r8, r25
    193e:	91 2c       	mov	r9, r1
		break;
		case ParsingState::SEARCH2:
			if(stream->read() == 0xAA)
			{

				state = ParsingState::SIZE;		
    1940:	83 e0       	ldi	r24, 0x03	; 3
    1942:	a8 2e       	mov	r10, r24
    1944:	b1 2c       	mov	r11, r1
    1946:	8b c0       	rjmp	.+278    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
	try{
		while(1)
	#endif
	{
		
		switch(state)
    1948:	8c a1       	ldd	r24, Y+36	; 0x24
    194a:	9d a1       	ldd	r25, Y+37	; 0x25
    194c:	83 30       	cpi	r24, 0x03	; 3
    194e:	91 05       	cpc	r25, r1
    1950:	c1 f1       	breq	.+112    	; 0x19c2 <_ZN6Parser5parseEv+0xbe>
    1952:	84 30       	cpi	r24, 0x04	; 4
    1954:	91 05       	cpc	r25, r1
    1956:	3c f4       	brge	.+14     	; 0x1966 <_ZN6Parser5parseEv+0x62>
    1958:	81 30       	cpi	r24, 0x01	; 1
    195a:	91 05       	cpc	r25, r1
    195c:	61 f0       	breq	.+24     	; 0x1976 <_ZN6Parser5parseEv+0x72>
    195e:	02 97       	sbiw	r24, 0x02	; 2
    1960:	09 f0       	breq	.+2      	; 0x1964 <_ZN6Parser5parseEv+0x60>
    1962:	7d c0       	rjmp	.+250    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
    1964:	19 c0       	rjmp	.+50     	; 0x1998 <_ZN6Parser5parseEv+0x94>
    1966:	84 30       	cpi	r24, 0x04	; 4
    1968:	91 05       	cpc	r25, r1
    196a:	09 f4       	brne	.+2      	; 0x196e <_ZN6Parser5parseEv+0x6a>
    196c:	41 c0       	rjmp	.+130    	; 0x19f0 <_ZN6Parser5parseEv+0xec>
    196e:	05 97       	sbiw	r24, 0x05	; 5
    1970:	09 f0       	breq	.+2      	; 0x1974 <_ZN6Parser5parseEv+0x70>
    1972:	75 c0       	rjmp	.+234    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
    1974:	5e c0       	rjmp	.+188    	; 0x1a32 <_ZN6Parser5parseEv+0x12e>
		{
			//search for beggining chars
		case ParsingState::SEARCH: 
			{
			unsigned char ch = stream->read();
    1976:	e8 81       	ld	r30, Y
    1978:	f9 81       	ldd	r31, Y+1	; 0x01
    197a:	a0 81       	ld	r26, Z
    197c:	b1 81       	ldd	r27, Z+1	; 0x01
    197e:	16 96       	adiw	r26, 0x06	; 6
    1980:	2d 91       	ld	r18, X+
    1982:	3c 91       	ld	r19, X
    1984:	17 97       	sbiw	r26, 0x07	; 7
    1986:	cf 01       	movw	r24, r30
    1988:	f9 01       	movw	r30, r18
    198a:	19 95       	eicall
			//std::cout<<(int)ch<<std::endl;
			if(ch == 0xAA)
    198c:	8a 3a       	cpi	r24, 0xAA	; 170
    198e:	09 f0       	breq	.+2      	; 0x1992 <_ZN6Parser5parseEv+0x8e>
    1990:	65 c0       	rjmp	.+202    	; 0x1a5c <_ZN6Parser5parseEv+0x158>
			{
				state = ParsingState::SEARCH2;		
    1992:	9d a2       	std	Y+37, r9	; 0x25
    1994:	8c a2       	std	Y+36, r8	; 0x24
    1996:	63 c0       	rjmp	.+198    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
				wrongDataFlag = true;
			}
			}
		break;
		case ParsingState::SEARCH2:
			if(stream->read() == 0xAA)
    1998:	e8 81       	ld	r30, Y
    199a:	f9 81       	ldd	r31, Y+1	; 0x01
    199c:	a0 81       	ld	r26, Z
    199e:	b1 81       	ldd	r27, Z+1	; 0x01
    19a0:	16 96       	adiw	r26, 0x06	; 6
    19a2:	2d 91       	ld	r18, X+
    19a4:	3c 91       	ld	r19, X
    19a6:	17 97       	sbiw	r26, 0x07	; 7
    19a8:	cf 01       	movw	r24, r30
    19aa:	f9 01       	movw	r30, r18
    19ac:	19 95       	eicall
    19ae:	8a 3a       	cpi	r24, 0xAA	; 170
    19b0:	91 05       	cpc	r25, r1
    19b2:	19 f4       	brne	.+6      	; 0x19ba <_ZN6Parser5parseEv+0xb6>
			{

				state = ParsingState::SIZE;		
    19b4:	bd a2       	std	Y+37, r11	; 0x25
    19b6:	ac a2       	std	Y+36, r10	; 0x24
    19b8:	52 c0       	rjmp	.+164    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
				
			}
				//if there is wrong character on input buffer
			else
			{
				wrongDataFlag = true;
    19ba:	fb a2       	std	Y+35, r15	; 0x23
				state = ParsingState::SEARCH;
    19bc:	dd a2       	std	Y+37, r13	; 0x25
    19be:	cc a2       	std	Y+36, r12	; 0x24
    19c0:	4e c0       	rjmp	.+156    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
		break;
		//read the size of message
		case ParsingState::SIZE:
		
			//read size of packet
			messageLenght = stream->read();
    19c2:	a8 81       	ld	r26, Y
    19c4:	b9 81       	ldd	r27, Y+1	; 0x01
    19c6:	ed 91       	ld	r30, X+
    19c8:	fc 91       	ld	r31, X
    19ca:	11 97       	sbiw	r26, 0x01	; 1
    19cc:	06 80       	ldd	r0, Z+6	; 0x06
    19ce:	f7 81       	ldd	r31, Z+7	; 0x07
    19d0:	e0 2d       	mov	r30, r0
    19d2:	cd 01       	movw	r24, r26
    19d4:	19 95       	eicall
    19d6:	88 a3       	std	Y+32, r24	; 0x20
			if(messageLenght > MAX_PACKET_LENGHT)
    19d8:	8f 31       	cpi	r24, 0x1F	; 31
    19da:	28 f0       	brcs	.+10     	; 0x19e6 <_ZN6Parser5parseEv+0xe2>
			{
				state = ParsingState::SEARCH;
    19dc:	81 e0       	ldi	r24, 0x01	; 1
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	9d a3       	std	Y+37, r25	; 0x25
    19e2:	8c a3       	std	Y+36, r24	; 0x24
    19e4:	4b c0       	rjmp	.+150    	; 0x1a7c <_ZN6Parser5parseEv+0x178>
				return false;
			}
			checksum = 0;
    19e6:	1e a2       	std	Y+38, r1	; 0x26
			readed = 0;
    19e8:	1f a2       	std	Y+39, r1	; 0x27
			state = ParsingState::DATA;
    19ea:	5d a2       	std	Y+37, r5	; 0x25
    19ec:	4c a2       	std	Y+36, r4	; 0x24
    19ee:	37 c0       	rjmp	.+110    	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
		break;
		//read data
		case ParsingState::DATA:
			//reads charfrom stream
			message[readed]= stream->read();
    19f0:	8f a1       	ldd	r24, Y+39	; 0x27
    19f2:	08 2f       	mov	r16, r24
    19f4:	10 e0       	ldi	r17, 0x00	; 0
    19f6:	a8 81       	ld	r26, Y
    19f8:	b9 81       	ldd	r27, Y+1	; 0x01
    19fa:	ed 91       	ld	r30, X+
    19fc:	fc 91       	ld	r31, X
    19fe:	11 97       	sbiw	r26, 0x01	; 1
    1a00:	06 80       	ldd	r0, Z+6	; 0x06
    1a02:	f7 81       	ldd	r31, Z+7	; 0x07
    1a04:	e0 2d       	mov	r30, r0
    1a06:	cd 01       	movw	r24, r26
    1a08:	19 95       	eicall
    1a0a:	0c 0f       	add	r16, r28
    1a0c:	1d 1f       	adc	r17, r29
    1a0e:	f8 01       	movw	r30, r16
    1a10:	82 83       	std	Z+2, r24	; 0x02
			//compute new checksum
			checksum += message[readed];
    1a12:	2f a1       	ldd	r18, Y+39	; 0x27
    1a14:	fe 01       	movw	r30, r28
    1a16:	e2 0f       	add	r30, r18
    1a18:	f1 1d       	adc	r31, r1
    1a1a:	8e a1       	ldd	r24, Y+38	; 0x26
    1a1c:	92 81       	ldd	r25, Z+2	; 0x02
    1a1e:	89 0f       	add	r24, r25
    1a20:	8e a3       	std	Y+38, r24	; 0x26
			readed++ ;
    1a22:	2f 5f       	subi	r18, 0xFF	; 255
    1a24:	2f a3       	std	Y+39, r18	; 0x27
			//if all character has been readed;
			if(readed >= messageLenght) state = ParsingState::CHECKSUM;
    1a26:	88 a1       	ldd	r24, Y+32	; 0x20
    1a28:	28 17       	cp	r18, r24
    1a2a:	c8 f0       	brcs	.+50     	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
    1a2c:	7d a2       	std	Y+37, r7	; 0x25
    1a2e:	6c a2       	std	Y+36, r6	; 0x24
    1a30:	16 c0       	rjmp	.+44     	; 0x1a5e <_ZN6Parser5parseEv+0x15a>
		break;
		//check check sum
		case ParsingState::CHECKSUM:
		
			//next state doesn't depends on  whether checksum agrees or not
			state = ParsingState::SEARCH;
    1a32:	dd a2       	std	Y+37, r13	; 0x25
    1a34:	cc a2       	std	Y+36, r12	; 0x24
			//check whether is right check sum present
			if (checksum == stream->read())
    1a36:	0e a1       	ldd	r16, Y+38	; 0x26
    1a38:	10 e0       	ldi	r17, 0x00	; 0
    1a3a:	a8 81       	ld	r26, Y
    1a3c:	b9 81       	ldd	r27, Y+1	; 0x01
    1a3e:	ed 91       	ld	r30, X+
    1a40:	fc 91       	ld	r31, X
    1a42:	11 97       	sbiw	r26, 0x01	; 1
    1a44:	06 80       	ldd	r0, Z+6	; 0x06
    1a46:	f7 81       	ldd	r31, Z+7	; 0x07
    1a48:	e0 2d       	mov	r30, r0
    1a4a:	cd 01       	movw	r24, r26
    1a4c:	19 95       	eicall
    1a4e:	08 17       	cp	r16, r24
    1a50:	19 07       	cpc	r17, r25
    1a52:	21 f4       	brne	.+8      	; 0x1a5c <_ZN6Parser5parseEv+0x158>
			{
				//if checksum is right stop parsing and return true
				this->newMessageFlag = true;
    1a54:	81 e0       	ldi	r24, 0x01	; 1
    1a56:	8a a3       	std	Y+34, r24	; 0x22
				//reset index to message
				messageIndex = 0;
    1a58:	19 a2       	std	Y+33, r1	; 0x21
    1a5a:	11 c0       	rjmp	.+34     	; 0x1a7e <_ZN6Parser5parseEv+0x17a>
				return true;
				
			}
			else
			{
				wrongDataFlag = true;
    1a5c:	fb a2       	std	Y+35, r15	; 0x23
	//parse new chars until there is something to parse

	//On arduino it reads until there is something availible at the serialStream 
	//on PC it reads until time out hits and exception is thrown
	#ifndef PC_APP
	while(stream->available() > 0)
    1a5e:	e8 81       	ld	r30, Y
    1a60:	f9 81       	ldd	r31, Y+1	; 0x01
    1a62:	a0 81       	ld	r26, Z
    1a64:	b1 81       	ldd	r27, Z+1	; 0x01
    1a66:	14 96       	adiw	r26, 0x04	; 4
    1a68:	2d 91       	ld	r18, X+
    1a6a:	3c 91       	ld	r19, X
    1a6c:	15 97       	sbiw	r26, 0x05	; 5
    1a6e:	cf 01       	movw	r24, r30
    1a70:	f9 01       	movw	r30, r18
    1a72:	19 95       	eicall
    1a74:	18 16       	cp	r1, r24
    1a76:	19 06       	cpc	r1, r25
    1a78:	0c f4       	brge	.+2      	; 0x1a7c <_ZN6Parser5parseEv+0x178>
    1a7a:	66 cf       	rjmp	.-308    	; 0x1948 <_ZN6Parser5parseEv+0x44>
    1a7c:	80 e0       	ldi	r24, 0x00	; 0
	}
		catch(timeout_exception e)
		{}
	#endif
	return false;
}
    1a7e:	df 91       	pop	r29
    1a80:	cf 91       	pop	r28
    1a82:	1f 91       	pop	r17
    1a84:	0f 91       	pop	r16
    1a86:	ff 90       	pop	r15
    1a88:	df 90       	pop	r13
    1a8a:	cf 90       	pop	r12
    1a8c:	bf 90       	pop	r11
    1a8e:	af 90       	pop	r10
    1a90:	9f 90       	pop	r9
    1a92:	8f 90       	pop	r8
    1a94:	7f 90       	pop	r7
    1a96:	6f 90       	pop	r6
    1a98:	5f 90       	pop	r5
    1a9a:	4f 90       	pop	r4
    1a9c:	08 95       	ret

00001a9e <_Z11serialEventv>:
    !defined(SIG_UART0_RECV) && !defined(USART0_RX_vect) && \
	!defined(SIG_UART_RECV)
  #error "Don't know what the Data Received vector is called for the first UART"
#else
  void serialEvent() __attribute__((weak));
  void serialEvent() {}
    1a9e:	08 95       	ret

00001aa0 <__vector_25>:
  #define serialEvent_implemented
#if defined(USART_RX_vect)
  SIGNAL(USART_RX_vect)
#elif defined(SIG_USART0_RECV)
  SIGNAL(SIG_USART0_RECV)
    1aa0:	1f 92       	push	r1
    1aa2:	0f 92       	push	r0
    1aa4:	0f b6       	in	r0, 0x3f	; 63
    1aa6:	0f 92       	push	r0
    1aa8:	0b b6       	in	r0, 0x3b	; 59
    1aaa:	0f 92       	push	r0
    1aac:	11 24       	eor	r1, r1
    1aae:	2f 93       	push	r18
    1ab0:	3f 93       	push	r19
    1ab2:	4f 93       	push	r20
    1ab4:	8f 93       	push	r24
    1ab6:	9f 93       	push	r25
    1ab8:	ef 93       	push	r30
    1aba:	ff 93       	push	r31
#elif defined(SIG_UART_RECV)
  SIGNAL(SIG_UART_RECV)
#endif
  {
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
    1abc:	80 91 c0 00 	lds	r24, 0x00C0
    1ac0:	82 fd       	sbrc	r24, 2
    1ac2:	1d c0       	rjmp	.+58     	; 0x1afe <__vector_25+0x5e>
      unsigned char c = UDR0;
    1ac4:	40 91 c6 00 	lds	r20, 0x00C6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1ac8:	20 91 24 04 	lds	r18, 0x0424
    1acc:	30 91 25 04 	lds	r19, 0x0425

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1ad0:	2f 5f       	subi	r18, 0xFF	; 255
    1ad2:	3f 4f       	sbci	r19, 0xFF	; 255
    1ad4:	2f 73       	andi	r18, 0x3F	; 63
    1ad6:	30 70       	andi	r19, 0x00	; 0
    1ad8:	80 91 26 04 	lds	r24, 0x0426
    1adc:	90 91 27 04 	lds	r25, 0x0427
    1ae0:	28 17       	cp	r18, r24
    1ae2:	39 07       	cpc	r19, r25
    1ae4:	71 f0       	breq	.+28     	; 0x1b02 <__vector_25+0x62>
    buffer->buffer[buffer->head] = c;
    1ae6:	e0 91 24 04 	lds	r30, 0x0424
    1aea:	f0 91 25 04 	lds	r31, 0x0425
    1aee:	ec 51       	subi	r30, 0x1C	; 28
    1af0:	fc 4f       	sbci	r31, 0xFC	; 252
    1af2:	40 83       	st	Z, r20
    buffer->head = i;
    1af4:	30 93 25 04 	sts	0x0425, r19
    1af8:	20 93 24 04 	sts	0x0424, r18
    1afc:	02 c0       	rjmp	.+4      	; 0x1b02 <__vector_25+0x62>
  #if defined(UDR0)
    if (bit_is_clear(UCSR0A, UPE0)) {
      unsigned char c = UDR0;
      store_char(c, &rx_buffer);
    } else {
      unsigned char c = UDR0;
    1afe:	80 91 c6 00 	lds	r24, 0x00C6
      unsigned char c = UDR;
    };
  #else
    #error UDR not defined
  #endif
  }
    1b02:	ff 91       	pop	r31
    1b04:	ef 91       	pop	r30
    1b06:	9f 91       	pop	r25
    1b08:	8f 91       	pop	r24
    1b0a:	4f 91       	pop	r20
    1b0c:	3f 91       	pop	r19
    1b0e:	2f 91       	pop	r18
    1b10:	0f 90       	pop	r0
    1b12:	0b be       	out	0x3b, r0	; 59
    1b14:	0f 90       	pop	r0
    1b16:	0f be       	out	0x3f, r0	; 63
    1b18:	0f 90       	pop	r0
    1b1a:	1f 90       	pop	r1
    1b1c:	18 95       	reti

00001b1e <_Z12serialEvent1v>:
#endif
#endif

#if defined(USART1_RX_vect)
  void serialEvent1() __attribute__((weak));
  void serialEvent1() {}
    1b1e:	08 95       	ret

00001b20 <__vector_36>:
  #define serialEvent1_implemented
  SIGNAL(USART1_RX_vect)
    1b20:	1f 92       	push	r1
    1b22:	0f 92       	push	r0
    1b24:	0f b6       	in	r0, 0x3f	; 63
    1b26:	0f 92       	push	r0
    1b28:	0b b6       	in	r0, 0x3b	; 59
    1b2a:	0f 92       	push	r0
    1b2c:	11 24       	eor	r1, r1
    1b2e:	2f 93       	push	r18
    1b30:	3f 93       	push	r19
    1b32:	4f 93       	push	r20
    1b34:	8f 93       	push	r24
    1b36:	9f 93       	push	r25
    1b38:	ef 93       	push	r30
    1b3a:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
    1b3c:	80 91 c8 00 	lds	r24, 0x00C8
    1b40:	82 fd       	sbrc	r24, 2
    1b42:	1d c0       	rjmp	.+58     	; 0x1b7e <__vector_36+0x5e>
      unsigned char c = UDR1;
    1b44:	40 91 ce 00 	lds	r20, 0x00CE
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1b48:	20 91 ac 04 	lds	r18, 0x04AC
    1b4c:	30 91 ad 04 	lds	r19, 0x04AD

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1b50:	2f 5f       	subi	r18, 0xFF	; 255
    1b52:	3f 4f       	sbci	r19, 0xFF	; 255
    1b54:	2f 73       	andi	r18, 0x3F	; 63
    1b56:	30 70       	andi	r19, 0x00	; 0
    1b58:	80 91 ae 04 	lds	r24, 0x04AE
    1b5c:	90 91 af 04 	lds	r25, 0x04AF
    1b60:	28 17       	cp	r18, r24
    1b62:	39 07       	cpc	r19, r25
    1b64:	71 f0       	breq	.+28     	; 0x1b82 <__vector_36+0x62>
    buffer->buffer[buffer->head] = c;
    1b66:	e0 91 ac 04 	lds	r30, 0x04AC
    1b6a:	f0 91 ad 04 	lds	r31, 0x04AD
    1b6e:	e4 59       	subi	r30, 0x94	; 148
    1b70:	fb 4f       	sbci	r31, 0xFB	; 251
    1b72:	40 83       	st	Z, r20
    buffer->head = i;
    1b74:	30 93 ad 04 	sts	0x04AD, r19
    1b78:	20 93 ac 04 	sts	0x04AC, r18
    1b7c:	02 c0       	rjmp	.+4      	; 0x1b82 <__vector_36+0x62>
  {
    if (bit_is_clear(UCSR1A, UPE1)) {
      unsigned char c = UDR1;
      store_char(c, &rx_buffer1);
    } else {
      unsigned char c = UDR1;
    1b7e:	80 91 ce 00 	lds	r24, 0x00CE
    };
  }
    1b82:	ff 91       	pop	r31
    1b84:	ef 91       	pop	r30
    1b86:	9f 91       	pop	r25
    1b88:	8f 91       	pop	r24
    1b8a:	4f 91       	pop	r20
    1b8c:	3f 91       	pop	r19
    1b8e:	2f 91       	pop	r18
    1b90:	0f 90       	pop	r0
    1b92:	0b be       	out	0x3b, r0	; 59
    1b94:	0f 90       	pop	r0
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	0f 90       	pop	r0
    1b9a:	1f 90       	pop	r1
    1b9c:	18 95       	reti

00001b9e <_Z12serialEvent2v>:
  #error SIG_USART1_RECV
#endif

#if defined(USART2_RX_vect) && defined(UDR2)
  void serialEvent2() __attribute__((weak));
  void serialEvent2() {}
    1b9e:	08 95       	ret

00001ba0 <__vector_51>:
  #define serialEvent2_implemented
  SIGNAL(USART2_RX_vect)
    1ba0:	1f 92       	push	r1
    1ba2:	0f 92       	push	r0
    1ba4:	0f b6       	in	r0, 0x3f	; 63
    1ba6:	0f 92       	push	r0
    1ba8:	0b b6       	in	r0, 0x3b	; 59
    1baa:	0f 92       	push	r0
    1bac:	11 24       	eor	r1, r1
    1bae:	2f 93       	push	r18
    1bb0:	3f 93       	push	r19
    1bb2:	4f 93       	push	r20
    1bb4:	8f 93       	push	r24
    1bb6:	9f 93       	push	r25
    1bb8:	ef 93       	push	r30
    1bba:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
    1bbc:	80 91 d0 00 	lds	r24, 0x00D0
    1bc0:	82 fd       	sbrc	r24, 2
    1bc2:	1d c0       	rjmp	.+58     	; 0x1bfe <__vector_51+0x5e>
      unsigned char c = UDR2;
    1bc4:	40 91 d6 00 	lds	r20, 0x00D6
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1bc8:	20 91 34 05 	lds	r18, 0x0534
    1bcc:	30 91 35 05 	lds	r19, 0x0535

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1bd0:	2f 5f       	subi	r18, 0xFF	; 255
    1bd2:	3f 4f       	sbci	r19, 0xFF	; 255
    1bd4:	2f 73       	andi	r18, 0x3F	; 63
    1bd6:	30 70       	andi	r19, 0x00	; 0
    1bd8:	80 91 36 05 	lds	r24, 0x0536
    1bdc:	90 91 37 05 	lds	r25, 0x0537
    1be0:	28 17       	cp	r18, r24
    1be2:	39 07       	cpc	r19, r25
    1be4:	71 f0       	breq	.+28     	; 0x1c02 <__vector_51+0x62>
    buffer->buffer[buffer->head] = c;
    1be6:	e0 91 34 05 	lds	r30, 0x0534
    1bea:	f0 91 35 05 	lds	r31, 0x0535
    1bee:	ec 50       	subi	r30, 0x0C	; 12
    1bf0:	fb 4f       	sbci	r31, 0xFB	; 251
    1bf2:	40 83       	st	Z, r20
    buffer->head = i;
    1bf4:	30 93 35 05 	sts	0x0535, r19
    1bf8:	20 93 34 05 	sts	0x0534, r18
    1bfc:	02 c0       	rjmp	.+4      	; 0x1c02 <__vector_51+0x62>
  {
    if (bit_is_clear(UCSR2A, UPE2)) {
      unsigned char c = UDR2;
      store_char(c, &rx_buffer2);
    } else {
      unsigned char c = UDR2;
    1bfe:	80 91 d6 00 	lds	r24, 0x00D6
    };
  }
    1c02:	ff 91       	pop	r31
    1c04:	ef 91       	pop	r30
    1c06:	9f 91       	pop	r25
    1c08:	8f 91       	pop	r24
    1c0a:	4f 91       	pop	r20
    1c0c:	3f 91       	pop	r19
    1c0e:	2f 91       	pop	r18
    1c10:	0f 90       	pop	r0
    1c12:	0b be       	out	0x3b, r0	; 59
    1c14:	0f 90       	pop	r0
    1c16:	0f be       	out	0x3f, r0	; 63
    1c18:	0f 90       	pop	r0
    1c1a:	1f 90       	pop	r1
    1c1c:	18 95       	reti

00001c1e <_Z12serialEvent3v>:
  #error SIG_USART2_RECV
#endif

#if defined(USART3_RX_vect) && defined(UDR3)
  void serialEvent3() __attribute__((weak));
  void serialEvent3() {}
    1c1e:	08 95       	ret

00001c20 <__vector_54>:
  #define serialEvent3_implemented
  SIGNAL(USART3_RX_vect)
    1c20:	1f 92       	push	r1
    1c22:	0f 92       	push	r0
    1c24:	0f b6       	in	r0, 0x3f	; 63
    1c26:	0f 92       	push	r0
    1c28:	0b b6       	in	r0, 0x3b	; 59
    1c2a:	0f 92       	push	r0
    1c2c:	11 24       	eor	r1, r1
    1c2e:	2f 93       	push	r18
    1c30:	3f 93       	push	r19
    1c32:	4f 93       	push	r20
    1c34:	8f 93       	push	r24
    1c36:	9f 93       	push	r25
    1c38:	ef 93       	push	r30
    1c3a:	ff 93       	push	r31
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
    1c3c:	80 91 30 01 	lds	r24, 0x0130
    1c40:	82 fd       	sbrc	r24, 2
    1c42:	1d c0       	rjmp	.+58     	; 0x1c7e <__vector_54+0x5e>
      unsigned char c = UDR3;
    1c44:	40 91 36 01 	lds	r20, 0x0136
  ring_buffer tx_buffer3  =  { { 0 }, 0, 0 };
#endif

inline void store_char(unsigned char c, ring_buffer *buffer)
{
  int i = (unsigned int)(buffer->head + 1) % SERIAL_BUFFER_SIZE;
    1c48:	20 91 bc 05 	lds	r18, 0x05BC
    1c4c:	30 91 bd 05 	lds	r19, 0x05BD

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if (i != buffer->tail) {
    1c50:	2f 5f       	subi	r18, 0xFF	; 255
    1c52:	3f 4f       	sbci	r19, 0xFF	; 255
    1c54:	2f 73       	andi	r18, 0x3F	; 63
    1c56:	30 70       	andi	r19, 0x00	; 0
    1c58:	80 91 be 05 	lds	r24, 0x05BE
    1c5c:	90 91 bf 05 	lds	r25, 0x05BF
    1c60:	28 17       	cp	r18, r24
    1c62:	39 07       	cpc	r19, r25
    1c64:	71 f0       	breq	.+28     	; 0x1c82 <__vector_54+0x62>
    buffer->buffer[buffer->head] = c;
    1c66:	e0 91 bc 05 	lds	r30, 0x05BC
    1c6a:	f0 91 bd 05 	lds	r31, 0x05BD
    1c6e:	e4 58       	subi	r30, 0x84	; 132
    1c70:	fa 4f       	sbci	r31, 0xFA	; 250
    1c72:	40 83       	st	Z, r20
    buffer->head = i;
    1c74:	30 93 bd 05 	sts	0x05BD, r19
    1c78:	20 93 bc 05 	sts	0x05BC, r18
    1c7c:	02 c0       	rjmp	.+4      	; 0x1c82 <__vector_54+0x62>
  {
    if (bit_is_clear(UCSR3A, UPE3)) {
      unsigned char c = UDR3;
      store_char(c, &rx_buffer3);
    } else {
      unsigned char c = UDR3;
    1c7e:	80 91 36 01 	lds	r24, 0x0136
    };
  }
    1c82:	ff 91       	pop	r31
    1c84:	ef 91       	pop	r30
    1c86:	9f 91       	pop	r25
    1c88:	8f 91       	pop	r24
    1c8a:	4f 91       	pop	r20
    1c8c:	3f 91       	pop	r19
    1c8e:	2f 91       	pop	r18
    1c90:	0f 90       	pop	r0
    1c92:	0b be       	out	0x3b, r0	; 59
    1c94:	0f 90       	pop	r0
    1c96:	0f be       	out	0x3f, r0	; 63
    1c98:	0f 90       	pop	r0
    1c9a:	1f 90       	pop	r1
    1c9c:	18 95       	reti

00001c9e <_Z14serialEventRunv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1c9e:	e0 91 10 06 	lds	r30, 0x0610
    1ca2:	f0 91 11 06 	lds	r31, 0x0611
    1ca6:	e0 5c       	subi	r30, 0xC0	; 192
    1ca8:	ff 4f       	sbci	r31, 0xFF	; 255
    1caa:	81 91       	ld	r24, Z+
    1cac:	91 91       	ld	r25, Z+
    1cae:	20 81       	ld	r18, Z
    1cb0:	31 81       	ldd	r19, Z+1	; 0x01
#endif

void serialEventRun(void)
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
    1cb2:	82 1b       	sub	r24, r18
    1cb4:	93 0b       	sbc	r25, r19
    1cb6:	8f 73       	andi	r24, 0x3F	; 63
    1cb8:	90 70       	andi	r25, 0x00	; 0
    1cba:	89 2b       	or	r24, r25
    1cbc:	11 f0       	breq	.+4      	; 0x1cc2 <_Z14serialEventRunv+0x24>
    1cbe:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <_Z11serialEventv>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1cc2:	e0 91 32 06 	lds	r30, 0x0632
    1cc6:	f0 91 33 06 	lds	r31, 0x0633
    1cca:	e0 5c       	subi	r30, 0xC0	; 192
    1ccc:	ff 4f       	sbci	r31, 0xFF	; 255
    1cce:	81 91       	ld	r24, Z+
    1cd0:	91 91       	ld	r25, Z+
    1cd2:	20 81       	ld	r18, Z
    1cd4:	31 81       	ldd	r19, Z+1	; 0x01
{
#ifdef serialEvent_implemented
  if (Serial.available()) serialEvent();
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
    1cd6:	82 1b       	sub	r24, r18
    1cd8:	93 0b       	sbc	r25, r19
    1cda:	8f 73       	andi	r24, 0x3F	; 63
    1cdc:	90 70       	andi	r25, 0x00	; 0
    1cde:	89 2b       	or	r24, r25
    1ce0:	11 f0       	breq	.+4      	; 0x1ce6 <_Z14serialEventRunv+0x48>
    1ce2:	0e 94 8f 0d 	call	0x1b1e	; 0x1b1e <_Z12serialEvent1v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1ce6:	e0 91 54 06 	lds	r30, 0x0654
    1cea:	f0 91 55 06 	lds	r31, 0x0655
    1cee:	e0 5c       	subi	r30, 0xC0	; 192
    1cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf2:	81 91       	ld	r24, Z+
    1cf4:	91 91       	ld	r25, Z+
    1cf6:	20 81       	ld	r18, Z
    1cf8:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent1_implemented
  if (Serial1.available()) serialEvent1();
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
    1cfa:	82 1b       	sub	r24, r18
    1cfc:	93 0b       	sbc	r25, r19
    1cfe:	8f 73       	andi	r24, 0x3F	; 63
    1d00:	90 70       	andi	r25, 0x00	; 0
    1d02:	89 2b       	or	r24, r25
    1d04:	11 f0       	breq	.+4      	; 0x1d0a <_Z14serialEventRunv+0x6c>
    1d06:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <_Z12serialEvent2v>
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    1d0a:	e0 91 76 06 	lds	r30, 0x0676
    1d0e:	f0 91 77 06 	lds	r31, 0x0677
    1d12:	e0 5c       	subi	r30, 0xC0	; 192
    1d14:	ff 4f       	sbci	r31, 0xFF	; 255
    1d16:	81 91       	ld	r24, Z+
    1d18:	91 91       	ld	r25, Z+
    1d1a:	20 81       	ld	r18, Z
    1d1c:	31 81       	ldd	r19, Z+1	; 0x01
#endif
#ifdef serialEvent2_implemented
  if (Serial2.available()) serialEvent2();
#endif
#ifdef serialEvent3_implemented
  if (Serial3.available()) serialEvent3();
    1d1e:	82 1b       	sub	r24, r18
    1d20:	93 0b       	sbc	r25, r19
    1d22:	8f 73       	andi	r24, 0x3F	; 63
    1d24:	90 70       	andi	r25, 0x00	; 0
    1d26:	89 2b       	or	r24, r25
    1d28:	11 f0       	breq	.+4      	; 0x1d2e <_Z14serialEventRunv+0x90>
    1d2a:	0e 94 0f 0e 	call	0x1c1e	; 0x1c1e <_Z12serialEvent3v>
    1d2e:	08 95       	ret

00001d30 <__vector_26>:
#if defined(UART0_UDRE_vect)
ISR(UART0_UDRE_vect)
#elif defined(UART_UDRE_vect)
ISR(UART_UDRE_vect)
#elif defined(USART0_UDRE_vect)
ISR(USART0_UDRE_vect)
    1d30:	1f 92       	push	r1
    1d32:	0f 92       	push	r0
    1d34:	0f b6       	in	r0, 0x3f	; 63
    1d36:	0f 92       	push	r0
    1d38:	0b b6       	in	r0, 0x3b	; 59
    1d3a:	0f 92       	push	r0
    1d3c:	11 24       	eor	r1, r1
    1d3e:	2f 93       	push	r18
    1d40:	3f 93       	push	r19
    1d42:	8f 93       	push	r24
    1d44:	9f 93       	push	r25
    1d46:	ef 93       	push	r30
    1d48:	ff 93       	push	r31
#elif defined(USART_UDRE_vect)
ISR(USART_UDRE_vect)
#endif
{
  if (tx_buffer.head == tx_buffer.tail) {
    1d4a:	20 91 68 04 	lds	r18, 0x0468
    1d4e:	30 91 69 04 	lds	r19, 0x0469
    1d52:	80 91 6a 04 	lds	r24, 0x046A
    1d56:	90 91 6b 04 	lds	r25, 0x046B
    1d5a:	28 17       	cp	r18, r24
    1d5c:	39 07       	cpc	r19, r25
    1d5e:	31 f4       	brne	.+12     	; 0x1d6c <__vector_26+0x3c>
	// Buffer empty, so disable interrupts
#if defined(UCSR0B)
    cbi(UCSR0B, UDRIE0);
    1d60:	80 91 c1 00 	lds	r24, 0x00C1
    1d64:	8f 7d       	andi	r24, 0xDF	; 223
    1d66:	80 93 c1 00 	sts	0x00C1, r24
    1d6a:	14 c0       	rjmp	.+40     	; 0x1d94 <__vector_26+0x64>
    cbi(UCSRB, UDRIE);
#endif
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer.buffer[tx_buffer.tail];
    1d6c:	e0 91 6a 04 	lds	r30, 0x046A
    1d70:	f0 91 6b 04 	lds	r31, 0x046B
    1d74:	e8 5d       	subi	r30, 0xD8	; 216
    1d76:	fb 4f       	sbci	r31, 0xFB	; 251
    1d78:	20 81       	ld	r18, Z
    tx_buffer.tail = (tx_buffer.tail + 1) % SERIAL_BUFFER_SIZE;
    1d7a:	80 91 6a 04 	lds	r24, 0x046A
    1d7e:	90 91 6b 04 	lds	r25, 0x046B
    1d82:	01 96       	adiw	r24, 0x01	; 1
    1d84:	8f 73       	andi	r24, 0x3F	; 63
    1d86:	90 70       	andi	r25, 0x00	; 0
    1d88:	90 93 6b 04 	sts	0x046B, r25
    1d8c:	80 93 6a 04 	sts	0x046A, r24
	
  #if defined(UDR0)
    UDR0 = c;
    1d90:	20 93 c6 00 	sts	0x00C6, r18
    UDR = c;
  #else
    #error UDR not defined
  #endif
  }
}
    1d94:	ff 91       	pop	r31
    1d96:	ef 91       	pop	r30
    1d98:	9f 91       	pop	r25
    1d9a:	8f 91       	pop	r24
    1d9c:	3f 91       	pop	r19
    1d9e:	2f 91       	pop	r18
    1da0:	0f 90       	pop	r0
    1da2:	0b be       	out	0x3b, r0	; 59
    1da4:	0f 90       	pop	r0
    1da6:	0f be       	out	0x3f, r0	; 63
    1da8:	0f 90       	pop	r0
    1daa:	1f 90       	pop	r1
    1dac:	18 95       	reti

00001dae <__vector_37>:
#endif
#endif

#ifdef USART1_UDRE_vect
ISR(USART1_UDRE_vect)
    1dae:	1f 92       	push	r1
    1db0:	0f 92       	push	r0
    1db2:	0f b6       	in	r0, 0x3f	; 63
    1db4:	0f 92       	push	r0
    1db6:	0b b6       	in	r0, 0x3b	; 59
    1db8:	0f 92       	push	r0
    1dba:	11 24       	eor	r1, r1
    1dbc:	2f 93       	push	r18
    1dbe:	3f 93       	push	r19
    1dc0:	8f 93       	push	r24
    1dc2:	9f 93       	push	r25
    1dc4:	ef 93       	push	r30
    1dc6:	ff 93       	push	r31
{
  if (tx_buffer1.head == tx_buffer1.tail) {
    1dc8:	20 91 f0 04 	lds	r18, 0x04F0
    1dcc:	30 91 f1 04 	lds	r19, 0x04F1
    1dd0:	80 91 f2 04 	lds	r24, 0x04F2
    1dd4:	90 91 f3 04 	lds	r25, 0x04F3
    1dd8:	28 17       	cp	r18, r24
    1dda:	39 07       	cpc	r19, r25
    1ddc:	31 f4       	brne	.+12     	; 0x1dea <__vector_37+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR1B, UDRIE1);
    1dde:	80 91 c9 00 	lds	r24, 0x00C9
    1de2:	8f 7d       	andi	r24, 0xDF	; 223
    1de4:	80 93 c9 00 	sts	0x00C9, r24
    1de8:	14 c0       	rjmp	.+40     	; 0x1e12 <__vector_37+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer1.buffer[tx_buffer1.tail];
    1dea:	e0 91 f2 04 	lds	r30, 0x04F2
    1dee:	f0 91 f3 04 	lds	r31, 0x04F3
    1df2:	e0 55       	subi	r30, 0x50	; 80
    1df4:	fb 4f       	sbci	r31, 0xFB	; 251
    1df6:	20 81       	ld	r18, Z
    tx_buffer1.tail = (tx_buffer1.tail + 1) % SERIAL_BUFFER_SIZE;
    1df8:	80 91 f2 04 	lds	r24, 0x04F2
    1dfc:	90 91 f3 04 	lds	r25, 0x04F3
    1e00:	01 96       	adiw	r24, 0x01	; 1
    1e02:	8f 73       	andi	r24, 0x3F	; 63
    1e04:	90 70       	andi	r25, 0x00	; 0
    1e06:	90 93 f3 04 	sts	0x04F3, r25
    1e0a:	80 93 f2 04 	sts	0x04F2, r24
	
    UDR1 = c;
    1e0e:	20 93 ce 00 	sts	0x00CE, r18
  }
}
    1e12:	ff 91       	pop	r31
    1e14:	ef 91       	pop	r30
    1e16:	9f 91       	pop	r25
    1e18:	8f 91       	pop	r24
    1e1a:	3f 91       	pop	r19
    1e1c:	2f 91       	pop	r18
    1e1e:	0f 90       	pop	r0
    1e20:	0b be       	out	0x3b, r0	; 59
    1e22:	0f 90       	pop	r0
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	0f 90       	pop	r0
    1e28:	1f 90       	pop	r1
    1e2a:	18 95       	reti

00001e2c <__vector_52>:
#endif

#ifdef USART2_UDRE_vect
ISR(USART2_UDRE_vect)
    1e2c:	1f 92       	push	r1
    1e2e:	0f 92       	push	r0
    1e30:	0f b6       	in	r0, 0x3f	; 63
    1e32:	0f 92       	push	r0
    1e34:	0b b6       	in	r0, 0x3b	; 59
    1e36:	0f 92       	push	r0
    1e38:	11 24       	eor	r1, r1
    1e3a:	2f 93       	push	r18
    1e3c:	3f 93       	push	r19
    1e3e:	8f 93       	push	r24
    1e40:	9f 93       	push	r25
    1e42:	ef 93       	push	r30
    1e44:	ff 93       	push	r31
{
  if (tx_buffer2.head == tx_buffer2.tail) {
    1e46:	20 91 78 05 	lds	r18, 0x0578
    1e4a:	30 91 79 05 	lds	r19, 0x0579
    1e4e:	80 91 7a 05 	lds	r24, 0x057A
    1e52:	90 91 7b 05 	lds	r25, 0x057B
    1e56:	28 17       	cp	r18, r24
    1e58:	39 07       	cpc	r19, r25
    1e5a:	31 f4       	brne	.+12     	; 0x1e68 <__vector_52+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR2B, UDRIE2);
    1e5c:	80 91 d1 00 	lds	r24, 0x00D1
    1e60:	8f 7d       	andi	r24, 0xDF	; 223
    1e62:	80 93 d1 00 	sts	0x00D1, r24
    1e66:	14 c0       	rjmp	.+40     	; 0x1e90 <__vector_52+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer2.buffer[tx_buffer2.tail];
    1e68:	e0 91 7a 05 	lds	r30, 0x057A
    1e6c:	f0 91 7b 05 	lds	r31, 0x057B
    1e70:	e8 5c       	subi	r30, 0xC8	; 200
    1e72:	fa 4f       	sbci	r31, 0xFA	; 250
    1e74:	20 81       	ld	r18, Z
    tx_buffer2.tail = (tx_buffer2.tail + 1) % SERIAL_BUFFER_SIZE;
    1e76:	80 91 7a 05 	lds	r24, 0x057A
    1e7a:	90 91 7b 05 	lds	r25, 0x057B
    1e7e:	01 96       	adiw	r24, 0x01	; 1
    1e80:	8f 73       	andi	r24, 0x3F	; 63
    1e82:	90 70       	andi	r25, 0x00	; 0
    1e84:	90 93 7b 05 	sts	0x057B, r25
    1e88:	80 93 7a 05 	sts	0x057A, r24
	
    UDR2 = c;
    1e8c:	20 93 d6 00 	sts	0x00D6, r18
  }
}
    1e90:	ff 91       	pop	r31
    1e92:	ef 91       	pop	r30
    1e94:	9f 91       	pop	r25
    1e96:	8f 91       	pop	r24
    1e98:	3f 91       	pop	r19
    1e9a:	2f 91       	pop	r18
    1e9c:	0f 90       	pop	r0
    1e9e:	0b be       	out	0x3b, r0	; 59
    1ea0:	0f 90       	pop	r0
    1ea2:	0f be       	out	0x3f, r0	; 63
    1ea4:	0f 90       	pop	r0
    1ea6:	1f 90       	pop	r1
    1ea8:	18 95       	reti

00001eaa <__vector_55>:
#endif

#ifdef USART3_UDRE_vect
ISR(USART3_UDRE_vect)
    1eaa:	1f 92       	push	r1
    1eac:	0f 92       	push	r0
    1eae:	0f b6       	in	r0, 0x3f	; 63
    1eb0:	0f 92       	push	r0
    1eb2:	0b b6       	in	r0, 0x3b	; 59
    1eb4:	0f 92       	push	r0
    1eb6:	11 24       	eor	r1, r1
    1eb8:	2f 93       	push	r18
    1eba:	3f 93       	push	r19
    1ebc:	8f 93       	push	r24
    1ebe:	9f 93       	push	r25
    1ec0:	ef 93       	push	r30
    1ec2:	ff 93       	push	r31
{
  if (tx_buffer3.head == tx_buffer3.tail) {
    1ec4:	20 91 00 06 	lds	r18, 0x0600
    1ec8:	30 91 01 06 	lds	r19, 0x0601
    1ecc:	80 91 02 06 	lds	r24, 0x0602
    1ed0:	90 91 03 06 	lds	r25, 0x0603
    1ed4:	28 17       	cp	r18, r24
    1ed6:	39 07       	cpc	r19, r25
    1ed8:	31 f4       	brne	.+12     	; 0x1ee6 <__vector_55+0x3c>
	// Buffer empty, so disable interrupts
    cbi(UCSR3B, UDRIE3);
    1eda:	80 91 31 01 	lds	r24, 0x0131
    1ede:	8f 7d       	andi	r24, 0xDF	; 223
    1ee0:	80 93 31 01 	sts	0x0131, r24
    1ee4:	14 c0       	rjmp	.+40     	; 0x1f0e <__vector_55+0x64>
  }
  else {
    // There is more data in the output buffer. Send the next byte
    unsigned char c = tx_buffer3.buffer[tx_buffer3.tail];
    1ee6:	e0 91 02 06 	lds	r30, 0x0602
    1eea:	f0 91 03 06 	lds	r31, 0x0603
    1eee:	e0 54       	subi	r30, 0x40	; 64
    1ef0:	fa 4f       	sbci	r31, 0xFA	; 250
    1ef2:	20 81       	ld	r18, Z
    tx_buffer3.tail = (tx_buffer3.tail + 1) % SERIAL_BUFFER_SIZE;
    1ef4:	80 91 02 06 	lds	r24, 0x0602
    1ef8:	90 91 03 06 	lds	r25, 0x0603
    1efc:	01 96       	adiw	r24, 0x01	; 1
    1efe:	8f 73       	andi	r24, 0x3F	; 63
    1f00:	90 70       	andi	r25, 0x00	; 0
    1f02:	90 93 03 06 	sts	0x0603, r25
    1f06:	80 93 02 06 	sts	0x0602, r24
	
    UDR3 = c;
    1f0a:	20 93 36 01 	sts	0x0136, r18
  }
}
    1f0e:	ff 91       	pop	r31
    1f10:	ef 91       	pop	r30
    1f12:	9f 91       	pop	r25
    1f14:	8f 91       	pop	r24
    1f16:	3f 91       	pop	r19
    1f18:	2f 91       	pop	r18
    1f1a:	0f 90       	pop	r0
    1f1c:	0b be       	out	0x3b, r0	; 59
    1f1e:	0f 90       	pop	r0
    1f20:	0f be       	out	0x3f, r0	; 63
    1f22:	0f 90       	pop	r0
    1f24:	1f 90       	pop	r1
    1f26:	18 95       	reti

00001f28 <_ZN14HardwareSerial5beginEm>:
  _u2x = u2x;
}

// Public Methods //////////////////////////////////////////////////////////////

void HardwareSerial::begin(unsigned long baud)
    1f28:	af 92       	push	r10
    1f2a:	bf 92       	push	r11
    1f2c:	df 92       	push	r13
    1f2e:	ef 92       	push	r14
    1f30:	ff 92       	push	r15
    1f32:	0f 93       	push	r16
    1f34:	1f 93       	push	r17
    1f36:	cf 93       	push	r28
    1f38:	df 93       	push	r29
    1f3a:	ec 01       	movw	r28, r24
    1f3c:	7a 01       	movw	r14, r20
    1f3e:	8b 01       	movw	r16, r22
    1f40:	dd 24       	eor	r13, r13
    1f42:	40 30       	cpi	r20, 0x00	; 0
    1f44:	81 ee       	ldi	r24, 0xE1	; 225
    1f46:	58 07       	cpc	r21, r24
    1f48:	80 e0       	ldi	r24, 0x00	; 0
    1f4a:	68 07       	cpc	r22, r24
    1f4c:	80 e0       	ldi	r24, 0x00	; 0
    1f4e:	78 07       	cpc	r23, r24
    1f50:	11 f0       	breq	.+4      	; 0x1f56 <_ZN14HardwareSerial5beginEm+0x2e>
    1f52:	dd 24       	eor	r13, r13
    1f54:	d3 94       	inc	r13
#endif

try_again:
  
  if (use_u2x) {
    *_ucsra = 1 << _u2x;
    1f56:	91 e0       	ldi	r25, 0x01	; 1
    1f58:	a9 2e       	mov	r10, r25
    1f5a:	b1 2c       	mov	r11, r1
    1f5c:	ec 89       	ldd	r30, Y+20	; 0x14
    1f5e:	fd 89       	ldd	r31, Y+21	; 0x15
  }
#endif

try_again:
  
  if (use_u2x) {
    1f60:	dd 20       	and	r13, r13
    1f62:	69 f0       	breq	.+26     	; 0x1f7e <_ZN14HardwareSerial5beginEm+0x56>
    *_ucsra = 1 << _u2x;
    1f64:	c5 01       	movw	r24, r10
    1f66:	08 a0       	ldd	r0, Y+32	; 0x20
    1f68:	02 c0       	rjmp	.+4      	; 0x1f6e <_ZN14HardwareSerial5beginEm+0x46>
    1f6a:	88 0f       	add	r24, r24
    1f6c:	99 1f       	adc	r25, r25
    1f6e:	0a 94       	dec	r0
    1f70:	e2 f7       	brpl	.-8      	; 0x1f6a <_ZN14HardwareSerial5beginEm+0x42>
    1f72:	80 83       	st	Z, r24
    baud_setting = (F_CPU / 4 / baud - 1) / 2;
    1f74:	60 e0       	ldi	r22, 0x00	; 0
    1f76:	79 e0       	ldi	r23, 0x09	; 9
    1f78:	8d e3       	ldi	r24, 0x3D	; 61
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	05 c0       	rjmp	.+10     	; 0x1f88 <_ZN14HardwareSerial5beginEm+0x60>
  } else {
    *_ucsra = 0;
    1f7e:	10 82       	st	Z, r1
    baud_setting = (F_CPU / 8 / baud - 1) / 2;
    1f80:	60 e8       	ldi	r22, 0x80	; 128
    1f82:	74 e8       	ldi	r23, 0x84	; 132
    1f84:	8e e1       	ldi	r24, 0x1E	; 30
    1f86:	90 e0       	ldi	r25, 0x00	; 0
    1f88:	a8 01       	movw	r20, r16
    1f8a:	97 01       	movw	r18, r14
    1f8c:	0e 94 00 18 	call	0x3000	; 0x3000 <__udivmodsi4>
    1f90:	21 50       	subi	r18, 0x01	; 1
    1f92:	30 40       	sbci	r19, 0x00	; 0
    1f94:	40 40       	sbci	r20, 0x00	; 0
    1f96:	50 40       	sbci	r21, 0x00	; 0
    1f98:	56 95       	lsr	r21
    1f9a:	47 95       	ror	r20
    1f9c:	37 95       	ror	r19
    1f9e:	27 95       	ror	r18
  }
  
  if ((baud_setting > 4095) && use_u2x)
    1fa0:	80 e1       	ldi	r24, 0x10	; 16
    1fa2:	20 30       	cpi	r18, 0x00	; 0
    1fa4:	38 07       	cpc	r19, r24
    1fa6:	20 f0       	brcs	.+8      	; 0x1fb0 <_ZN14HardwareSerial5beginEm+0x88>
    1fa8:	dd 20       	and	r13, r13
    1faa:	11 f0       	breq	.+4      	; 0x1fb0 <_ZN14HardwareSerial5beginEm+0x88>
    1fac:	dd 24       	eor	r13, r13
    1fae:	d6 cf       	rjmp	.-84     	; 0x1f5c <_ZN14HardwareSerial5beginEm+0x34>
    use_u2x = false;
    goto try_again;
  }

  // assign the baud_setting, a.k.a. ubbr (USART Baud Rate Register)
  *_ubrrh = baud_setting >> 8;
    1fb0:	e8 89       	ldd	r30, Y+16	; 0x10
    1fb2:	f9 89       	ldd	r31, Y+17	; 0x11
    1fb4:	30 83       	st	Z, r19
  *_ubrrl = baud_setting;
    1fb6:	ea 89       	ldd	r30, Y+18	; 0x12
    1fb8:	fb 89       	ldd	r31, Y+19	; 0x13
    1fba:	20 83       	st	Z, r18

  transmitting = false;
    1fbc:	19 a2       	std	Y+33, r1	; 0x21

  sbi(*_ucsrb, _rxen);
    1fbe:	ee 89       	ldd	r30, Y+22	; 0x16
    1fc0:	ff 89       	ldd	r31, Y+23	; 0x17
    1fc2:	40 81       	ld	r20, Z
    1fc4:	21 e0       	ldi	r18, 0x01	; 1
    1fc6:	30 e0       	ldi	r19, 0x00	; 0
    1fc8:	c9 01       	movw	r24, r18
    1fca:	0c 8c       	ldd	r0, Y+28	; 0x1c
    1fcc:	02 c0       	rjmp	.+4      	; 0x1fd2 <_ZN14HardwareSerial5beginEm+0xaa>
    1fce:	88 0f       	add	r24, r24
    1fd0:	99 1f       	adc	r25, r25
    1fd2:	0a 94       	dec	r0
    1fd4:	e2 f7       	brpl	.-8      	; 0x1fce <_ZN14HardwareSerial5beginEm+0xa6>
    1fd6:	48 2b       	or	r20, r24
    1fd8:	40 83       	st	Z, r20
  sbi(*_ucsrb, _txen);
    1fda:	ee 89       	ldd	r30, Y+22	; 0x16
    1fdc:	ff 89       	ldd	r31, Y+23	; 0x17
    1fde:	40 81       	ld	r20, Z
    1fe0:	c9 01       	movw	r24, r18
    1fe2:	0d 8c       	ldd	r0, Y+29	; 0x1d
    1fe4:	02 c0       	rjmp	.+4      	; 0x1fea <_ZN14HardwareSerial5beginEm+0xc2>
    1fe6:	88 0f       	add	r24, r24
    1fe8:	99 1f       	adc	r25, r25
    1fea:	0a 94       	dec	r0
    1fec:	e2 f7       	brpl	.-8      	; 0x1fe6 <_ZN14HardwareSerial5beginEm+0xbe>
    1fee:	48 2b       	or	r20, r24
    1ff0:	40 83       	st	Z, r20
  sbi(*_ucsrb, _rxcie);
    1ff2:	ee 89       	ldd	r30, Y+22	; 0x16
    1ff4:	ff 89       	ldd	r31, Y+23	; 0x17
    1ff6:	40 81       	ld	r20, Z
    1ff8:	c9 01       	movw	r24, r18
    1ffa:	0e 8c       	ldd	r0, Y+30	; 0x1e
    1ffc:	02 c0       	rjmp	.+4      	; 0x2002 <_ZN14HardwareSerial5beginEm+0xda>
    1ffe:	88 0f       	add	r24, r24
    2000:	99 1f       	adc	r25, r25
    2002:	0a 94       	dec	r0
    2004:	e2 f7       	brpl	.-8      	; 0x1ffe <_ZN14HardwareSerial5beginEm+0xd6>
    2006:	48 2b       	or	r20, r24
    2008:	40 83       	st	Z, r20
  cbi(*_ucsrb, _udrie);
    200a:	ee 89       	ldd	r30, Y+22	; 0x16
    200c:	ff 89       	ldd	r31, Y+23	; 0x17
    200e:	80 81       	ld	r24, Z
    2010:	0f 8c       	ldd	r0, Y+31	; 0x1f
    2012:	02 c0       	rjmp	.+4      	; 0x2018 <_ZN14HardwareSerial5beginEm+0xf0>
    2014:	22 0f       	add	r18, r18
    2016:	33 1f       	adc	r19, r19
    2018:	0a 94       	dec	r0
    201a:	e2 f7       	brpl	.-8      	; 0x2014 <_ZN14HardwareSerial5beginEm+0xec>
    201c:	20 95       	com	r18
    201e:	28 23       	and	r18, r24
    2020:	20 83       	st	Z, r18
}
    2022:	df 91       	pop	r29
    2024:	cf 91       	pop	r28
    2026:	1f 91       	pop	r17
    2028:	0f 91       	pop	r16
    202a:	ff 90       	pop	r15
    202c:	ef 90       	pop	r14
    202e:	df 90       	pop	r13
    2030:	bf 90       	pop	r11
    2032:	af 90       	pop	r10
    2034:	08 95       	ret

00002036 <_ZN14HardwareSerial9availableEv>:
  _rx_buffer->head = _rx_buffer->tail;
}

int HardwareSerial::available(void)
{
  return (unsigned int)(SERIAL_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % SERIAL_BUFFER_SIZE;
    2036:	dc 01       	movw	r26, r24
    2038:	1c 96       	adiw	r26, 0x0c	; 12
    203a:	ed 91       	ld	r30, X+
    203c:	fc 91       	ld	r31, X
    203e:	1d 97       	sbiw	r26, 0x0d	; 13
    2040:	e0 5c       	subi	r30, 0xC0	; 192
    2042:	ff 4f       	sbci	r31, 0xFF	; 255
    2044:	21 91       	ld	r18, Z+
    2046:	31 91       	ld	r19, Z+
    2048:	80 81       	ld	r24, Z
    204a:	91 81       	ldd	r25, Z+1	; 0x01
    204c:	28 1b       	sub	r18, r24
    204e:	39 0b       	sbc	r19, r25
    2050:	2f 73       	andi	r18, 0x3F	; 63
    2052:	30 70       	andi	r19, 0x00	; 0
}
    2054:	c9 01       	movw	r24, r18
    2056:	08 95       	ret

00002058 <_ZN14HardwareSerial4peekEv>:

int HardwareSerial::peek(void)
{
  if (_rx_buffer->head == _rx_buffer->tail) {
    2058:	dc 01       	movw	r26, r24
    205a:	1c 96       	adiw	r26, 0x0c	; 12
    205c:	ed 91       	ld	r30, X+
    205e:	fc 91       	ld	r31, X
    2060:	1d 97       	sbiw	r26, 0x0d	; 13
    2062:	e0 5c       	subi	r30, 0xC0	; 192
    2064:	ff 4f       	sbci	r31, 0xFF	; 255
    2066:	20 81       	ld	r18, Z
    2068:	31 81       	ldd	r19, Z+1	; 0x01
    206a:	e0 54       	subi	r30, 0x40	; 64
    206c:	f0 40       	sbci	r31, 0x00	; 0
    206e:	df 01       	movw	r26, r30
    2070:	ae 5b       	subi	r26, 0xBE	; 190
    2072:	bf 4f       	sbci	r27, 0xFF	; 255
    2074:	8d 91       	ld	r24, X+
    2076:	9c 91       	ld	r25, X
    2078:	11 97       	sbiw	r26, 0x01	; 1
    207a:	28 17       	cp	r18, r24
    207c:	39 07       	cpc	r19, r25
    207e:	19 f4       	brne	.+6      	; 0x2086 <_ZN14HardwareSerial4peekEv+0x2e>
    2080:	2f ef       	ldi	r18, 0xFF	; 255
    2082:	3f ef       	ldi	r19, 0xFF	; 255
    2084:	07 c0       	rjmp	.+14     	; 0x2094 <_ZN14HardwareSerial4peekEv+0x3c>
    return -1;
  } else {
    return _rx_buffer->buffer[_rx_buffer->tail];
    2086:	8d 91       	ld	r24, X+
    2088:	9c 91       	ld	r25, X
    208a:	e8 0f       	add	r30, r24
    208c:	f9 1f       	adc	r31, r25
    208e:	80 81       	ld	r24, Z
    2090:	28 2f       	mov	r18, r24
    2092:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    2094:	c9 01       	movw	r24, r18
    2096:	08 95       	ret

00002098 <_ZN14HardwareSerial4readEv>:

int HardwareSerial::read(void)
{
  // if the head isn't ahead of the tail, we don't have any characters
  if (_rx_buffer->head == _rx_buffer->tail) {
    2098:	dc 01       	movw	r26, r24
    209a:	1c 96       	adiw	r26, 0x0c	; 12
    209c:	ed 91       	ld	r30, X+
    209e:	fc 91       	ld	r31, X
    20a0:	1d 97       	sbiw	r26, 0x0d	; 13
    20a2:	e0 5c       	subi	r30, 0xC0	; 192
    20a4:	ff 4f       	sbci	r31, 0xFF	; 255
    20a6:	20 81       	ld	r18, Z
    20a8:	31 81       	ldd	r19, Z+1	; 0x01
    20aa:	e0 54       	subi	r30, 0x40	; 64
    20ac:	f0 40       	sbci	r31, 0x00	; 0
    20ae:	df 01       	movw	r26, r30
    20b0:	ae 5b       	subi	r26, 0xBE	; 190
    20b2:	bf 4f       	sbci	r27, 0xFF	; 255
    20b4:	8d 91       	ld	r24, X+
    20b6:	9c 91       	ld	r25, X
    20b8:	11 97       	sbiw	r26, 0x01	; 1
    20ba:	28 17       	cp	r18, r24
    20bc:	39 07       	cpc	r19, r25
    20be:	19 f4       	brne	.+6      	; 0x20c6 <_ZN14HardwareSerial4readEv+0x2e>
    20c0:	2f ef       	ldi	r18, 0xFF	; 255
    20c2:	3f ef       	ldi	r19, 0xFF	; 255
    20c4:	10 c0       	rjmp	.+32     	; 0x20e6 <_ZN14HardwareSerial4readEv+0x4e>
    return -1;
  } else {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
    20c6:	8d 91       	ld	r24, X+
    20c8:	9c 91       	ld	r25, X
    20ca:	11 97       	sbiw	r26, 0x01	; 1
    20cc:	e8 0f       	add	r30, r24
    20ce:	f9 1f       	adc	r31, r25
    20d0:	20 81       	ld	r18, Z
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % SERIAL_BUFFER_SIZE;
    20d2:	8d 91       	ld	r24, X+
    20d4:	9c 91       	ld	r25, X
    20d6:	11 97       	sbiw	r26, 0x01	; 1
    20d8:	01 96       	adiw	r24, 0x01	; 1
    20da:	8f 73       	andi	r24, 0x3F	; 63
    20dc:	90 70       	andi	r25, 0x00	; 0
    20de:	11 96       	adiw	r26, 0x01	; 1
    20e0:	9c 93       	st	X, r25
    20e2:	8e 93       	st	-X, r24
    return c;
    20e4:	30 e0       	ldi	r19, 0x00	; 0
  }
}
    20e6:	c9 01       	movw	r24, r18
    20e8:	08 95       	ret

000020ea <_ZN14HardwareSerial5flushEv>:

void HardwareSerial::flush()
    20ea:	dc 01       	movw	r26, r24
{
  // UDR is kept full while the buffer is not empty, so TXC triggers when EMPTY && SENT
  while (transmitting && ! (*_ucsra & _BV(TXC0)));
    20ec:	91 96       	adiw	r26, 0x21	; 33
    20ee:	8c 91       	ld	r24, X
    20f0:	91 97       	sbiw	r26, 0x21	; 33
    20f2:	88 23       	and	r24, r24
    20f4:	39 f0       	breq	.+14     	; 0x2104 <_ZN14HardwareSerial5flushEv+0x1a>
    20f6:	54 96       	adiw	r26, 0x14	; 20
    20f8:	ed 91       	ld	r30, X+
    20fa:	fc 91       	ld	r31, X
    20fc:	55 97       	sbiw	r26, 0x15	; 21
    20fe:	80 81       	ld	r24, Z
    2100:	86 ff       	sbrs	r24, 6
    2102:	f9 cf       	rjmp	.-14     	; 0x20f6 <_ZN14HardwareSerial5flushEv+0xc>
  transmitting = false;
    2104:	91 96       	adiw	r26, 0x21	; 33
    2106:	1c 92       	st	X, r1
}
    2108:	08 95       	ret

0000210a <_ZN14HardwareSerial5writeEh>:

size_t HardwareSerial::write(uint8_t c)
    210a:	cf 93       	push	r28
    210c:	df 93       	push	r29
    210e:	ec 01       	movw	r28, r24
{
  int i = (_tx_buffer->head + 1) % SERIAL_BUFFER_SIZE;
    2110:	ee 85       	ldd	r30, Y+14	; 0x0e
    2112:	ff 85       	ldd	r31, Y+15	; 0x0f
    2114:	e0 5c       	subi	r30, 0xC0	; 192
    2116:	ff 4f       	sbci	r31, 0xFF	; 255
    2118:	20 81       	ld	r18, Z
    211a:	31 81       	ldd	r19, Z+1	; 0x01
    211c:	e0 54       	subi	r30, 0x40	; 64
    211e:	f0 40       	sbci	r31, 0x00	; 0
    2120:	2f 5f       	subi	r18, 0xFF	; 255
    2122:	3f 4f       	sbci	r19, 0xFF	; 255
    2124:	2f 73       	andi	r18, 0x3F	; 63
    2126:	30 70       	andi	r19, 0x00	; 0
	
  // If the output buffer is full, there's nothing for it other than to 
  // wait for the interrupt handler to empty it a bit
  // ???: return 0 here instead?
  while (i == _tx_buffer->tail)
    2128:	df 01       	movw	r26, r30
    212a:	ae 5b       	subi	r26, 0xBE	; 190
    212c:	bf 4f       	sbci	r27, 0xFF	; 255
    212e:	8d 91       	ld	r24, X+
    2130:	9c 91       	ld	r25, X
    2132:	11 97       	sbiw	r26, 0x01	; 1
    2134:	28 17       	cp	r18, r24
    2136:	39 07       	cpc	r19, r25
    2138:	d1 f3       	breq	.-12     	; 0x212e <_ZN14HardwareSerial5writeEh+0x24>
    ;
	
  _tx_buffer->buffer[_tx_buffer->head] = c;
    213a:	e0 5c       	subi	r30, 0xC0	; 192
    213c:	ff 4f       	sbci	r31, 0xFF	; 255
    213e:	80 81       	ld	r24, Z
    2140:	91 81       	ldd	r25, Z+1	; 0x01
    2142:	e0 54       	subi	r30, 0x40	; 64
    2144:	f0 40       	sbci	r31, 0x00	; 0
    2146:	e8 0f       	add	r30, r24
    2148:	f9 1f       	adc	r31, r25
    214a:	60 83       	st	Z, r22
  _tx_buffer->head = i;
    214c:	ee 85       	ldd	r30, Y+14	; 0x0e
    214e:	ff 85       	ldd	r31, Y+15	; 0x0f
    2150:	e0 5c       	subi	r30, 0xC0	; 192
    2152:	ff 4f       	sbci	r31, 0xFF	; 255
    2154:	31 83       	std	Z+1, r19	; 0x01
    2156:	20 83       	st	Z, r18
	
  sbi(*_ucsrb, _udrie);
    2158:	ee 89       	ldd	r30, Y+22	; 0x16
    215a:	ff 89       	ldd	r31, Y+23	; 0x17
    215c:	20 81       	ld	r18, Z
    215e:	81 e0       	ldi	r24, 0x01	; 1
    2160:	90 e0       	ldi	r25, 0x00	; 0
    2162:	0f 8c       	ldd	r0, Y+31	; 0x1f
    2164:	02 c0       	rjmp	.+4      	; 0x216a <_ZN14HardwareSerial5writeEh+0x60>
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	0a 94       	dec	r0
    216c:	e2 f7       	brpl	.-8      	; 0x2166 <_ZN14HardwareSerial5writeEh+0x5c>
    216e:	28 2b       	or	r18, r24
    2170:	20 83       	st	Z, r18
  // clear the TXC bit -- "can be cleared by writing a one to its bit location"
  transmitting = true;
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	89 a3       	std	Y+33, r24	; 0x21
  sbi(*_ucsra, TXC0);
    2176:	ec 89       	ldd	r30, Y+20	; 0x14
    2178:	fd 89       	ldd	r31, Y+21	; 0x15
    217a:	80 81       	ld	r24, Z
    217c:	80 64       	ori	r24, 0x40	; 64
    217e:	80 83       	st	Z, r24
  
  return 1;
}
    2180:	81 e0       	ldi	r24, 0x01	; 1
    2182:	90 e0       	ldi	r25, 0x00	; 0
    2184:	df 91       	pop	r29
    2186:	cf 91       	pop	r28
    2188:	08 95       	ret

0000218a <_GLOBAL__I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
    218a:	1f 93       	push	r17
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
    218c:	10 92 07 06 	sts	0x0607, r1
    2190:	10 92 06 06 	sts	0x0606, r1
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
    2194:	28 ee       	ldi	r18, 0xE8	; 232
    2196:	33 e0       	ldi	r19, 0x03	; 3
    2198:	40 e0       	ldi	r20, 0x00	; 0
    219a:	50 e0       	ldi	r21, 0x00	; 0
    219c:	20 93 08 06 	sts	0x0608, r18
    21a0:	30 93 09 06 	sts	0x0609, r19
    21a4:	40 93 0a 06 	sts	0x060A, r20
    21a8:	50 93 0b 06 	sts	0x060B, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    21ac:	69 e7       	ldi	r22, 0x79	; 121
    21ae:	72 e0       	ldi	r23, 0x02	; 2
    21b0:	70 93 05 06 	sts	0x0605, r23
    21b4:	60 93 04 06 	sts	0x0604, r22
{
  _rx_buffer = rx_buffer;
    21b8:	84 ee       	ldi	r24, 0xE4	; 228
    21ba:	93 e0       	ldi	r25, 0x03	; 3
    21bc:	90 93 11 06 	sts	0x0611, r25
    21c0:	80 93 10 06 	sts	0x0610, r24
  _tx_buffer = tx_buffer;
    21c4:	88 e2       	ldi	r24, 0x28	; 40
    21c6:	94 e0       	ldi	r25, 0x04	; 4
    21c8:	90 93 13 06 	sts	0x0613, r25
    21cc:	80 93 12 06 	sts	0x0612, r24
  _ubrrh = ubrrh;
    21d0:	85 ec       	ldi	r24, 0xC5	; 197
    21d2:	90 e0       	ldi	r25, 0x00	; 0
    21d4:	90 93 15 06 	sts	0x0615, r25
    21d8:	80 93 14 06 	sts	0x0614, r24
  _ubrrl = ubrrl;
    21dc:	84 ec       	ldi	r24, 0xC4	; 196
    21de:	90 e0       	ldi	r25, 0x00	; 0
    21e0:	90 93 17 06 	sts	0x0617, r25
    21e4:	80 93 16 06 	sts	0x0616, r24
  _ucsra = ucsra;
    21e8:	80 ec       	ldi	r24, 0xC0	; 192
    21ea:	90 e0       	ldi	r25, 0x00	; 0
    21ec:	90 93 19 06 	sts	0x0619, r25
    21f0:	80 93 18 06 	sts	0x0618, r24
  _ucsrb = ucsrb;
    21f4:	81 ec       	ldi	r24, 0xC1	; 193
    21f6:	90 e0       	ldi	r25, 0x00	; 0
    21f8:	90 93 1b 06 	sts	0x061B, r25
    21fc:	80 93 1a 06 	sts	0x061A, r24
  _ucsrc = ucsrc;
    2200:	82 ec       	ldi	r24, 0xC2	; 194
    2202:	90 e0       	ldi	r25, 0x00	; 0
    2204:	90 93 1d 06 	sts	0x061D, r25
    2208:	80 93 1c 06 	sts	0x061C, r24
  _udr = udr;
    220c:	86 ec       	ldi	r24, 0xC6	; 198
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	90 93 1f 06 	sts	0x061F, r25
    2214:	80 93 1e 06 	sts	0x061E, r24
  _rxen = rxen;
    2218:	14 e0       	ldi	r17, 0x04	; 4
    221a:	10 93 20 06 	sts	0x0620, r17
  _txen = txen;
    221e:	b3 e0       	ldi	r27, 0x03	; 3
    2220:	b0 93 21 06 	sts	0x0621, r27
  _rxcie = rxcie;
    2224:	a7 e0       	ldi	r26, 0x07	; 7
    2226:	a0 93 22 06 	sts	0x0622, r26
  _udrie = udrie;
    222a:	f5 e0       	ldi	r31, 0x05	; 5
    222c:	f0 93 23 06 	sts	0x0623, r31
  _u2x = u2x;
    2230:	e1 e0       	ldi	r30, 0x01	; 1
    2232:	e0 93 24 06 	sts	0x0624, r30
    2236:	10 92 29 06 	sts	0x0629, r1
    223a:	10 92 28 06 	sts	0x0628, r1
    223e:	20 93 2a 06 	sts	0x062A, r18
    2242:	30 93 2b 06 	sts	0x062B, r19
    2246:	40 93 2c 06 	sts	0x062C, r20
    224a:	50 93 2d 06 	sts	0x062D, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    224e:	70 93 27 06 	sts	0x0627, r23
    2252:	60 93 26 06 	sts	0x0626, r22
{
  _rx_buffer = rx_buffer;
    2256:	8c e6       	ldi	r24, 0x6C	; 108
    2258:	94 e0       	ldi	r25, 0x04	; 4
    225a:	90 93 33 06 	sts	0x0633, r25
    225e:	80 93 32 06 	sts	0x0632, r24
  _tx_buffer = tx_buffer;
    2262:	80 eb       	ldi	r24, 0xB0	; 176
    2264:	94 e0       	ldi	r25, 0x04	; 4
    2266:	90 93 35 06 	sts	0x0635, r25
    226a:	80 93 34 06 	sts	0x0634, r24
  _ubrrh = ubrrh;
    226e:	8d ec       	ldi	r24, 0xCD	; 205
    2270:	90 e0       	ldi	r25, 0x00	; 0
    2272:	90 93 37 06 	sts	0x0637, r25
    2276:	80 93 36 06 	sts	0x0636, r24
  _ubrrl = ubrrl;
    227a:	8c ec       	ldi	r24, 0xCC	; 204
    227c:	90 e0       	ldi	r25, 0x00	; 0
    227e:	90 93 39 06 	sts	0x0639, r25
    2282:	80 93 38 06 	sts	0x0638, r24
  _ucsra = ucsra;
    2286:	88 ec       	ldi	r24, 0xC8	; 200
    2288:	90 e0       	ldi	r25, 0x00	; 0
    228a:	90 93 3b 06 	sts	0x063B, r25
    228e:	80 93 3a 06 	sts	0x063A, r24
  _ucsrb = ucsrb;
    2292:	89 ec       	ldi	r24, 0xC9	; 201
    2294:	90 e0       	ldi	r25, 0x00	; 0
    2296:	90 93 3d 06 	sts	0x063D, r25
    229a:	80 93 3c 06 	sts	0x063C, r24
  _ucsrc = ucsrc;
    229e:	8a ec       	ldi	r24, 0xCA	; 202
    22a0:	90 e0       	ldi	r25, 0x00	; 0
    22a2:	90 93 3f 06 	sts	0x063F, r25
    22a6:	80 93 3e 06 	sts	0x063E, r24
  _udr = udr;
    22aa:	8e ec       	ldi	r24, 0xCE	; 206
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	90 93 41 06 	sts	0x0641, r25
    22b2:	80 93 40 06 	sts	0x0640, r24
  _rxen = rxen;
    22b6:	10 93 42 06 	sts	0x0642, r17
  _txen = txen;
    22ba:	b0 93 43 06 	sts	0x0643, r27
  _rxcie = rxcie;
    22be:	a0 93 44 06 	sts	0x0644, r26
  _udrie = udrie;
    22c2:	f0 93 45 06 	sts	0x0645, r31
  _u2x = u2x;
    22c6:	e0 93 46 06 	sts	0x0646, r30
    22ca:	10 92 4b 06 	sts	0x064B, r1
    22ce:	10 92 4a 06 	sts	0x064A, r1
    22d2:	20 93 4c 06 	sts	0x064C, r18
    22d6:	30 93 4d 06 	sts	0x064D, r19
    22da:	40 93 4e 06 	sts	0x064E, r20
    22de:	50 93 4f 06 	sts	0x064F, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    22e2:	70 93 49 06 	sts	0x0649, r23
    22e6:	60 93 48 06 	sts	0x0648, r22
{
  _rx_buffer = rx_buffer;
    22ea:	84 ef       	ldi	r24, 0xF4	; 244
    22ec:	94 e0       	ldi	r25, 0x04	; 4
    22ee:	90 93 55 06 	sts	0x0655, r25
    22f2:	80 93 54 06 	sts	0x0654, r24
  _tx_buffer = tx_buffer;
    22f6:	88 e3       	ldi	r24, 0x38	; 56
    22f8:	95 e0       	ldi	r25, 0x05	; 5
    22fa:	90 93 57 06 	sts	0x0657, r25
    22fe:	80 93 56 06 	sts	0x0656, r24
  _ubrrh = ubrrh;
    2302:	85 ed       	ldi	r24, 0xD5	; 213
    2304:	90 e0       	ldi	r25, 0x00	; 0
    2306:	90 93 59 06 	sts	0x0659, r25
    230a:	80 93 58 06 	sts	0x0658, r24
  _ubrrl = ubrrl;
    230e:	84 ed       	ldi	r24, 0xD4	; 212
    2310:	90 e0       	ldi	r25, 0x00	; 0
    2312:	90 93 5b 06 	sts	0x065B, r25
    2316:	80 93 5a 06 	sts	0x065A, r24
  _ucsra = ucsra;
    231a:	80 ed       	ldi	r24, 0xD0	; 208
    231c:	90 e0       	ldi	r25, 0x00	; 0
    231e:	90 93 5d 06 	sts	0x065D, r25
    2322:	80 93 5c 06 	sts	0x065C, r24
  _ucsrb = ucsrb;
    2326:	81 ed       	ldi	r24, 0xD1	; 209
    2328:	90 e0       	ldi	r25, 0x00	; 0
    232a:	90 93 5f 06 	sts	0x065F, r25
    232e:	80 93 5e 06 	sts	0x065E, r24
  _ucsrc = ucsrc;
    2332:	82 ed       	ldi	r24, 0xD2	; 210
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	90 93 61 06 	sts	0x0661, r25
    233a:	80 93 60 06 	sts	0x0660, r24
  _udr = udr;
    233e:	86 ed       	ldi	r24, 0xD6	; 214
    2340:	90 e0       	ldi	r25, 0x00	; 0
    2342:	90 93 63 06 	sts	0x0663, r25
    2346:	80 93 62 06 	sts	0x0662, r24
  _rxen = rxen;
    234a:	10 93 64 06 	sts	0x0664, r17
  _txen = txen;
    234e:	b0 93 65 06 	sts	0x0665, r27
  _rxcie = rxcie;
    2352:	a0 93 66 06 	sts	0x0666, r26
  _udrie = udrie;
    2356:	f0 93 67 06 	sts	0x0667, r31
  _u2x = u2x;
    235a:	e0 93 68 06 	sts	0x0668, r30
    235e:	10 92 6d 06 	sts	0x066D, r1
    2362:	10 92 6c 06 	sts	0x066C, r1
    2366:	20 93 6e 06 	sts	0x066E, r18
    236a:	30 93 6f 06 	sts	0x066F, r19
    236e:	40 93 70 06 	sts	0x0670, r20
    2372:	50 93 71 06 	sts	0x0671, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *ucsrc, volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
    2376:	70 93 6b 06 	sts	0x066B, r23
    237a:	60 93 6a 06 	sts	0x066A, r22
{
  _rx_buffer = rx_buffer;
    237e:	8c e7       	ldi	r24, 0x7C	; 124
    2380:	95 e0       	ldi	r25, 0x05	; 5
    2382:	90 93 77 06 	sts	0x0677, r25
    2386:	80 93 76 06 	sts	0x0676, r24
  _tx_buffer = tx_buffer;
    238a:	80 ec       	ldi	r24, 0xC0	; 192
    238c:	95 e0       	ldi	r25, 0x05	; 5
    238e:	90 93 79 06 	sts	0x0679, r25
    2392:	80 93 78 06 	sts	0x0678, r24
  _ubrrh = ubrrh;
    2396:	85 e3       	ldi	r24, 0x35	; 53
    2398:	91 e0       	ldi	r25, 0x01	; 1
    239a:	90 93 7b 06 	sts	0x067B, r25
    239e:	80 93 7a 06 	sts	0x067A, r24
  _ubrrl = ubrrl;
    23a2:	84 e3       	ldi	r24, 0x34	; 52
    23a4:	91 e0       	ldi	r25, 0x01	; 1
    23a6:	90 93 7d 06 	sts	0x067D, r25
    23aa:	80 93 7c 06 	sts	0x067C, r24
  _ucsra = ucsra;
    23ae:	80 e3       	ldi	r24, 0x30	; 48
    23b0:	91 e0       	ldi	r25, 0x01	; 1
    23b2:	90 93 7f 06 	sts	0x067F, r25
    23b6:	80 93 7e 06 	sts	0x067E, r24
  _ucsrb = ucsrb;
    23ba:	81 e3       	ldi	r24, 0x31	; 49
    23bc:	91 e0       	ldi	r25, 0x01	; 1
    23be:	90 93 81 06 	sts	0x0681, r25
    23c2:	80 93 80 06 	sts	0x0680, r24
  _ucsrc = ucsrc;
    23c6:	82 e3       	ldi	r24, 0x32	; 50
    23c8:	91 e0       	ldi	r25, 0x01	; 1
    23ca:	90 93 83 06 	sts	0x0683, r25
    23ce:	80 93 82 06 	sts	0x0682, r24
  _udr = udr;
    23d2:	86 e3       	ldi	r24, 0x36	; 54
    23d4:	91 e0       	ldi	r25, 0x01	; 1
    23d6:	90 93 85 06 	sts	0x0685, r25
    23da:	80 93 84 06 	sts	0x0684, r24
  _rxen = rxen;
    23de:	10 93 86 06 	sts	0x0686, r17
  _txen = txen;
    23e2:	b0 93 87 06 	sts	0x0687, r27
  _rxcie = rxcie;
    23e6:	a0 93 88 06 	sts	0x0688, r26
  _udrie = udrie;
    23ea:	f0 93 89 06 	sts	0x0689, r31
  _u2x = u2x;
    23ee:	e0 93 8a 06 	sts	0x068A, r30
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UCSR2C, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UCSR3C, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
    23f2:	1f 91       	pop	r17
    23f4:	08 95       	ret

000023f6 <_ZN5Print5writeEPKhj>:
#include "Print.h"

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
    23f6:	cf 92       	push	r12
    23f8:	df 92       	push	r13
    23fa:	ef 92       	push	r14
    23fc:	ff 92       	push	r15
    23fe:	0f 93       	push	r16
    2400:	1f 93       	push	r17
    2402:	cf 93       	push	r28
    2404:	df 93       	push	r29
    2406:	7c 01       	movw	r14, r24
    2408:	6b 01       	movw	r12, r22
    240a:	8a 01       	movw	r16, r20
    240c:	c0 e0       	ldi	r28, 0x00	; 0
    240e:	d0 e0       	ldi	r29, 0x00	; 0
    2410:	0f c0       	rjmp	.+30     	; 0x2430 <_ZN5Print5writeEPKhj+0x3a>
{
  size_t n = 0;
  while (size--) {
    n += write(*buffer++);
    2412:	d6 01       	movw	r26, r12
    2414:	6d 91       	ld	r22, X+
    2416:	6d 01       	movw	r12, r26
    2418:	d7 01       	movw	r26, r14
    241a:	ed 91       	ld	r30, X+
    241c:	fc 91       	ld	r31, X
    241e:	01 90       	ld	r0, Z+
    2420:	f0 81       	ld	r31, Z
    2422:	e0 2d       	mov	r30, r0
    2424:	c7 01       	movw	r24, r14
    2426:	19 95       	eicall
    2428:	c8 0f       	add	r28, r24
    242a:	d9 1f       	adc	r29, r25
    242c:	01 50       	subi	r16, 0x01	; 1
    242e:	10 40       	sbci	r17, 0x00	; 0

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
  size_t n = 0;
  while (size--) {
    2430:	01 15       	cp	r16, r1
    2432:	11 05       	cpc	r17, r1
    2434:	71 f7       	brne	.-36     	; 0x2412 <_ZN5Print5writeEPKhj+0x1c>
    n += write(*buffer++);
  }
  return n;
}
    2436:	ce 01       	movw	r24, r28
    2438:	df 91       	pop	r29
    243a:	cf 91       	pop	r28
    243c:	1f 91       	pop	r17
    243e:	0f 91       	pop	r16
    2440:	ff 90       	pop	r15
    2442:	ef 90       	pop	r14
    2444:	df 90       	pop	r13
    2446:	cf 90       	pop	r12
    2448:	08 95       	ret

0000244a <_ZN5Print7printlnEv>:
size_t Print::print(const Printable& x)
{
  return x.printTo(*this);
}

size_t Print::println(void)
    244a:	ef 92       	push	r14
    244c:	ff 92       	push	r15
    244e:	0f 93       	push	r16
    2450:	1f 93       	push	r17
    2452:	8c 01       	movw	r16, r24
  return write(str);
}

size_t Print::print(char c)
{
  return write(c);
    2454:	dc 01       	movw	r26, r24
    2456:	ed 91       	ld	r30, X+
    2458:	fc 91       	ld	r31, X
    245a:	01 90       	ld	r0, Z+
    245c:	f0 81       	ld	r31, Z
    245e:	e0 2d       	mov	r30, r0
    2460:	6d e0       	ldi	r22, 0x0D	; 13
    2462:	19 95       	eicall
    2464:	7c 01       	movw	r14, r24
size_t Print::println(void)
{
  size_t n = print('\r');
  n += print('\n');
  return n;
}
    2466:	d8 01       	movw	r26, r16
    2468:	ed 91       	ld	r30, X+
    246a:	fc 91       	ld	r31, X
    246c:	01 90       	ld	r0, Z+
    246e:	f0 81       	ld	r31, Z
    2470:	e0 2d       	mov	r30, r0
    2472:	c8 01       	movw	r24, r16
    2474:	6a e0       	ldi	r22, 0x0A	; 10
    2476:	19 95       	eicall
    2478:	9c 01       	movw	r18, r24
    247a:	2e 0d       	add	r18, r14
    247c:	3f 1d       	adc	r19, r15
    247e:	c9 01       	movw	r24, r18
    2480:	1f 91       	pop	r17
    2482:	0f 91       	pop	r16
    2484:	ff 90       	pop	r15
    2486:	ef 90       	pop	r14
    2488:	08 95       	ret

0000248a <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
    248a:	cf 93       	push	r28
    248c:	df 93       	push	r29
    248e:	ec 01       	movw	r28, r24
      if (str == NULL) return 0;
    2490:	61 15       	cp	r22, r1
    2492:	71 05       	cpc	r23, r1
    2494:	19 f4       	brne	.+6      	; 0x249c <_ZN5Print5writeEPKc+0x12>
    2496:	20 e0       	ldi	r18, 0x00	; 0
    2498:	30 e0       	ldi	r19, 0x00	; 0
    249a:	0f c0       	rjmp	.+30     	; 0x24ba <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
    249c:	db 01       	movw	r26, r22
    249e:	0d 90       	ld	r0, X+
    24a0:	00 20       	and	r0, r0
    24a2:	e9 f7       	brne	.-6      	; 0x249e <_ZN5Print5writeEPKc+0x14>
    24a4:	11 97       	sbiw	r26, 0x01	; 1
    24a6:	a6 1b       	sub	r26, r22
    24a8:	b7 0b       	sbc	r27, r23
    24aa:	e8 81       	ld	r30, Y
    24ac:	f9 81       	ldd	r31, Y+1	; 0x01
    24ae:	02 80       	ldd	r0, Z+2	; 0x02
    24b0:	f3 81       	ldd	r31, Z+3	; 0x03
    24b2:	e0 2d       	mov	r30, r0
    24b4:	ad 01       	movw	r20, r26
    24b6:	19 95       	eicall
    24b8:	9c 01       	movw	r18, r24
    }
    24ba:	c9 01       	movw	r24, r18
    24bc:	df 91       	pop	r29
    24be:	cf 91       	pop	r28
    24c0:	08 95       	ret

000024c2 <_ZN5Print7printlnEPKc>:
  size_t n = print(s);
  n += println();
  return n;
}

size_t Print::println(const char c[])
    24c2:	ef 92       	push	r14
    24c4:	ff 92       	push	r15
    24c6:	0f 93       	push	r16
    24c8:	1f 93       	push	r17
    24ca:	7c 01       	movw	r14, r24
  return n;
}

size_t Print::print(const char str[])
{
  return write(str);
    24cc:	0e 94 45 12 	call	0x248a	; 0x248a <_ZN5Print5writeEPKc>
    24d0:	8c 01       	movw	r16, r24
}

size_t Print::println(const char c[])
{
  size_t n = print(c);
  n += println();
    24d2:	c7 01       	movw	r24, r14
    24d4:	0e 94 25 12 	call	0x244a	; 0x244a <_ZN5Print7printlnEv>
    24d8:	08 0f       	add	r16, r24
    24da:	19 1f       	adc	r17, r25
  return n;
}
    24dc:	c8 01       	movw	r24, r16
    24de:	1f 91       	pop	r17
    24e0:	0f 91       	pop	r16
    24e2:	ff 90       	pop	r15
    24e4:	ef 90       	pop	r14
    24e6:	08 95       	ret

000024e8 <attachInterrupt>:

static volatile voidFuncPtr intFunc[EXTERNAL_NUM_INTERRUPTS];
// volatile static voidFuncPtr twiIntFunc;

void attachInterrupt(uint8_t interruptNum, void (*userFunc)(void), int mode) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    24e8:	88 30       	cpi	r24, 0x08	; 8
    24ea:	08 f0       	brcs	.+2      	; 0x24ee <attachInterrupt+0x6>
    24ec:	78 c0       	rjmp	.+240    	; 0x25de <attachInterrupt+0xf6>
    intFunc[interruptNum] = userFunc;
    24ee:	e8 2f       	mov	r30, r24
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	ee 0f       	add	r30, r30
    24f4:	ff 1f       	adc	r31, r31
    24f6:	e4 57       	subi	r30, 0x74	; 116
    24f8:	f9 4f       	sbci	r31, 0xF9	; 249
    24fa:	71 83       	std	Z+1, r23	; 0x01
    24fc:	60 83       	st	Z, r22
    // to the configuration bits in the hardware register, so we simply shift
    // the mode into place.
      
    // Enable the interrupt.
      
    switch (interruptNum) {
    24fe:	83 30       	cpi	r24, 0x03	; 3
    2500:	d9 f0       	breq	.+54     	; 0x2538 <attachInterrupt+0x50>
    2502:	84 30       	cpi	r24, 0x04	; 4
    2504:	30 f4       	brcc	.+12     	; 0x2512 <attachInterrupt+0x2a>
    2506:	81 30       	cpi	r24, 0x01	; 1
    2508:	09 f4       	brne	.+2      	; 0x250c <attachInterrupt+0x24>
    250a:	44 c0       	rjmp	.+136    	; 0x2594 <attachInterrupt+0xac>
    250c:	82 30       	cpi	r24, 0x02	; 2
    250e:	60 f4       	brcc	.+24     	; 0x2528 <attachInterrupt+0x40>
    2510:	39 c0       	rjmp	.+114    	; 0x2584 <attachInterrupt+0x9c>
    2512:	85 30       	cpi	r24, 0x05	; 5
    2514:	51 f1       	breq	.+84     	; 0x256a <attachInterrupt+0x82>
    2516:	85 30       	cpi	r24, 0x05	; 5
    2518:	d8 f0       	brcs	.+54     	; 0x2550 <attachInterrupt+0x68>
    251a:	86 30       	cpi	r24, 0x06	; 6
    251c:	09 f4       	brne	.+2      	; 0x2520 <attachInterrupt+0x38>
    251e:	46 c0       	rjmp	.+140    	; 0x25ac <attachInterrupt+0xc4>
    2520:	87 30       	cpi	r24, 0x07	; 7
    2522:	09 f0       	breq	.+2      	; 0x2526 <attachInterrupt+0x3e>
    2524:	5c c0       	rjmp	.+184    	; 0x25de <attachInterrupt+0xf6>
    2526:	4f c0       	rjmp	.+158    	; 0x25c6 <attachInterrupt+0xde>
        EICRA = (EICRA & ~((1<<ISC30) | (1<<ISC31))) | (mode << ISC30);
        EIMSK |= (1<<INT3);
        break;
#elif defined(EICRA) && defined(EICRB) && defined(EIMSK)
    case 2:
      EICRA = (EICRA & ~((1 << ISC00) | (1 << ISC01))) | (mode << ISC00);
    2528:	80 91 69 00 	lds	r24, 0x0069
    252c:	8c 7f       	andi	r24, 0xFC	; 252
    252e:	84 2b       	or	r24, r20
    2530:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT0);
    2534:	e8 9a       	sbi	0x1d, 0	; 29
    2536:	08 95       	ret
      break;
    case 3:
      EICRA = (EICRA & ~((1 << ISC10) | (1 << ISC11))) | (mode << ISC10);
    2538:	80 91 69 00 	lds	r24, 0x0069
    253c:	44 0f       	add	r20, r20
    253e:	55 1f       	adc	r21, r21
    2540:	44 0f       	add	r20, r20
    2542:	55 1f       	adc	r21, r21
    2544:	83 7f       	andi	r24, 0xF3	; 243
    2546:	84 2b       	or	r24, r20
    2548:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT1);
    254c:	e9 9a       	sbi	0x1d, 1	; 29
    254e:	08 95       	ret
      break;
    case 4:
      EICRA = (EICRA & ~((1 << ISC20) | (1 << ISC21))) | (mode << ISC20);
    2550:	80 91 69 00 	lds	r24, 0x0069
    2554:	74 e0       	ldi	r23, 0x04	; 4
    2556:	44 0f       	add	r20, r20
    2558:	55 1f       	adc	r21, r21
    255a:	7a 95       	dec	r23
    255c:	e1 f7       	brne	.-8      	; 0x2556 <attachInterrupt+0x6e>
    255e:	8f 7c       	andi	r24, 0xCF	; 207
    2560:	84 2b       	or	r24, r20
    2562:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT2);
    2566:	ea 9a       	sbi	0x1d, 2	; 29
    2568:	08 95       	ret
      break;
    case 5:
      EICRA = (EICRA & ~((1 << ISC30) | (1 << ISC31))) | (mode << ISC30);
    256a:	80 91 69 00 	lds	r24, 0x0069
    256e:	66 e0       	ldi	r22, 0x06	; 6
    2570:	44 0f       	add	r20, r20
    2572:	55 1f       	adc	r21, r21
    2574:	6a 95       	dec	r22
    2576:	e1 f7       	brne	.-8      	; 0x2570 <attachInterrupt+0x88>
    2578:	8f 73       	andi	r24, 0x3F	; 63
    257a:	84 2b       	or	r24, r20
    257c:	80 93 69 00 	sts	0x0069, r24
      EIMSK |= (1 << INT3);
    2580:	eb 9a       	sbi	0x1d, 3	; 29
    2582:	08 95       	ret
      break;
    case 0:
      EICRB = (EICRB & ~((1 << ISC40) | (1 << ISC41))) | (mode << ISC40);
    2584:	80 91 6a 00 	lds	r24, 0x006A
    2588:	8c 7f       	andi	r24, 0xFC	; 252
    258a:	84 2b       	or	r24, r20
    258c:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT4);
    2590:	ec 9a       	sbi	0x1d, 4	; 29
    2592:	08 95       	ret
      break;
    case 1:
      EICRB = (EICRB & ~((1 << ISC50) | (1 << ISC51))) | (mode << ISC50);
    2594:	80 91 6a 00 	lds	r24, 0x006A
    2598:	44 0f       	add	r20, r20
    259a:	55 1f       	adc	r21, r21
    259c:	44 0f       	add	r20, r20
    259e:	55 1f       	adc	r21, r21
    25a0:	83 7f       	andi	r24, 0xF3	; 243
    25a2:	84 2b       	or	r24, r20
    25a4:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT5);
    25a8:	ed 9a       	sbi	0x1d, 5	; 29
    25aa:	08 95       	ret
      break;
    case 6:
      EICRB = (EICRB & ~((1 << ISC60) | (1 << ISC61))) | (mode << ISC60);
    25ac:	80 91 6a 00 	lds	r24, 0x006A
    25b0:	24 e0       	ldi	r18, 0x04	; 4
    25b2:	44 0f       	add	r20, r20
    25b4:	55 1f       	adc	r21, r21
    25b6:	2a 95       	dec	r18
    25b8:	e1 f7       	brne	.-8      	; 0x25b2 <attachInterrupt+0xca>
    25ba:	8f 7c       	andi	r24, 0xCF	; 207
    25bc:	84 2b       	or	r24, r20
    25be:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT6);
    25c2:	ee 9a       	sbi	0x1d, 6	; 29
    25c4:	08 95       	ret
      break;
    case 7:
      EICRB = (EICRB & ~((1 << ISC70) | (1 << ISC71))) | (mode << ISC70);
    25c6:	80 91 6a 00 	lds	r24, 0x006A
    25ca:	96 e0       	ldi	r25, 0x06	; 6
    25cc:	44 0f       	add	r20, r20
    25ce:	55 1f       	adc	r21, r21
    25d0:	9a 95       	dec	r25
    25d2:	e1 f7       	brne	.-8      	; 0x25cc <attachInterrupt+0xe4>
    25d4:	8f 73       	andi	r24, 0x3F	; 63
    25d6:	84 2b       	or	r24, r20
    25d8:	80 93 6a 00 	sts	0x006A, r24
      EIMSK |= (1 << INT7);
    25dc:	ef 9a       	sbi	0x1d, 7	; 29
    25de:	08 95       	ret

000025e0 <detachInterrupt>:
    }
  }
}

void detachInterrupt(uint8_t interruptNum) {
  if(interruptNum < EXTERNAL_NUM_INTERRUPTS) {
    25e0:	88 30       	cpi	r24, 0x08	; 8
    25e2:	48 f5       	brcc	.+82     	; 0x2636 <detachInterrupt+0x56>
    // Disable the interrupt.  (We can't assume that interruptNum is equal
    // to the number of the EIMSK bit to clear, as this isn't true on the 
    // ATmega8.  There, INT0 is 6 and INT1 is 7.)
    switch (interruptNum) {
    25e4:	83 30       	cpi	r24, 0x03	; 3
    25e6:	91 f0       	breq	.+36     	; 0x260c <detachInterrupt+0x2c>
    25e8:	84 30       	cpi	r24, 0x04	; 4
    25ea:	28 f4       	brcc	.+10     	; 0x25f6 <detachInterrupt+0x16>
    25ec:	81 30       	cpi	r24, 0x01	; 1
    25ee:	b1 f0       	breq	.+44     	; 0x261c <detachInterrupt+0x3c>
    25f0:	82 30       	cpi	r24, 0x02	; 2
    25f2:	50 f4       	brcc	.+20     	; 0x2608 <detachInterrupt+0x28>
    25f4:	11 c0       	rjmp	.+34     	; 0x2618 <detachInterrupt+0x38>
    25f6:	85 30       	cpi	r24, 0x05	; 5
    25f8:	69 f0       	breq	.+26     	; 0x2614 <detachInterrupt+0x34>
    25fa:	85 30       	cpi	r24, 0x05	; 5
    25fc:	48 f0       	brcs	.+18     	; 0x2610 <detachInterrupt+0x30>
    25fe:	86 30       	cpi	r24, 0x06	; 6
    2600:	79 f0       	breq	.+30     	; 0x2620 <detachInterrupt+0x40>
    2602:	87 30       	cpi	r24, 0x07	; 7
    2604:	81 f4       	brne	.+32     	; 0x2626 <detachInterrupt+0x46>
    2606:	0e c0       	rjmp	.+28     	; 0x2624 <detachInterrupt+0x44>
    case 3:
        EIMSK &= ~(1<<INT3);
        break;		
#elif defined(EICRA) && defined(EICRB) && defined(EIMSK)
    case 2:
      EIMSK &= ~(1 << INT0);
    2608:	e8 98       	cbi	0x1d, 0	; 29
    260a:	0d c0       	rjmp	.+26     	; 0x2626 <detachInterrupt+0x46>
      break;
    case 3:
      EIMSK &= ~(1 << INT1);
    260c:	e9 98       	cbi	0x1d, 1	; 29
    260e:	0b c0       	rjmp	.+22     	; 0x2626 <detachInterrupt+0x46>
      break;
    case 4:
      EIMSK &= ~(1 << INT2);
    2610:	ea 98       	cbi	0x1d, 2	; 29
    2612:	09 c0       	rjmp	.+18     	; 0x2626 <detachInterrupt+0x46>
      break;
    case 5:
      EIMSK &= ~(1 << INT3);
    2614:	eb 98       	cbi	0x1d, 3	; 29
    2616:	07 c0       	rjmp	.+14     	; 0x2626 <detachInterrupt+0x46>
      break;
    case 0:
      EIMSK &= ~(1 << INT4);
    2618:	ec 98       	cbi	0x1d, 4	; 29
    261a:	05 c0       	rjmp	.+10     	; 0x2626 <detachInterrupt+0x46>
      break;
    case 1:
      EIMSK &= ~(1 << INT5);
    261c:	ed 98       	cbi	0x1d, 5	; 29
    261e:	03 c0       	rjmp	.+6      	; 0x2626 <detachInterrupt+0x46>
      break;
    case 6:
      EIMSK &= ~(1 << INT6);
    2620:	ee 98       	cbi	0x1d, 6	; 29
    2622:	01 c0       	rjmp	.+2      	; 0x2626 <detachInterrupt+0x46>
      break;
    case 7:
      EIMSK &= ~(1 << INT7);
    2624:	ef 98       	cbi	0x1d, 7	; 29
    #endif
      break;
#endif
    }
      
    intFunc[interruptNum] = 0;
    2626:	e8 2f       	mov	r30, r24
    2628:	f0 e0       	ldi	r31, 0x00	; 0
    262a:	ee 0f       	add	r30, r30
    262c:	ff 1f       	adc	r31, r31
    262e:	e4 57       	subi	r30, 0x74	; 116
    2630:	f9 4f       	sbci	r31, 0xF9	; 249
    2632:	11 82       	std	Z+1, r1	; 0x01
    2634:	10 82       	st	Z, r1
    2636:	08 95       	ret

00002638 <__vector_1>:
		intFunc[EXTERNAL_INT_3]();
}

#elif defined(EICRA) && defined(EICRB)

SIGNAL(INT0_vect) {
    2638:	1f 92       	push	r1
    263a:	0f 92       	push	r0
    263c:	0f b6       	in	r0, 0x3f	; 63
    263e:	0f 92       	push	r0
    2640:	0b b6       	in	r0, 0x3b	; 59
    2642:	0f 92       	push	r0
    2644:	11 24       	eor	r1, r1
    2646:	2f 93       	push	r18
    2648:	3f 93       	push	r19
    264a:	4f 93       	push	r20
    264c:	5f 93       	push	r21
    264e:	6f 93       	push	r22
    2650:	7f 93       	push	r23
    2652:	8f 93       	push	r24
    2654:	9f 93       	push	r25
    2656:	af 93       	push	r26
    2658:	bf 93       	push	r27
    265a:	ef 93       	push	r30
    265c:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_2])
    265e:	80 91 90 06 	lds	r24, 0x0690
    2662:	90 91 91 06 	lds	r25, 0x0691
    2666:	89 2b       	or	r24, r25
    2668:	29 f0       	breq	.+10     	; 0x2674 <__vector_1+0x3c>
    intFunc[EXTERNAL_INT_2]();
    266a:	e0 91 90 06 	lds	r30, 0x0690
    266e:	f0 91 91 06 	lds	r31, 0x0691
    2672:	19 95       	eicall
}
    2674:	ff 91       	pop	r31
    2676:	ef 91       	pop	r30
    2678:	bf 91       	pop	r27
    267a:	af 91       	pop	r26
    267c:	9f 91       	pop	r25
    267e:	8f 91       	pop	r24
    2680:	7f 91       	pop	r23
    2682:	6f 91       	pop	r22
    2684:	5f 91       	pop	r21
    2686:	4f 91       	pop	r20
    2688:	3f 91       	pop	r19
    268a:	2f 91       	pop	r18
    268c:	0f 90       	pop	r0
    268e:	0b be       	out	0x3b, r0	; 59
    2690:	0f 90       	pop	r0
    2692:	0f be       	out	0x3f, r0	; 63
    2694:	0f 90       	pop	r0
    2696:	1f 90       	pop	r1
    2698:	18 95       	reti

0000269a <__vector_2>:

SIGNAL(INT1_vect) {
    269a:	1f 92       	push	r1
    269c:	0f 92       	push	r0
    269e:	0f b6       	in	r0, 0x3f	; 63
    26a0:	0f 92       	push	r0
    26a2:	0b b6       	in	r0, 0x3b	; 59
    26a4:	0f 92       	push	r0
    26a6:	11 24       	eor	r1, r1
    26a8:	2f 93       	push	r18
    26aa:	3f 93       	push	r19
    26ac:	4f 93       	push	r20
    26ae:	5f 93       	push	r21
    26b0:	6f 93       	push	r22
    26b2:	7f 93       	push	r23
    26b4:	8f 93       	push	r24
    26b6:	9f 93       	push	r25
    26b8:	af 93       	push	r26
    26ba:	bf 93       	push	r27
    26bc:	ef 93       	push	r30
    26be:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_3])
    26c0:	80 91 92 06 	lds	r24, 0x0692
    26c4:	90 91 93 06 	lds	r25, 0x0693
    26c8:	89 2b       	or	r24, r25
    26ca:	29 f0       	breq	.+10     	; 0x26d6 <__vector_2+0x3c>
    intFunc[EXTERNAL_INT_3]();
    26cc:	e0 91 92 06 	lds	r30, 0x0692
    26d0:	f0 91 93 06 	lds	r31, 0x0693
    26d4:	19 95       	eicall
}
    26d6:	ff 91       	pop	r31
    26d8:	ef 91       	pop	r30
    26da:	bf 91       	pop	r27
    26dc:	af 91       	pop	r26
    26de:	9f 91       	pop	r25
    26e0:	8f 91       	pop	r24
    26e2:	7f 91       	pop	r23
    26e4:	6f 91       	pop	r22
    26e6:	5f 91       	pop	r21
    26e8:	4f 91       	pop	r20
    26ea:	3f 91       	pop	r19
    26ec:	2f 91       	pop	r18
    26ee:	0f 90       	pop	r0
    26f0:	0b be       	out	0x3b, r0	; 59
    26f2:	0f 90       	pop	r0
    26f4:	0f be       	out	0x3f, r0	; 63
    26f6:	0f 90       	pop	r0
    26f8:	1f 90       	pop	r1
    26fa:	18 95       	reti

000026fc <__vector_3>:

SIGNAL(INT2_vect) {
    26fc:	1f 92       	push	r1
    26fe:	0f 92       	push	r0
    2700:	0f b6       	in	r0, 0x3f	; 63
    2702:	0f 92       	push	r0
    2704:	0b b6       	in	r0, 0x3b	; 59
    2706:	0f 92       	push	r0
    2708:	11 24       	eor	r1, r1
    270a:	2f 93       	push	r18
    270c:	3f 93       	push	r19
    270e:	4f 93       	push	r20
    2710:	5f 93       	push	r21
    2712:	6f 93       	push	r22
    2714:	7f 93       	push	r23
    2716:	8f 93       	push	r24
    2718:	9f 93       	push	r25
    271a:	af 93       	push	r26
    271c:	bf 93       	push	r27
    271e:	ef 93       	push	r30
    2720:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_4])
    2722:	80 91 94 06 	lds	r24, 0x0694
    2726:	90 91 95 06 	lds	r25, 0x0695
    272a:	89 2b       	or	r24, r25
    272c:	29 f0       	breq	.+10     	; 0x2738 <__vector_3+0x3c>
    intFunc[EXTERNAL_INT_4]();
    272e:	e0 91 94 06 	lds	r30, 0x0694
    2732:	f0 91 95 06 	lds	r31, 0x0695
    2736:	19 95       	eicall
}
    2738:	ff 91       	pop	r31
    273a:	ef 91       	pop	r30
    273c:	bf 91       	pop	r27
    273e:	af 91       	pop	r26
    2740:	9f 91       	pop	r25
    2742:	8f 91       	pop	r24
    2744:	7f 91       	pop	r23
    2746:	6f 91       	pop	r22
    2748:	5f 91       	pop	r21
    274a:	4f 91       	pop	r20
    274c:	3f 91       	pop	r19
    274e:	2f 91       	pop	r18
    2750:	0f 90       	pop	r0
    2752:	0b be       	out	0x3b, r0	; 59
    2754:	0f 90       	pop	r0
    2756:	0f be       	out	0x3f, r0	; 63
    2758:	0f 90       	pop	r0
    275a:	1f 90       	pop	r1
    275c:	18 95       	reti

0000275e <__vector_4>:

SIGNAL(INT3_vect) {
    275e:	1f 92       	push	r1
    2760:	0f 92       	push	r0
    2762:	0f b6       	in	r0, 0x3f	; 63
    2764:	0f 92       	push	r0
    2766:	0b b6       	in	r0, 0x3b	; 59
    2768:	0f 92       	push	r0
    276a:	11 24       	eor	r1, r1
    276c:	2f 93       	push	r18
    276e:	3f 93       	push	r19
    2770:	4f 93       	push	r20
    2772:	5f 93       	push	r21
    2774:	6f 93       	push	r22
    2776:	7f 93       	push	r23
    2778:	8f 93       	push	r24
    277a:	9f 93       	push	r25
    277c:	af 93       	push	r26
    277e:	bf 93       	push	r27
    2780:	ef 93       	push	r30
    2782:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_5])
    2784:	80 91 96 06 	lds	r24, 0x0696
    2788:	90 91 97 06 	lds	r25, 0x0697
    278c:	89 2b       	or	r24, r25
    278e:	29 f0       	breq	.+10     	; 0x279a <__vector_4+0x3c>
    intFunc[EXTERNAL_INT_5]();
    2790:	e0 91 96 06 	lds	r30, 0x0696
    2794:	f0 91 97 06 	lds	r31, 0x0697
    2798:	19 95       	eicall
}
    279a:	ff 91       	pop	r31
    279c:	ef 91       	pop	r30
    279e:	bf 91       	pop	r27
    27a0:	af 91       	pop	r26
    27a2:	9f 91       	pop	r25
    27a4:	8f 91       	pop	r24
    27a6:	7f 91       	pop	r23
    27a8:	6f 91       	pop	r22
    27aa:	5f 91       	pop	r21
    27ac:	4f 91       	pop	r20
    27ae:	3f 91       	pop	r19
    27b0:	2f 91       	pop	r18
    27b2:	0f 90       	pop	r0
    27b4:	0b be       	out	0x3b, r0	; 59
    27b6:	0f 90       	pop	r0
    27b8:	0f be       	out	0x3f, r0	; 63
    27ba:	0f 90       	pop	r0
    27bc:	1f 90       	pop	r1
    27be:	18 95       	reti

000027c0 <__vector_5>:

SIGNAL(INT4_vect) {
    27c0:	1f 92       	push	r1
    27c2:	0f 92       	push	r0
    27c4:	0f b6       	in	r0, 0x3f	; 63
    27c6:	0f 92       	push	r0
    27c8:	0b b6       	in	r0, 0x3b	; 59
    27ca:	0f 92       	push	r0
    27cc:	11 24       	eor	r1, r1
    27ce:	2f 93       	push	r18
    27d0:	3f 93       	push	r19
    27d2:	4f 93       	push	r20
    27d4:	5f 93       	push	r21
    27d6:	6f 93       	push	r22
    27d8:	7f 93       	push	r23
    27da:	8f 93       	push	r24
    27dc:	9f 93       	push	r25
    27de:	af 93       	push	r26
    27e0:	bf 93       	push	r27
    27e2:	ef 93       	push	r30
    27e4:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_0])
    27e6:	80 91 8c 06 	lds	r24, 0x068C
    27ea:	90 91 8d 06 	lds	r25, 0x068D
    27ee:	89 2b       	or	r24, r25
    27f0:	29 f0       	breq	.+10     	; 0x27fc <__vector_5+0x3c>
    intFunc[EXTERNAL_INT_0]();
    27f2:	e0 91 8c 06 	lds	r30, 0x068C
    27f6:	f0 91 8d 06 	lds	r31, 0x068D
    27fa:	19 95       	eicall
}
    27fc:	ff 91       	pop	r31
    27fe:	ef 91       	pop	r30
    2800:	bf 91       	pop	r27
    2802:	af 91       	pop	r26
    2804:	9f 91       	pop	r25
    2806:	8f 91       	pop	r24
    2808:	7f 91       	pop	r23
    280a:	6f 91       	pop	r22
    280c:	5f 91       	pop	r21
    280e:	4f 91       	pop	r20
    2810:	3f 91       	pop	r19
    2812:	2f 91       	pop	r18
    2814:	0f 90       	pop	r0
    2816:	0b be       	out	0x3b, r0	; 59
    2818:	0f 90       	pop	r0
    281a:	0f be       	out	0x3f, r0	; 63
    281c:	0f 90       	pop	r0
    281e:	1f 90       	pop	r1
    2820:	18 95       	reti

00002822 <__vector_6>:

SIGNAL(INT5_vect) {
    2822:	1f 92       	push	r1
    2824:	0f 92       	push	r0
    2826:	0f b6       	in	r0, 0x3f	; 63
    2828:	0f 92       	push	r0
    282a:	0b b6       	in	r0, 0x3b	; 59
    282c:	0f 92       	push	r0
    282e:	11 24       	eor	r1, r1
    2830:	2f 93       	push	r18
    2832:	3f 93       	push	r19
    2834:	4f 93       	push	r20
    2836:	5f 93       	push	r21
    2838:	6f 93       	push	r22
    283a:	7f 93       	push	r23
    283c:	8f 93       	push	r24
    283e:	9f 93       	push	r25
    2840:	af 93       	push	r26
    2842:	bf 93       	push	r27
    2844:	ef 93       	push	r30
    2846:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_1])
    2848:	80 91 8e 06 	lds	r24, 0x068E
    284c:	90 91 8f 06 	lds	r25, 0x068F
    2850:	89 2b       	or	r24, r25
    2852:	29 f0       	breq	.+10     	; 0x285e <__vector_6+0x3c>
    intFunc[EXTERNAL_INT_1]();
    2854:	e0 91 8e 06 	lds	r30, 0x068E
    2858:	f0 91 8f 06 	lds	r31, 0x068F
    285c:	19 95       	eicall
}
    285e:	ff 91       	pop	r31
    2860:	ef 91       	pop	r30
    2862:	bf 91       	pop	r27
    2864:	af 91       	pop	r26
    2866:	9f 91       	pop	r25
    2868:	8f 91       	pop	r24
    286a:	7f 91       	pop	r23
    286c:	6f 91       	pop	r22
    286e:	5f 91       	pop	r21
    2870:	4f 91       	pop	r20
    2872:	3f 91       	pop	r19
    2874:	2f 91       	pop	r18
    2876:	0f 90       	pop	r0
    2878:	0b be       	out	0x3b, r0	; 59
    287a:	0f 90       	pop	r0
    287c:	0f be       	out	0x3f, r0	; 63
    287e:	0f 90       	pop	r0
    2880:	1f 90       	pop	r1
    2882:	18 95       	reti

00002884 <__vector_7>:

SIGNAL(INT6_vect) {
    2884:	1f 92       	push	r1
    2886:	0f 92       	push	r0
    2888:	0f b6       	in	r0, 0x3f	; 63
    288a:	0f 92       	push	r0
    288c:	0b b6       	in	r0, 0x3b	; 59
    288e:	0f 92       	push	r0
    2890:	11 24       	eor	r1, r1
    2892:	2f 93       	push	r18
    2894:	3f 93       	push	r19
    2896:	4f 93       	push	r20
    2898:	5f 93       	push	r21
    289a:	6f 93       	push	r22
    289c:	7f 93       	push	r23
    289e:	8f 93       	push	r24
    28a0:	9f 93       	push	r25
    28a2:	af 93       	push	r26
    28a4:	bf 93       	push	r27
    28a6:	ef 93       	push	r30
    28a8:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_6])
    28aa:	80 91 98 06 	lds	r24, 0x0698
    28ae:	90 91 99 06 	lds	r25, 0x0699
    28b2:	89 2b       	or	r24, r25
    28b4:	29 f0       	breq	.+10     	; 0x28c0 <__vector_7+0x3c>
    intFunc[EXTERNAL_INT_6]();
    28b6:	e0 91 98 06 	lds	r30, 0x0698
    28ba:	f0 91 99 06 	lds	r31, 0x0699
    28be:	19 95       	eicall
}
    28c0:	ff 91       	pop	r31
    28c2:	ef 91       	pop	r30
    28c4:	bf 91       	pop	r27
    28c6:	af 91       	pop	r26
    28c8:	9f 91       	pop	r25
    28ca:	8f 91       	pop	r24
    28cc:	7f 91       	pop	r23
    28ce:	6f 91       	pop	r22
    28d0:	5f 91       	pop	r21
    28d2:	4f 91       	pop	r20
    28d4:	3f 91       	pop	r19
    28d6:	2f 91       	pop	r18
    28d8:	0f 90       	pop	r0
    28da:	0b be       	out	0x3b, r0	; 59
    28dc:	0f 90       	pop	r0
    28de:	0f be       	out	0x3f, r0	; 63
    28e0:	0f 90       	pop	r0
    28e2:	1f 90       	pop	r1
    28e4:	18 95       	reti

000028e6 <__vector_8>:

SIGNAL(INT7_vect) {
    28e6:	1f 92       	push	r1
    28e8:	0f 92       	push	r0
    28ea:	0f b6       	in	r0, 0x3f	; 63
    28ec:	0f 92       	push	r0
    28ee:	0b b6       	in	r0, 0x3b	; 59
    28f0:	0f 92       	push	r0
    28f2:	11 24       	eor	r1, r1
    28f4:	2f 93       	push	r18
    28f6:	3f 93       	push	r19
    28f8:	4f 93       	push	r20
    28fa:	5f 93       	push	r21
    28fc:	6f 93       	push	r22
    28fe:	7f 93       	push	r23
    2900:	8f 93       	push	r24
    2902:	9f 93       	push	r25
    2904:	af 93       	push	r26
    2906:	bf 93       	push	r27
    2908:	ef 93       	push	r30
    290a:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
    290c:	80 91 9a 06 	lds	r24, 0x069A
    2910:	90 91 9b 06 	lds	r25, 0x069B
    2914:	89 2b       	or	r24, r25
    2916:	29 f0       	breq	.+10     	; 0x2922 <__vector_8+0x3c>
    intFunc[EXTERNAL_INT_7]();
    2918:	e0 91 9a 06 	lds	r30, 0x069A
    291c:	f0 91 9b 06 	lds	r31, 0x069B
    2920:	19 95       	eicall
}
    2922:	ff 91       	pop	r31
    2924:	ef 91       	pop	r30
    2926:	bf 91       	pop	r27
    2928:	af 91       	pop	r26
    292a:	9f 91       	pop	r25
    292c:	8f 91       	pop	r24
    292e:	7f 91       	pop	r23
    2930:	6f 91       	pop	r22
    2932:	5f 91       	pop	r21
    2934:	4f 91       	pop	r20
    2936:	3f 91       	pop	r19
    2938:	2f 91       	pop	r18
    293a:	0f 90       	pop	r0
    293c:	0b be       	out	0x3b, r0	; 59
    293e:	0f 90       	pop	r0
    2940:	0f be       	out	0x3f, r0	; 63
    2942:	0f 90       	pop	r0
    2944:	1f 90       	pop	r1
    2946:	18 95       	reti

00002948 <main>:
#include <Arduino.h>

int main(void)
    2948:	cf 93       	push	r28
    294a:	df 93       	push	r29
{
	init();
    294c:	0e 94 88 15 	call	0x2b10	; 0x2b10 <init>

#if defined(USBCON)
	USBDevice.attach();
#endif
	
	setup();
    2950:	0e 94 ad 0a 	call	0x155a	; 0x155a <setup>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
    2954:	cf e4       	ldi	r28, 0x4F	; 79
    2956:	de e0       	ldi	r29, 0x0E	; 14
#endif
	
	setup();
    
	for (;;) {
		loop();
    2958:	0e 94 00 08 	call	0x1000	; 0x1000 <loop>
		if (serialEventRun) serialEventRun();
    295c:	20 97       	sbiw	r28, 0x00	; 0
    295e:	e1 f3       	breq	.-8      	; 0x2958 <main+0x10>
    2960:	0e 94 4f 0e 	call	0x1c9e	; 0x1c9e <_Z14serialEventRunv>
    2964:	f9 cf       	rjmp	.-14     	; 0x2958 <main+0x10>

00002966 <__vector_23>:
#if defined(__AVR_ATtiny24__) || defined(__AVR_ATtiny44__) || defined(__AVR_ATtiny84__)
SIGNAL(TIM0_OVF_vect)
#else
SIGNAL(TIMER0_OVF_vect)
#endif
{
    2966:	1f 92       	push	r1
    2968:	0f 92       	push	r0
    296a:	0f b6       	in	r0, 0x3f	; 63
    296c:	0f 92       	push	r0
    296e:	11 24       	eor	r1, r1
    2970:	2f 93       	push	r18
    2972:	3f 93       	push	r19
    2974:	8f 93       	push	r24
    2976:	9f 93       	push	r25
    2978:	af 93       	push	r26
    297a:	bf 93       	push	r27
	// copy these to local variables so they can be stored in registers
	// (volatile variables must be read from memory on every access)
	unsigned long m = timer0_millis;
    297c:	80 91 a0 06 	lds	r24, 0x06A0
    2980:	90 91 a1 06 	lds	r25, 0x06A1
    2984:	a0 91 a2 06 	lds	r26, 0x06A2
    2988:	b0 91 a3 06 	lds	r27, 0x06A3
	unsigned char f = timer0_fract;
    298c:	30 91 a4 06 	lds	r19, 0x06A4

	m += MILLIS_INC;
    2990:	01 96       	adiw	r24, 0x01	; 1
    2992:	a1 1d       	adc	r26, r1
    2994:	b1 1d       	adc	r27, r1
	f += FRACT_INC;
    2996:	23 2f       	mov	r18, r19
    2998:	2d 5f       	subi	r18, 0xFD	; 253
	if (f >= FRACT_MAX) {
    299a:	2d 37       	cpi	r18, 0x7D	; 125
    299c:	20 f0       	brcs	.+8      	; 0x29a6 <__vector_23+0x40>
		f -= FRACT_MAX;
    299e:	2d 57       	subi	r18, 0x7D	; 125
		m += 1;
    29a0:	01 96       	adiw	r24, 0x01	; 1
    29a2:	a1 1d       	adc	r26, r1
    29a4:	b1 1d       	adc	r27, r1
	}

	timer0_fract = f;
    29a6:	20 93 a4 06 	sts	0x06A4, r18
	timer0_millis = m;
    29aa:	80 93 a0 06 	sts	0x06A0, r24
    29ae:	90 93 a1 06 	sts	0x06A1, r25
    29b2:	a0 93 a2 06 	sts	0x06A2, r26
    29b6:	b0 93 a3 06 	sts	0x06A3, r27
	timer0_overflow_count++;
    29ba:	80 91 9c 06 	lds	r24, 0x069C
    29be:	90 91 9d 06 	lds	r25, 0x069D
    29c2:	a0 91 9e 06 	lds	r26, 0x069E
    29c6:	b0 91 9f 06 	lds	r27, 0x069F
    29ca:	01 96       	adiw	r24, 0x01	; 1
    29cc:	a1 1d       	adc	r26, r1
    29ce:	b1 1d       	adc	r27, r1
    29d0:	80 93 9c 06 	sts	0x069C, r24
    29d4:	90 93 9d 06 	sts	0x069D, r25
    29d8:	a0 93 9e 06 	sts	0x069E, r26
    29dc:	b0 93 9f 06 	sts	0x069F, r27
}
    29e0:	bf 91       	pop	r27
    29e2:	af 91       	pop	r26
    29e4:	9f 91       	pop	r25
    29e6:	8f 91       	pop	r24
    29e8:	3f 91       	pop	r19
    29ea:	2f 91       	pop	r18
    29ec:	0f 90       	pop	r0
    29ee:	0f be       	out	0x3f, r0	; 63
    29f0:	0f 90       	pop	r0
    29f2:	1f 90       	pop	r1
    29f4:	18 95       	reti

000029f6 <millis>:

unsigned long millis()
{
	unsigned long m;
	uint8_t oldSREG = SREG;
    29f6:	8f b7       	in	r24, 0x3f	; 63

	// disable interrupts while we read timer0_millis or we might get an
	// inconsistent value (e.g. in the middle of a write to timer0_millis)
	cli();
    29f8:	f8 94       	cli
	m = timer0_millis;
    29fa:	20 91 a0 06 	lds	r18, 0x06A0
    29fe:	30 91 a1 06 	lds	r19, 0x06A1
    2a02:	40 91 a2 06 	lds	r20, 0x06A2
    2a06:	50 91 a3 06 	lds	r21, 0x06A3
	SREG = oldSREG;
    2a0a:	8f bf       	out	0x3f, r24	; 63

	return m;
}
    2a0c:	b9 01       	movw	r22, r18
    2a0e:	ca 01       	movw	r24, r20
    2a10:	08 95       	ret

00002a12 <micros>:

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    2a12:	9f b7       	in	r25, 0x3f	; 63
	
	cli();
    2a14:	f8 94       	cli
	m = timer0_overflow_count;
    2a16:	20 91 9c 06 	lds	r18, 0x069C
    2a1a:	30 91 9d 06 	lds	r19, 0x069D
    2a1e:	40 91 9e 06 	lds	r20, 0x069E
    2a22:	50 91 9f 06 	lds	r21, 0x069F
#if defined(TCNT0)
	t = TCNT0;
    2a26:	86 b5       	in	r24, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    2a28:	a8 9b       	sbis	0x15, 0	; 21
    2a2a:	06 c0       	rjmp	.+12     	; 0x2a38 <micros+0x26>
    2a2c:	8f 3f       	cpi	r24, 0xFF	; 255
    2a2e:	21 f0       	breq	.+8      	; 0x2a38 <micros+0x26>
		m++;
    2a30:	2f 5f       	subi	r18, 0xFF	; 255
    2a32:	3f 4f       	sbci	r19, 0xFF	; 255
    2a34:	4f 4f       	sbci	r20, 0xFF	; 255
    2a36:	5f 4f       	sbci	r21, 0xFF	; 255
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    2a38:	9f bf       	out	0x3f, r25	; 63
    2a3a:	54 2f       	mov	r21, r20
    2a3c:	43 2f       	mov	r20, r19
    2a3e:	32 2f       	mov	r19, r18
    2a40:	22 27       	eor	r18, r18
    2a42:	28 0f       	add	r18, r24
    2a44:	31 1d       	adc	r19, r1
    2a46:	41 1d       	adc	r20, r1
    2a48:	51 1d       	adc	r21, r1
    2a4a:	82 e0       	ldi	r24, 0x02	; 2
    2a4c:	22 0f       	add	r18, r18
    2a4e:	33 1f       	adc	r19, r19
    2a50:	44 1f       	adc	r20, r20
    2a52:	55 1f       	adc	r21, r21
    2a54:	8a 95       	dec	r24
    2a56:	d1 f7       	brne	.-12     	; 0x2a4c <micros+0x3a>
	
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}
    2a58:	b9 01       	movw	r22, r18
    2a5a:	ca 01       	movw	r24, r20
    2a5c:	08 95       	ret

00002a5e <delay>:

void delay(unsigned long ms)
{
    2a5e:	9b 01       	movw	r18, r22
    2a60:	ac 01       	movw	r20, r24
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    2a62:	7f b7       	in	r23, 0x3f	; 63
	
	cli();
    2a64:	f8 94       	cli
	m = timer0_overflow_count;
    2a66:	80 91 9c 06 	lds	r24, 0x069C
    2a6a:	90 91 9d 06 	lds	r25, 0x069D
    2a6e:	a0 91 9e 06 	lds	r26, 0x069E
    2a72:	b0 91 9f 06 	lds	r27, 0x069F
#if defined(TCNT0)
	t = TCNT0;
    2a76:	66 b5       	in	r22, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    2a78:	a8 9b       	sbis	0x15, 0	; 21
    2a7a:	05 c0       	rjmp	.+10     	; 0x2a86 <delay+0x28>
    2a7c:	6f 3f       	cpi	r22, 0xFF	; 255
    2a7e:	19 f0       	breq	.+6      	; 0x2a86 <delay+0x28>
		m++;
    2a80:	01 96       	adiw	r24, 0x01	; 1
    2a82:	a1 1d       	adc	r26, r1
    2a84:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    2a86:	7f bf       	out	0x3f, r23	; 63
	return ((m << 8) + t) * (64 / clockCyclesPerMicrosecond());
}

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();
    2a88:	ba 2f       	mov	r27, r26
    2a8a:	a9 2f       	mov	r26, r25
    2a8c:	98 2f       	mov	r25, r24
    2a8e:	88 27       	eor	r24, r24
    2a90:	86 0f       	add	r24, r22
    2a92:	91 1d       	adc	r25, r1
    2a94:	a1 1d       	adc	r26, r1
    2a96:	b1 1d       	adc	r27, r1
    2a98:	62 e0       	ldi	r22, 0x02	; 2
    2a9a:	88 0f       	add	r24, r24
    2a9c:	99 1f       	adc	r25, r25
    2a9e:	aa 1f       	adc	r26, r26
    2aa0:	bb 1f       	adc	r27, r27
    2aa2:	6a 95       	dec	r22
    2aa4:	d1 f7       	brne	.-12     	; 0x2a9a <delay+0x3c>
    2aa6:	bc 01       	movw	r22, r24
    2aa8:	2d c0       	rjmp	.+90     	; 0x2b04 <delay+0xa6>
	return m;
}

unsigned long micros() {
	unsigned long m;
	uint8_t oldSREG = SREG, t;
    2aaa:	ff b7       	in	r31, 0x3f	; 63
	
	cli();
    2aac:	f8 94       	cli
	m = timer0_overflow_count;
    2aae:	80 91 9c 06 	lds	r24, 0x069C
    2ab2:	90 91 9d 06 	lds	r25, 0x069D
    2ab6:	a0 91 9e 06 	lds	r26, 0x069E
    2aba:	b0 91 9f 06 	lds	r27, 0x069F
#if defined(TCNT0)
	t = TCNT0;
    2abe:	e6 b5       	in	r30, 0x26	; 38
	#error TIMER 0 not defined
#endif

  
#ifdef TIFR0
	if ((TIFR0 & _BV(TOV0)) && (t < 255))
    2ac0:	a8 9b       	sbis	0x15, 0	; 21
    2ac2:	05 c0       	rjmp	.+10     	; 0x2ace <delay+0x70>
    2ac4:	ef 3f       	cpi	r30, 0xFF	; 255
    2ac6:	19 f0       	breq	.+6      	; 0x2ace <delay+0x70>
		m++;
    2ac8:	01 96       	adiw	r24, 0x01	; 1
    2aca:	a1 1d       	adc	r26, r1
    2acc:	b1 1d       	adc	r27, r1
#else
	if ((TIFR & _BV(TOV0)) && (t < 255))
		m++;
#endif

	SREG = oldSREG;
    2ace:	ff bf       	out	0x3f, r31	; 63
void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
		if (((uint16_t)micros() - start) >= 1000) {
    2ad0:	ba 2f       	mov	r27, r26
    2ad2:	a9 2f       	mov	r26, r25
    2ad4:	98 2f       	mov	r25, r24
    2ad6:	88 27       	eor	r24, r24
    2ad8:	8e 0f       	add	r24, r30
    2ada:	91 1d       	adc	r25, r1
    2adc:	a1 1d       	adc	r26, r1
    2ade:	b1 1d       	adc	r27, r1
    2ae0:	e2 e0       	ldi	r30, 0x02	; 2
    2ae2:	88 0f       	add	r24, r24
    2ae4:	99 1f       	adc	r25, r25
    2ae6:	aa 1f       	adc	r26, r26
    2ae8:	bb 1f       	adc	r27, r27
    2aea:	ea 95       	dec	r30
    2aec:	d1 f7       	brne	.-12     	; 0x2ae2 <delay+0x84>
    2aee:	86 1b       	sub	r24, r22
    2af0:	97 0b       	sbc	r25, r23
    2af2:	88 5e       	subi	r24, 0xE8	; 232
    2af4:	93 40       	sbci	r25, 0x03	; 3
    2af6:	c8 f2       	brcs	.-78     	; 0x2aaa <delay+0x4c>
			ms--;
    2af8:	21 50       	subi	r18, 0x01	; 1
    2afa:	30 40       	sbci	r19, 0x00	; 0
    2afc:	40 40       	sbci	r20, 0x00	; 0
    2afe:	50 40       	sbci	r21, 0x00	; 0
			start += 1000;
    2b00:	68 51       	subi	r22, 0x18	; 24
    2b02:	7c 4f       	sbci	r23, 0xFC	; 252

void delay(unsigned long ms)
{
	uint16_t start = (uint16_t)micros();

	while (ms > 0) {
    2b04:	21 15       	cp	r18, r1
    2b06:	31 05       	cpc	r19, r1
    2b08:	41 05       	cpc	r20, r1
    2b0a:	51 05       	cpc	r21, r1
    2b0c:	71 f6       	brne	.-100    	; 0x2aaa <delay+0x4c>
		if (((uint16_t)micros() - start) >= 1000) {
			ms--;
			start += 1000;
		}
	}
}
    2b0e:	08 95       	ret

00002b10 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
    2b10:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
    2b12:	84 b5       	in	r24, 0x24	; 36
    2b14:	82 60       	ori	r24, 0x02	; 2
    2b16:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
    2b18:	84 b5       	in	r24, 0x24	; 36
    2b1a:	81 60       	ori	r24, 0x01	; 1
    2b1c:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
    2b1e:	85 b5       	in	r24, 0x25	; 37
    2b20:	82 60       	ori	r24, 0x02	; 2
    2b22:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
    2b24:	85 b5       	in	r24, 0x25	; 37
    2b26:	81 60       	ori	r24, 0x01	; 1
    2b28:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
    2b2a:	ee e6       	ldi	r30, 0x6E	; 110
    2b2c:	f0 e0       	ldi	r31, 0x00	; 0
    2b2e:	80 81       	ld	r24, Z
    2b30:	81 60       	ori	r24, 0x01	; 1
    2b32:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
    2b34:	e1 e8       	ldi	r30, 0x81	; 129
    2b36:	f0 e0       	ldi	r31, 0x00	; 0
    2b38:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
    2b3a:	80 81       	ld	r24, Z
    2b3c:	82 60       	ori	r24, 0x02	; 2
    2b3e:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
    2b40:	80 81       	ld	r24, Z
    2b42:	81 60       	ori	r24, 0x01	; 1
    2b44:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
    2b46:	e0 e8       	ldi	r30, 0x80	; 128
    2b48:	f0 e0       	ldi	r31, 0x00	; 0
    2b4a:	80 81       	ld	r24, Z
    2b4c:	81 60       	ori	r24, 0x01	; 1
    2b4e:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
    2b50:	e1 eb       	ldi	r30, 0xB1	; 177
    2b52:	f0 e0       	ldi	r31, 0x00	; 0
    2b54:	80 81       	ld	r24, Z
    2b56:	84 60       	ori	r24, 0x04	; 4
    2b58:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
    2b5a:	e0 eb       	ldi	r30, 0xB0	; 176
    2b5c:	f0 e0       	ldi	r31, 0x00	; 0
    2b5e:	80 81       	ld	r24, Z
    2b60:	81 60       	ori	r24, 0x01	; 1
    2b62:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
    2b64:	e1 e9       	ldi	r30, 0x91	; 145
    2b66:	f0 e0       	ldi	r31, 0x00	; 0
    2b68:	80 81       	ld	r24, Z
    2b6a:	82 60       	ori	r24, 0x02	; 2
    2b6c:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
    2b6e:	80 81       	ld	r24, Z
    2b70:	81 60       	ori	r24, 0x01	; 1
    2b72:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
    2b74:	e0 e9       	ldi	r30, 0x90	; 144
    2b76:	f0 e0       	ldi	r31, 0x00	; 0
    2b78:	80 81       	ld	r24, Z
    2b7a:	81 60       	ori	r24, 0x01	; 1
    2b7c:	80 83       	st	Z, r24
	sbi(TCCR4D, WGM40);		// put timer 4 in phase- and frequency-correct PWM mode	
	sbi(TCCR4A, PWM4A);		// enable PWM mode for comparator OCR4A
	sbi(TCCR4C, PWM4D);		// enable PWM mode for comparator OCR4D
#else /* beginning of timer4 block for ATMEGA1280 and ATMEGA2560 */
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
    2b7e:	e1 ea       	ldi	r30, 0xA1	; 161
    2b80:	f0 e0       	ldi	r31, 0x00	; 0
    2b82:	80 81       	ld	r24, Z
    2b84:	82 60       	ori	r24, 0x02	; 2
    2b86:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
    2b88:	80 81       	ld	r24, Z
    2b8a:	81 60       	ori	r24, 0x01	; 1
    2b8c:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
    2b8e:	e0 ea       	ldi	r30, 0xA0	; 160
    2b90:	f0 e0       	ldi	r31, 0x00	; 0
    2b92:	80 81       	ld	r24, Z
    2b94:	81 60       	ori	r24, 0x01	; 1
    2b96:	80 83       	st	Z, r24
#endif
#endif /* end timer4 block for ATMEGA1280/2560 and similar */	

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
    2b98:	e1 e2       	ldi	r30, 0x21	; 33
    2b9a:	f1 e0       	ldi	r31, 0x01	; 1
    2b9c:	80 81       	ld	r24, Z
    2b9e:	82 60       	ori	r24, 0x02	; 2
    2ba0:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
    2ba2:	80 81       	ld	r24, Z
    2ba4:	81 60       	ori	r24, 0x01	; 1
    2ba6:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
    2ba8:	e0 e2       	ldi	r30, 0x20	; 32
    2baa:	f1 e0       	ldi	r31, 0x01	; 1
    2bac:	80 81       	ld	r24, Z
    2bae:	81 60       	ori	r24, 0x01	; 1
    2bb0:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
    2bb2:	ea e7       	ldi	r30, 0x7A	; 122
    2bb4:	f0 e0       	ldi	r31, 0x00	; 0
    2bb6:	80 81       	ld	r24, Z
    2bb8:	84 60       	ori	r24, 0x04	; 4
    2bba:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
    2bbc:	80 81       	ld	r24, Z
    2bbe:	82 60       	ori	r24, 0x02	; 2
    2bc0:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
    2bc2:	80 81       	ld	r24, Z
    2bc4:	81 60       	ori	r24, 0x01	; 1
    2bc6:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
    2bc8:	80 81       	ld	r24, Z
    2bca:	80 68       	ori	r24, 0x80	; 128
    2bcc:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
    2bce:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
    2bd2:	08 95       	ret

00002bd4 <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
    2bd4:	1f 93       	push	r17
    2bd6:	cf 93       	push	r28
    2bd8:	df 93       	push	r29
    2bda:	18 2f       	mov	r17, r24
    2bdc:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
    2bde:	61 e0       	ldi	r22, 0x01	; 1
    2be0:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <pinMode>
	if (val == 0)
    2be4:	20 97       	sbiw	r28, 0x00	; 0
    2be6:	09 f4       	brne	.+2      	; 0x2bea <analogWrite+0x16>
    2be8:	cb c0       	rjmp	.+406    	; 0x2d80 <analogWrite+0x1ac>
	{
		digitalWrite(pin, LOW);
	}
	//TODO: check and repair
	//original value 255
	else if (val == 2047)
    2bea:	87 e0       	ldi	r24, 0x07	; 7
    2bec:	cf 3f       	cpi	r28, 0xFF	; 255
    2bee:	d8 07       	cpc	r29, r24
    2bf0:	09 f4       	brne	.+2      	; 0x2bf4 <analogWrite+0x20>
    2bf2:	c9 c0       	rjmp	.+402    	; 0x2d86 <analogWrite+0x1b2>
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
    2bf4:	e1 2f       	mov	r30, r17
    2bf6:	f0 e0       	ldi	r31, 0x00	; 0
    2bf8:	e2 54       	subi	r30, 0x42	; 66
    2bfa:	fe 4f       	sbci	r31, 0xFE	; 254
    2bfc:	84 91       	lpm	r24, Z+
    2bfe:	89 30       	cpi	r24, 0x09	; 9
    2c00:	09 f4       	brne	.+2      	; 0x2c04 <analogWrite+0x30>
    2c02:	66 c0       	rjmp	.+204    	; 0x2cd0 <analogWrite+0xfc>
    2c04:	8a 30       	cpi	r24, 0x0A	; 10
    2c06:	b0 f4       	brcc	.+44     	; 0x2c34 <analogWrite+0x60>
    2c08:	84 30       	cpi	r24, 0x04	; 4
    2c0a:	f1 f1       	breq	.+124    	; 0x2c88 <analogWrite+0xb4>
    2c0c:	85 30       	cpi	r24, 0x05	; 5
    2c0e:	40 f4       	brcc	.+16     	; 0x2c20 <analogWrite+0x4c>
    2c10:	82 30       	cpi	r24, 0x02	; 2
    2c12:	59 f1       	breq	.+86     	; 0x2c6a <analogWrite+0x96>
    2c14:	83 30       	cpi	r24, 0x03	; 3
    2c16:	70 f5       	brcc	.+92     	; 0x2c74 <analogWrite+0xa0>
    2c18:	81 30       	cpi	r24, 0x01	; 1
    2c1a:	09 f0       	breq	.+2      	; 0x2c1e <analogWrite+0x4a>
    2c1c:	ae c0       	rjmp	.+348    	; 0x2d7a <analogWrite+0x1a6>
    2c1e:	20 c0       	rjmp	.+64     	; 0x2c60 <analogWrite+0x8c>
    2c20:	87 30       	cpi	r24, 0x07	; 7
    2c22:	09 f4       	brne	.+2      	; 0x2c26 <analogWrite+0x52>
    2c24:	43 c0       	rjmp	.+134    	; 0x2cac <analogWrite+0xd8>
    2c26:	88 30       	cpi	r24, 0x08	; 8
    2c28:	08 f0       	brcs	.+2      	; 0x2c2c <analogWrite+0x58>
    2c2a:	48 c0       	rjmp	.+144    	; 0x2cbc <analogWrite+0xe8>
    2c2c:	86 30       	cpi	r24, 0x06	; 6
    2c2e:	09 f0       	breq	.+2      	; 0x2c32 <analogWrite+0x5e>
    2c30:	a4 c0       	rjmp	.+328    	; 0x2d7a <analogWrite+0x1a6>
    2c32:	34 c0       	rjmp	.+104    	; 0x2c9c <analogWrite+0xc8>
    2c34:	8d 30       	cpi	r24, 0x0D	; 13
    2c36:	09 f4       	brne	.+2      	; 0x2c3a <analogWrite+0x66>
    2c38:	78 c0       	rjmp	.+240    	; 0x2d2a <analogWrite+0x156>
    2c3a:	8e 30       	cpi	r24, 0x0E	; 14
    2c3c:	38 f4       	brcc	.+14     	; 0x2c4c <analogWrite+0x78>
    2c3e:	8b 30       	cpi	r24, 0x0B	; 11
    2c40:	09 f4       	brne	.+2      	; 0x2c44 <analogWrite+0x70>
    2c42:	5a c0       	rjmp	.+180    	; 0x2cf8 <analogWrite+0x124>
    2c44:	8c 30       	cpi	r24, 0x0C	; 12
    2c46:	08 f0       	brcs	.+2      	; 0x2c4a <analogWrite+0x76>
    2c48:	66 c0       	rjmp	.+204    	; 0x2d16 <analogWrite+0x142>
    2c4a:	4c c0       	rjmp	.+152    	; 0x2ce4 <analogWrite+0x110>
    2c4c:	80 31       	cpi	r24, 0x10	; 16
    2c4e:	09 f4       	brne	.+2      	; 0x2c52 <analogWrite+0x7e>
    2c50:	80 c0       	rjmp	.+256    	; 0x2d52 <analogWrite+0x17e>
    2c52:	81 31       	cpi	r24, 0x11	; 17
    2c54:	09 f4       	brne	.+2      	; 0x2c58 <analogWrite+0x84>
    2c56:	87 c0       	rjmp	.+270    	; 0x2d66 <analogWrite+0x192>
    2c58:	8f 30       	cpi	r24, 0x0F	; 15
    2c5a:	09 f0       	breq	.+2      	; 0x2c5e <analogWrite+0x8a>
    2c5c:	8e c0       	rjmp	.+284    	; 0x2d7a <analogWrite+0x1a6>
    2c5e:	6f c0       	rjmp	.+222    	; 0x2d3e <analogWrite+0x16a>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
    2c60:	84 b5       	in	r24, 0x24	; 36
    2c62:	80 68       	ori	r24, 0x80	; 128
    2c64:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
    2c66:	c7 bd       	out	0x27, r28	; 39
    2c68:	92 c0       	rjmp	.+292    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
    2c6a:	84 b5       	in	r24, 0x24	; 36
    2c6c:	80 62       	ori	r24, 0x20	; 32
    2c6e:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
    2c70:	c8 bd       	out	0x28, r28	; 40
    2c72:	8d c0       	rjmp	.+282    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
    2c74:	80 91 80 00 	lds	r24, 0x0080
    2c78:	80 68       	ori	r24, 0x80	; 128
    2c7a:	80 93 80 00 	sts	0x0080, r24
				OCR1A = val; // set pwm duty
    2c7e:	d0 93 89 00 	sts	0x0089, r29
    2c82:	c0 93 88 00 	sts	0x0088, r28
    2c86:	83 c0       	rjmp	.+262    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
    2c88:	80 91 80 00 	lds	r24, 0x0080
    2c8c:	80 62       	ori	r24, 0x20	; 32
    2c8e:	80 93 80 00 	sts	0x0080, r24
				OCR1B = val; // set pwm duty
    2c92:	d0 93 8b 00 	sts	0x008B, r29
    2c96:	c0 93 8a 00 	sts	0x008A, r28
    2c9a:	79 c0       	rjmp	.+242    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
    2c9c:	80 91 b0 00 	lds	r24, 0x00B0
    2ca0:	80 68       	ori	r24, 0x80	; 128
    2ca2:	80 93 b0 00 	sts	0x00B0, r24
				OCR2A = val; // set pwm duty
    2ca6:	c0 93 b3 00 	sts	0x00B3, r28
    2caa:	71 c0       	rjmp	.+226    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
    2cac:	80 91 b0 00 	lds	r24, 0x00B0
    2cb0:	80 62       	ori	r24, 0x20	; 32
    2cb2:	80 93 b0 00 	sts	0x00B0, r24
				OCR2B = val; // set pwm duty
    2cb6:	c0 93 b4 00 	sts	0x00B4, r28
    2cba:	69 c0       	rjmp	.+210    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR3A) && defined(COM3A1)
			case TIMER3A:
				// connect pwm to pin on timer 3, channel A
				sbi(TCCR3A, COM3A1);
    2cbc:	80 91 90 00 	lds	r24, 0x0090
    2cc0:	80 68       	ori	r24, 0x80	; 128
    2cc2:	80 93 90 00 	sts	0x0090, r24
				OCR3A = val; // set pwm duty
    2cc6:	d0 93 99 00 	sts	0x0099, r29
    2cca:	c0 93 98 00 	sts	0x0098, r28
    2cce:	5f c0       	rjmp	.+190    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR3A) && defined(COM3B1)
			case TIMER3B:
				// connect pwm to pin on timer 3, channel B
				sbi(TCCR3A, COM3B1);
    2cd0:	80 91 90 00 	lds	r24, 0x0090
    2cd4:	80 62       	ori	r24, 0x20	; 32
    2cd6:	80 93 90 00 	sts	0x0090, r24
				OCR3B = val; // set pwm duty
    2cda:	d0 93 9b 00 	sts	0x009B, r29
    2cde:	c0 93 9a 00 	sts	0x009A, r28
    2ce2:	55 c0       	rjmp	.+170    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR3A) && defined(COM3C1)
			case TIMER3C:
				// connect pwm to pin on timer 3, channel C
				sbi(TCCR3A, COM3C1);
    2ce4:	80 91 90 00 	lds	r24, 0x0090
    2ce8:	88 60       	ori	r24, 0x08	; 8
    2cea:	80 93 90 00 	sts	0x0090, r24
				OCR3C = val; // set pwm duty
    2cee:	d0 93 9d 00 	sts	0x009D, r29
    2cf2:	c0 93 9c 00 	sts	0x009C, r28
    2cf6:	4b c0       	rjmp	.+150    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR4A)
			case TIMER4A:
				//connect pwm to pin on timer 4, channel A
				sbi(TCCR4A, COM4A1);
    2cf8:	80 91 a0 00 	lds	r24, 0x00A0
    2cfc:	80 68       	ori	r24, 0x80	; 128
    2cfe:	80 93 a0 00 	sts	0x00A0, r24
				#if defined(COM4A0)		// only used on 32U4
				cbi(TCCR4A, COM4A0);
    2d02:	80 91 a0 00 	lds	r24, 0x00A0
    2d06:	8f 7b       	andi	r24, 0xBF	; 191
    2d08:	80 93 a0 00 	sts	0x00A0, r24
				#endif
				OCR4A = val;	// set pwm duty
    2d0c:	d0 93 a9 00 	sts	0x00A9, r29
    2d10:	c0 93 a8 00 	sts	0x00A8, r28
    2d14:	3c c0       	rjmp	.+120    	; 0x2d8e <analogWrite+0x1ba>
			#endif
			
			#if defined(TCCR4A) && defined(COM4B1)
			case TIMER4B:
				// connect pwm to pin on timer 4, channel B
				sbi(TCCR4A, COM4B1);
    2d16:	80 91 a0 00 	lds	r24, 0x00A0
    2d1a:	80 62       	ori	r24, 0x20	; 32
    2d1c:	80 93 a0 00 	sts	0x00A0, r24
				OCR4B = val; // set pwm duty
    2d20:	d0 93 ab 00 	sts	0x00AB, r29
    2d24:	c0 93 aa 00 	sts	0x00AA, r28
    2d28:	32 c0       	rjmp	.+100    	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR4A) && defined(COM4C1)
			case TIMER4C:
				// connect pwm to pin on timer 4, channel C
				sbi(TCCR4A, COM4C1);
    2d2a:	80 91 a0 00 	lds	r24, 0x00A0
    2d2e:	88 60       	ori	r24, 0x08	; 8
    2d30:	80 93 a0 00 	sts	0x00A0, r24
				OCR4C = val; // set pwm duty
    2d34:	d0 93 ad 00 	sts	0x00AD, r29
    2d38:	c0 93 ac 00 	sts	0x00AC, r28
    2d3c:	28 c0       	rjmp	.+80     	; 0x2d8e <analogWrite+0x1ba>

							
			#if defined(TCCR5A) && defined(COM5A1)
			case TIMER5A:
				// connect pwm to pin on timer 5, channel A
				sbi(TCCR5A, COM5A1);
    2d3e:	80 91 20 01 	lds	r24, 0x0120
    2d42:	80 68       	ori	r24, 0x80	; 128
    2d44:	80 93 20 01 	sts	0x0120, r24
				OCR5A = val; // set pwm duty
    2d48:	d0 93 29 01 	sts	0x0129, r29
    2d4c:	c0 93 28 01 	sts	0x0128, r28
    2d50:	1e c0       	rjmp	.+60     	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR5A) && defined(COM5B1)
			case TIMER5B:
				// connect pwm to pin on timer 5, channel B
				sbi(TCCR5A, COM5B1);
    2d52:	80 91 20 01 	lds	r24, 0x0120
    2d56:	80 62       	ori	r24, 0x20	; 32
    2d58:	80 93 20 01 	sts	0x0120, r24
				OCR5B = val; // set pwm duty
    2d5c:	d0 93 2b 01 	sts	0x012B, r29
    2d60:	c0 93 2a 01 	sts	0x012A, r28
    2d64:	14 c0       	rjmp	.+40     	; 0x2d8e <analogWrite+0x1ba>
			#endif

			#if defined(TCCR5A) && defined(COM5C1)
			case TIMER5C:
				// connect pwm to pin on timer 5, channel C
				sbi(TCCR5A, COM5C1);
    2d66:	80 91 20 01 	lds	r24, 0x0120
    2d6a:	88 60       	ori	r24, 0x08	; 8
    2d6c:	80 93 20 01 	sts	0x0120, r24
				OCR5C = val; // set pwm duty
    2d70:	d0 93 2d 01 	sts	0x012D, r29
    2d74:	c0 93 2c 01 	sts	0x012C, r28
    2d78:	0a c0       	rjmp	.+20     	; 0x2d8e <analogWrite+0x1ba>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
    2d7a:	c0 38       	cpi	r28, 0x80	; 128
    2d7c:	d1 05       	cpc	r29, r1
    2d7e:	1c f4       	brge	.+6      	; 0x2d86 <analogWrite+0x1b2>
					digitalWrite(pin, LOW);
    2d80:	81 2f       	mov	r24, r17
    2d82:	60 e0       	ldi	r22, 0x00	; 0
    2d84:	02 c0       	rjmp	.+4      	; 0x2d8a <analogWrite+0x1b6>
				} else {
					digitalWrite(pin, HIGH);
    2d86:	81 2f       	mov	r24, r17
    2d88:	61 e0       	ldi	r22, 0x01	; 1
    2d8a:	0e 94 7e 17 	call	0x2efc	; 0x2efc <digitalWrite>
				}
		}
	}
}
    2d8e:	df 91       	pop	r29
    2d90:	cf 91       	pop	r28
    2d92:	1f 91       	pop	r17
    2d94:	08 95       	ret

00002d96 <pinMode>:
#define ARDUINO_MAIN
#include "wiring_private.h"
#include "pins_arduino.h"

void pinMode(uint8_t pin, uint8_t mode)
{
    2d96:	cf 93       	push	r28
    2d98:	df 93       	push	r29
	uint8_t bit = digitalPinToBitMask(pin);
    2d9a:	48 2f       	mov	r20, r24
    2d9c:	50 e0       	ldi	r21, 0x00	; 0
    2d9e:	ca 01       	movw	r24, r20
    2da0:	88 58       	subi	r24, 0x88	; 136
    2da2:	9e 4f       	sbci	r25, 0xFE	; 254
    2da4:	fc 01       	movw	r30, r24
    2da6:	34 91       	lpm	r19, Z+
	uint8_t port = digitalPinToPort(pin);
    2da8:	4e 5c       	subi	r20, 0xCE	; 206
    2daa:	5e 4f       	sbci	r21, 0xFE	; 254
    2dac:	fa 01       	movw	r30, r20
    2dae:	84 91       	lpm	r24, Z+
	volatile uint8_t *reg, *out;

	if (port == NOT_A_PIN) return;
    2db0:	88 23       	and	r24, r24
    2db2:	69 f1       	breq	.+90     	; 0x2e0e <pinMode+0x78>

	// JWS: can I let the optimizer do this?
	reg = portModeRegister(port);
    2db4:	90 e0       	ldi	r25, 0x00	; 0
    2db6:	88 0f       	add	r24, r24
    2db8:	99 1f       	adc	r25, r25
    2dba:	fc 01       	movw	r30, r24
    2dbc:	ec 51       	subi	r30, 0x1C	; 28
    2dbe:	ff 4f       	sbci	r31, 0xFF	; 255
    2dc0:	a5 91       	lpm	r26, Z+
    2dc2:	b4 91       	lpm	r27, Z+
	out = portOutputRegister(port);
    2dc4:	fc 01       	movw	r30, r24
    2dc6:	e2 50       	subi	r30, 0x02	; 2
    2dc8:	ff 4f       	sbci	r31, 0xFF	; 255
    2dca:	c5 91       	lpm	r28, Z+
    2dcc:	d4 91       	lpm	r29, Z+

	if (mode == INPUT) { 
    2dce:	66 23       	and	r22, r22
    2dd0:	51 f4       	brne	.+20     	; 0x2de6 <pinMode+0x50>
		uint8_t oldSREG = SREG;
    2dd2:	2f b7       	in	r18, 0x3f	; 63
                cli();
    2dd4:	f8 94       	cli
		*reg &= ~bit;
    2dd6:	8c 91       	ld	r24, X
    2dd8:	93 2f       	mov	r25, r19
    2dda:	90 95       	com	r25
    2ddc:	89 23       	and	r24, r25
    2dde:	8c 93       	st	X, r24
		*out &= ~bit;
    2de0:	88 81       	ld	r24, Y
    2de2:	89 23       	and	r24, r25
    2de4:	0b c0       	rjmp	.+22     	; 0x2dfc <pinMode+0x66>
		SREG = oldSREG;
	} else if (mode == INPUT_PULLUP) {
    2de6:	62 30       	cpi	r22, 0x02	; 2
    2de8:	61 f4       	brne	.+24     	; 0x2e02 <pinMode+0x6c>
		uint8_t oldSREG = SREG;
    2dea:	2f b7       	in	r18, 0x3f	; 63
                cli();
    2dec:	f8 94       	cli
		*reg &= ~bit;
    2dee:	8c 91       	ld	r24, X
    2df0:	93 2f       	mov	r25, r19
    2df2:	90 95       	com	r25
    2df4:	89 23       	and	r24, r25
    2df6:	8c 93       	st	X, r24
		*out |= bit;
    2df8:	88 81       	ld	r24, Y
    2dfa:	83 2b       	or	r24, r19
    2dfc:	88 83       	st	Y, r24
		SREG = oldSREG;
    2dfe:	2f bf       	out	0x3f, r18	; 63
    2e00:	06 c0       	rjmp	.+12     	; 0x2e0e <pinMode+0x78>
	} else {
		uint8_t oldSREG = SREG;
    2e02:	9f b7       	in	r25, 0x3f	; 63
                cli();
    2e04:	f8 94       	cli
		*reg |= bit;
    2e06:	8c 91       	ld	r24, X
    2e08:	83 2b       	or	r24, r19
    2e0a:	8c 93       	st	X, r24
		SREG = oldSREG;
    2e0c:	9f bf       	out	0x3f, r25	; 63
	}
}
    2e0e:	df 91       	pop	r29
    2e10:	cf 91       	pop	r28
    2e12:	08 95       	ret

00002e14 <turnOffPWM>:
//
//static inline void turnOffPWM(uint8_t timer) __attribute__ ((always_inline));
//static inline void turnOffPWM(uint8_t timer)
static void turnOffPWM(uint8_t timer)
{
	switch (timer)
    2e14:	89 30       	cpi	r24, 0x09	; 9
    2e16:	09 f4       	brne	.+2      	; 0x2e1a <turnOffPWM+0x6>
    2e18:	49 c0       	rjmp	.+146    	; 0x2eac <turnOffPWM+0x98>
    2e1a:	8a 30       	cpi	r24, 0x0A	; 10
    2e1c:	a0 f4       	brcc	.+40     	; 0x2e46 <turnOffPWM+0x32>
    2e1e:	84 30       	cpi	r24, 0x04	; 4
    2e20:	51 f1       	breq	.+84     	; 0x2e76 <turnOffPWM+0x62>
    2e22:	85 30       	cpi	r24, 0x05	; 5
    2e24:	40 f4       	brcc	.+16     	; 0x2e36 <turnOffPWM+0x22>
    2e26:	82 30       	cpi	r24, 0x02	; 2
    2e28:	79 f1       	breq	.+94     	; 0x2e88 <turnOffPWM+0x74>
    2e2a:	83 30       	cpi	r24, 0x03	; 3
    2e2c:	00 f5       	brcc	.+64     	; 0x2e6e <turnOffPWM+0x5a>
    2e2e:	81 30       	cpi	r24, 0x01	; 1
    2e30:	09 f0       	breq	.+2      	; 0x2e34 <turnOffPWM+0x20>
    2e32:	63 c0       	rjmp	.+198    	; 0x2efa <turnOffPWM+0xe6>
    2e34:	26 c0       	rjmp	.+76     	; 0x2e82 <turnOffPWM+0x6e>
    2e36:	87 30       	cpi	r24, 0x07	; 7
    2e38:	79 f1       	breq	.+94     	; 0x2e98 <turnOffPWM+0x84>
    2e3a:	88 30       	cpi	r24, 0x08	; 8
    2e3c:	98 f5       	brcc	.+102    	; 0x2ea4 <turnOffPWM+0x90>
    2e3e:	86 30       	cpi	r24, 0x06	; 6
    2e40:	09 f0       	breq	.+2      	; 0x2e44 <turnOffPWM+0x30>
    2e42:	5b c0       	rjmp	.+182    	; 0x2efa <turnOffPWM+0xe6>
    2e44:	25 c0       	rjmp	.+74     	; 0x2e90 <turnOffPWM+0x7c>
    2e46:	8d 30       	cpi	r24, 0x0D	; 13
    2e48:	09 f4       	brne	.+2      	; 0x2e4c <turnOffPWM+0x38>
    2e4a:	42 c0       	rjmp	.+132    	; 0x2ed0 <turnOffPWM+0xbc>
    2e4c:	8e 30       	cpi	r24, 0x0E	; 14
    2e4e:	28 f4       	brcc	.+10     	; 0x2e5a <turnOffPWM+0x46>
    2e50:	8b 30       	cpi	r24, 0x0B	; 11
    2e52:	b1 f1       	breq	.+108    	; 0x2ec0 <turnOffPWM+0xac>
    2e54:	8c 30       	cpi	r24, 0x0C	; 12
    2e56:	c0 f5       	brcc	.+112    	; 0x2ec8 <turnOffPWM+0xb4>
    2e58:	2d c0       	rjmp	.+90     	; 0x2eb4 <turnOffPWM+0xa0>
    2e5a:	80 31       	cpi	r24, 0x10	; 16
    2e5c:	09 f4       	brne	.+2      	; 0x2e60 <turnOffPWM+0x4c>
    2e5e:	42 c0       	rjmp	.+132    	; 0x2ee4 <turnOffPWM+0xd0>
    2e60:	81 31       	cpi	r24, 0x11	; 17
    2e62:	09 f4       	brne	.+2      	; 0x2e66 <turnOffPWM+0x52>
    2e64:	45 c0       	rjmp	.+138    	; 0x2ef0 <turnOffPWM+0xdc>
    2e66:	8f 30       	cpi	r24, 0x0F	; 15
    2e68:	09 f0       	breq	.+2      	; 0x2e6c <turnOffPWM+0x58>
    2e6a:	47 c0       	rjmp	.+142    	; 0x2efa <turnOffPWM+0xe6>
    2e6c:	37 c0       	rjmp	.+110    	; 0x2edc <turnOffPWM+0xc8>
	{
		#if defined(TCCR1A) && defined(COM1A1)
		case TIMER1A:   cbi(TCCR1A, COM1A1);    break;
    2e6e:	80 91 80 00 	lds	r24, 0x0080
    2e72:	8f 77       	andi	r24, 0x7F	; 127
    2e74:	03 c0       	rjmp	.+6      	; 0x2e7c <turnOffPWM+0x68>
		#endif
		#if defined(TCCR1A) && defined(COM1B1)
		case TIMER1B:   cbi(TCCR1A, COM1B1);    break;
    2e76:	80 91 80 00 	lds	r24, 0x0080
    2e7a:	8f 7d       	andi	r24, 0xDF	; 223
    2e7c:	80 93 80 00 	sts	0x0080, r24
    2e80:	08 95       	ret
		#if defined(TCCR2) && defined(COM21)
		case  TIMER2:   cbi(TCCR2, COM21);      break;
		#endif
		
		#if defined(TCCR0A) && defined(COM0A1)
		case  TIMER0A:  cbi(TCCR0A, COM0A1);    break;
    2e82:	84 b5       	in	r24, 0x24	; 36
    2e84:	8f 77       	andi	r24, 0x7F	; 127
    2e86:	02 c0       	rjmp	.+4      	; 0x2e8c <turnOffPWM+0x78>
		#endif
		
		#if defined(TIMER0B) && defined(COM0B1)
		case  TIMER0B:  cbi(TCCR0A, COM0B1);    break;
    2e88:	84 b5       	in	r24, 0x24	; 36
    2e8a:	8f 7d       	andi	r24, 0xDF	; 223
    2e8c:	84 bd       	out	0x24, r24	; 36
    2e8e:	08 95       	ret
		#endif
		#if defined(TCCR2A) && defined(COM2A1)
		case  TIMER2A:  cbi(TCCR2A, COM2A1);    break;
    2e90:	80 91 b0 00 	lds	r24, 0x00B0
    2e94:	8f 77       	andi	r24, 0x7F	; 127
    2e96:	03 c0       	rjmp	.+6      	; 0x2e9e <turnOffPWM+0x8a>
		#endif
		#if defined(TCCR2A) && defined(COM2B1)
		case  TIMER2B:  cbi(TCCR2A, COM2B1);    break;
    2e98:	80 91 b0 00 	lds	r24, 0x00B0
    2e9c:	8f 7d       	andi	r24, 0xDF	; 223
    2e9e:	80 93 b0 00 	sts	0x00B0, r24
    2ea2:	08 95       	ret
		#endif
		
		#if defined(TCCR3A) && defined(COM3A1)
		case  TIMER3A:  cbi(TCCR3A, COM3A1);    break;
    2ea4:	80 91 90 00 	lds	r24, 0x0090
    2ea8:	8f 77       	andi	r24, 0x7F	; 127
    2eaa:	07 c0       	rjmp	.+14     	; 0x2eba <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3B1)
		case  TIMER3B:  cbi(TCCR3A, COM3B1);    break;
    2eac:	80 91 90 00 	lds	r24, 0x0090
    2eb0:	8f 7d       	andi	r24, 0xDF	; 223
    2eb2:	03 c0       	rjmp	.+6      	; 0x2eba <turnOffPWM+0xa6>
		#endif
		#if defined(TCCR3A) && defined(COM3C1)
		case  TIMER3C:  cbi(TCCR3A, COM3C1);    break;
    2eb4:	80 91 90 00 	lds	r24, 0x0090
    2eb8:	87 7f       	andi	r24, 0xF7	; 247
    2eba:	80 93 90 00 	sts	0x0090, r24
    2ebe:	08 95       	ret
		#endif

		#if defined(TCCR4A) && defined(COM4A1)
		case  TIMER4A:  cbi(TCCR4A, COM4A1);    break;
    2ec0:	80 91 a0 00 	lds	r24, 0x00A0
    2ec4:	8f 77       	andi	r24, 0x7F	; 127
    2ec6:	07 c0       	rjmp	.+14     	; 0x2ed6 <turnOffPWM+0xc2>
		#endif					
		#if defined(TCCR4A) && defined(COM4B1)
		case  TIMER4B:  cbi(TCCR4A, COM4B1);    break;
    2ec8:	80 91 a0 00 	lds	r24, 0x00A0
    2ecc:	8f 7d       	andi	r24, 0xDF	; 223
    2ece:	03 c0       	rjmp	.+6      	; 0x2ed6 <turnOffPWM+0xc2>
		#endif
		#if defined(TCCR4A) && defined(COM4C1)
		case  TIMER4C:  cbi(TCCR4A, COM4C1);    break;
    2ed0:	80 91 a0 00 	lds	r24, 0x00A0
    2ed4:	87 7f       	andi	r24, 0xF7	; 247
    2ed6:	80 93 a0 00 	sts	0x00A0, r24
    2eda:	08 95       	ret
		#if defined(TCCR4C) && defined(COM4D1)
		case TIMER4D:	cbi(TCCR4C, COM4D1);	break;
		#endif			
			
		#if defined(TCCR5A)
		case  TIMER5A:  cbi(TCCR5A, COM5A1);    break;
    2edc:	80 91 20 01 	lds	r24, 0x0120
    2ee0:	8f 77       	andi	r24, 0x7F	; 127
    2ee2:	03 c0       	rjmp	.+6      	; 0x2eea <turnOffPWM+0xd6>
		case  TIMER5B:  cbi(TCCR5A, COM5B1);    break;
    2ee4:	80 91 20 01 	lds	r24, 0x0120
    2ee8:	8f 7d       	andi	r24, 0xDF	; 223
    2eea:	80 93 20 01 	sts	0x0120, r24
    2eee:	08 95       	ret
		case  TIMER5C:  cbi(TCCR5A, COM5C1);    break;
    2ef0:	80 91 20 01 	lds	r24, 0x0120
    2ef4:	87 7f       	andi	r24, 0xF7	; 247
    2ef6:	80 93 20 01 	sts	0x0120, r24
    2efa:	08 95       	ret

00002efc <digitalWrite>:
		#endif
	}
}

void digitalWrite(uint8_t pin, uint8_t val)
{
    2efc:	ff 92       	push	r15
    2efe:	0f 93       	push	r16
    2f00:	1f 93       	push	r17
    2f02:	f6 2e       	mov	r15, r22
	uint8_t timer = digitalPinToTimer(pin);
    2f04:	48 2f       	mov	r20, r24
    2f06:	50 e0       	ldi	r21, 0x00	; 0
    2f08:	ca 01       	movw	r24, r20
    2f0a:	82 54       	subi	r24, 0x42	; 66
    2f0c:	9e 4f       	sbci	r25, 0xFE	; 254
    2f0e:	fc 01       	movw	r30, r24
    2f10:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    2f12:	ca 01       	movw	r24, r20
    2f14:	88 58       	subi	r24, 0x88	; 136
    2f16:	9e 4f       	sbci	r25, 0xFE	; 254
    2f18:	fc 01       	movw	r30, r24
    2f1a:	14 91       	lpm	r17, Z+
	uint8_t port = digitalPinToPort(pin);
    2f1c:	4e 5c       	subi	r20, 0xCE	; 206
    2f1e:	5e 4f       	sbci	r21, 0xFE	; 254
    2f20:	fa 01       	movw	r30, r20
    2f22:	04 91       	lpm	r16, Z+
	volatile uint8_t *out;

	if (port == NOT_A_PIN) return;
    2f24:	00 23       	and	r16, r16
    2f26:	c9 f0       	breq	.+50     	; 0x2f5a <digitalWrite+0x5e>

	// If the pin that support PWM output, we need to turn it off
	// before doing a digital write.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    2f28:	22 23       	and	r18, r18
    2f2a:	19 f0       	breq	.+6      	; 0x2f32 <digitalWrite+0x36>
    2f2c:	82 2f       	mov	r24, r18
    2f2e:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <turnOffPWM>

	out = portOutputRegister(port);
    2f32:	e0 2f       	mov	r30, r16
    2f34:	f0 e0       	ldi	r31, 0x00	; 0
    2f36:	ee 0f       	add	r30, r30
    2f38:	ff 1f       	adc	r31, r31
    2f3a:	e2 50       	subi	r30, 0x02	; 2
    2f3c:	ff 4f       	sbci	r31, 0xFF	; 255
    2f3e:	a5 91       	lpm	r26, Z+
    2f40:	b4 91       	lpm	r27, Z+

	uint8_t oldSREG = SREG;
    2f42:	9f b7       	in	r25, 0x3f	; 63
	cli();
    2f44:	f8 94       	cli

	if (val == LOW) {
    2f46:	ff 20       	and	r15, r15
    2f48:	21 f4       	brne	.+8      	; 0x2f52 <digitalWrite+0x56>
		*out &= ~bit;
    2f4a:	8c 91       	ld	r24, X
    2f4c:	10 95       	com	r17
    2f4e:	81 23       	and	r24, r17
    2f50:	02 c0       	rjmp	.+4      	; 0x2f56 <digitalWrite+0x5a>
	} else {
		*out |= bit;
    2f52:	8c 91       	ld	r24, X
    2f54:	81 2b       	or	r24, r17
    2f56:	8c 93       	st	X, r24
	}

	SREG = oldSREG;
    2f58:	9f bf       	out	0x3f, r25	; 63
}
    2f5a:	1f 91       	pop	r17
    2f5c:	0f 91       	pop	r16
    2f5e:	ff 90       	pop	r15
    2f60:	08 95       	ret

00002f62 <digitalRead>:

int digitalRead(uint8_t pin)
{
    2f62:	0f 93       	push	r16
    2f64:	1f 93       	push	r17
	uint8_t timer = digitalPinToTimer(pin);
    2f66:	48 2f       	mov	r20, r24
    2f68:	50 e0       	ldi	r21, 0x00	; 0
    2f6a:	ca 01       	movw	r24, r20
    2f6c:	82 54       	subi	r24, 0x42	; 66
    2f6e:	9e 4f       	sbci	r25, 0xFE	; 254
    2f70:	fc 01       	movw	r30, r24
    2f72:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
    2f74:	ca 01       	movw	r24, r20
    2f76:	88 58       	subi	r24, 0x88	; 136
    2f78:	9e 4f       	sbci	r25, 0xFE	; 254
    2f7a:	fc 01       	movw	r30, r24
    2f7c:	04 91       	lpm	r16, Z+
	uint8_t port = digitalPinToPort(pin);
    2f7e:	4e 5c       	subi	r20, 0xCE	; 206
    2f80:	5e 4f       	sbci	r21, 0xFE	; 254
    2f82:	fa 01       	movw	r30, r20
    2f84:	14 91       	lpm	r17, Z+

	if (port == NOT_A_PIN) return LOW;
    2f86:	11 23       	and	r17, r17
    2f88:	19 f4       	brne	.+6      	; 0x2f90 <digitalRead+0x2e>
    2f8a:	20 e0       	ldi	r18, 0x00	; 0
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	15 c0       	rjmp	.+42     	; 0x2fba <digitalRead+0x58>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
    2f90:	22 23       	and	r18, r18
    2f92:	19 f0       	breq	.+6      	; 0x2f9a <digitalRead+0x38>
    2f94:	82 2f       	mov	r24, r18
    2f96:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <turnOffPWM>

	if (*portInputRegister(port) & bit) return HIGH;
    2f9a:	81 2f       	mov	r24, r17
    2f9c:	90 e0       	ldi	r25, 0x00	; 0
    2f9e:	88 0f       	add	r24, r24
    2fa0:	99 1f       	adc	r25, r25
    2fa2:	88 5e       	subi	r24, 0xE8	; 232
    2fa4:	9e 4f       	sbci	r25, 0xFE	; 254
    2fa6:	fc 01       	movw	r30, r24
    2fa8:	a5 91       	lpm	r26, Z+
    2faa:	b4 91       	lpm	r27, Z+
    2fac:	8c 91       	ld	r24, X
    2fae:	20 e0       	ldi	r18, 0x00	; 0
    2fb0:	30 e0       	ldi	r19, 0x00	; 0
    2fb2:	80 23       	and	r24, r16
    2fb4:	11 f0       	breq	.+4      	; 0x2fba <digitalRead+0x58>
    2fb6:	21 e0       	ldi	r18, 0x01	; 1
    2fb8:	30 e0       	ldi	r19, 0x00	; 0
	return LOW;
}
    2fba:	c9 01       	movw	r24, r18
    2fbc:	1f 91       	pop	r17
    2fbe:	0f 91       	pop	r16
    2fc0:	08 95       	ret

00002fc2 <__mulsi3>:
    2fc2:	62 9f       	mul	r22, r18
    2fc4:	d0 01       	movw	r26, r0
    2fc6:	73 9f       	mul	r23, r19
    2fc8:	f0 01       	movw	r30, r0
    2fca:	82 9f       	mul	r24, r18
    2fcc:	e0 0d       	add	r30, r0
    2fce:	f1 1d       	adc	r31, r1
    2fd0:	64 9f       	mul	r22, r20
    2fd2:	e0 0d       	add	r30, r0
    2fd4:	f1 1d       	adc	r31, r1
    2fd6:	92 9f       	mul	r25, r18
    2fd8:	f0 0d       	add	r31, r0
    2fda:	83 9f       	mul	r24, r19
    2fdc:	f0 0d       	add	r31, r0
    2fde:	74 9f       	mul	r23, r20
    2fe0:	f0 0d       	add	r31, r0
    2fe2:	65 9f       	mul	r22, r21
    2fe4:	f0 0d       	add	r31, r0
    2fe6:	99 27       	eor	r25, r25
    2fe8:	72 9f       	mul	r23, r18
    2fea:	b0 0d       	add	r27, r0
    2fec:	e1 1d       	adc	r30, r1
    2fee:	f9 1f       	adc	r31, r25
    2ff0:	63 9f       	mul	r22, r19
    2ff2:	b0 0d       	add	r27, r0
    2ff4:	e1 1d       	adc	r30, r1
    2ff6:	f9 1f       	adc	r31, r25
    2ff8:	bd 01       	movw	r22, r26
    2ffa:	cf 01       	movw	r24, r30
    2ffc:	11 24       	eor	r1, r1
    2ffe:	08 95       	ret

00003000 <__udivmodsi4>:
    3000:	a1 e2       	ldi	r26, 0x21	; 33
    3002:	1a 2e       	mov	r1, r26
    3004:	aa 1b       	sub	r26, r26
    3006:	bb 1b       	sub	r27, r27
    3008:	fd 01       	movw	r30, r26
    300a:	0d c0       	rjmp	.+26     	; 0x3026 <__udivmodsi4_ep>

0000300c <__udivmodsi4_loop>:
    300c:	aa 1f       	adc	r26, r26
    300e:	bb 1f       	adc	r27, r27
    3010:	ee 1f       	adc	r30, r30
    3012:	ff 1f       	adc	r31, r31
    3014:	a2 17       	cp	r26, r18
    3016:	b3 07       	cpc	r27, r19
    3018:	e4 07       	cpc	r30, r20
    301a:	f5 07       	cpc	r31, r21
    301c:	20 f0       	brcs	.+8      	; 0x3026 <__udivmodsi4_ep>
    301e:	a2 1b       	sub	r26, r18
    3020:	b3 0b       	sbc	r27, r19
    3022:	e4 0b       	sbc	r30, r20
    3024:	f5 0b       	sbc	r31, r21

00003026 <__udivmodsi4_ep>:
    3026:	66 1f       	adc	r22, r22
    3028:	77 1f       	adc	r23, r23
    302a:	88 1f       	adc	r24, r24
    302c:	99 1f       	adc	r25, r25
    302e:	1a 94       	dec	r1
    3030:	69 f7       	brne	.-38     	; 0x300c <__udivmodsi4_loop>
    3032:	60 95       	com	r22
    3034:	70 95       	com	r23
    3036:	80 95       	com	r24
    3038:	90 95       	com	r25
    303a:	9b 01       	movw	r18, r22
    303c:	ac 01       	movw	r20, r24
    303e:	bd 01       	movw	r22, r26
    3040:	cf 01       	movw	r24, r30
    3042:	08 95       	ret

00003044 <__divmodsi4>:
    3044:	97 fb       	bst	r25, 7
    3046:	09 2e       	mov	r0, r25
    3048:	05 26       	eor	r0, r21
    304a:	0e d0       	rcall	.+28     	; 0x3068 <__divmodsi4_neg1>
    304c:	57 fd       	sbrc	r21, 7
    304e:	04 d0       	rcall	.+8      	; 0x3058 <__divmodsi4_neg2>
    3050:	d7 df       	rcall	.-82     	; 0x3000 <__udivmodsi4>
    3052:	0a d0       	rcall	.+20     	; 0x3068 <__divmodsi4_neg1>
    3054:	00 1c       	adc	r0, r0
    3056:	38 f4       	brcc	.+14     	; 0x3066 <__divmodsi4_exit>

00003058 <__divmodsi4_neg2>:
    3058:	50 95       	com	r21
    305a:	40 95       	com	r20
    305c:	30 95       	com	r19
    305e:	21 95       	neg	r18
    3060:	3f 4f       	sbci	r19, 0xFF	; 255
    3062:	4f 4f       	sbci	r20, 0xFF	; 255
    3064:	5f 4f       	sbci	r21, 0xFF	; 255

00003066 <__divmodsi4_exit>:
    3066:	08 95       	ret

00003068 <__divmodsi4_neg1>:
    3068:	f6 f7       	brtc	.-4      	; 0x3066 <__divmodsi4_exit>
    306a:	90 95       	com	r25
    306c:	80 95       	com	r24
    306e:	70 95       	com	r23
    3070:	61 95       	neg	r22
    3072:	7f 4f       	sbci	r23, 0xFF	; 255
    3074:	8f 4f       	sbci	r24, 0xFF	; 255
    3076:	9f 4f       	sbci	r25, 0xFF	; 255
    3078:	08 95       	ret

0000307a <__tablejump2__>:
    307a:	ee 0f       	add	r30, r30
    307c:	ff 1f       	adc	r31, r31

0000307e <__tablejump__>:
    307e:	05 90       	lpm	r0, Z+
    3080:	f4 91       	lpm	r31, Z+
    3082:	e0 2d       	mov	r30, r0
    3084:	19 94       	eijmp

00003086 <__do_global_dtors>:
    3086:	12 e0       	ldi	r17, 0x02	; 2
    3088:	ca e0       	ldi	r28, 0x0A	; 10
    308a:	d2 e0       	ldi	r29, 0x02	; 2
    308c:	04 c0       	rjmp	.+8      	; 0x3096 <.do_global_dtors_start>

0000308e <.do_global_dtors_loop>:
    308e:	fe 01       	movw	r30, r28
    3090:	0e 94 3f 18 	call	0x307e	; 0x307e <__tablejump__>
    3094:	22 96       	adiw	r28, 0x02	; 2

00003096 <.do_global_dtors_start>:
    3096:	cc 30       	cpi	r28, 0x0C	; 12
    3098:	d1 07       	cpc	r29, r17
    309a:	c9 f7       	brne	.-14     	; 0x308e <.do_global_dtors_loop>
    309c:	f8 94       	cli

0000309e <__stop_program>:
    309e:	ff cf       	rjmp	.-2      	; 0x309e <__stop_program>
