<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/term 5/Computer Architecture Laboratory/week 12 - Single Cycle CPU_Phase3/Matin_Noohnezhad_Single_Cycle_Phase3/TestMain_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="TestMain" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/TestMain/val" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">val[31:0]</obj_property>
      <obj_property name="ObjectShortName">val[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestMain/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/TestMain/startin" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">startin</obj_property>
      <obj_property name="ObjectShortName">startin</obj_property>
   </wvobject>
   <wvobject fp_name="/TestMain/regNo" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">regNo[4:0]</obj_property>
      <obj_property name="ObjectShortName">regNo[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/TestMain/uut/registerfile/register[17]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[17,31:0]</obj_property>
      <obj_property name="ObjectShortName">register[17,31:0]</obj_property>
   </wvobject>
</wave_config>
