Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Apr  2 19:18:48 2022
| Host         : LAPTOP-LB6J3CUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sampler_top_module_timing_summary_routed.rpt -pb Sampler_top_module_timing_summary_routed.pb -rpx Sampler_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Sampler_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    124         
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (124)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (248)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (124)
--------------------------
 There are 124 register/latch pins with no clock driven by root clock pin: Sampling_frequency/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (248)
--------------------------------------------------
 There are 248 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.905        0.000                      0                 2575        0.055        0.000                      0                 2575        4.500        0.000                       0                  1280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.905        0.000                      0                 2575        0.055        0.000                      0                 2575        4.500        0.000                       0                  1280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 3.448ns (56.594%)  route 2.644ns (43.406%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.551     5.102    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.022    Time_Measurement/DIVISORE_1000Hz/counter_reg[1]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4/O
                         net (fo=1, routed)           0.612     6.758    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.353 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 f  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/CO[1]
                         net (fo=32, routed)          1.569     9.313    Time_Measurement/DIVISORE_1000Hz/load
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.332     9.645 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4/O
                         net (fo=1, routed)           0.000     9.645    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.177 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.291    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.405    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.519    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.633    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.747    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.861    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.195 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    11.195    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1__4_n_6
    SLICE_X43Y64         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.429    14.800    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X43Y64         FDCE (Setup_fdce_C_D)        0.062    15.100    Time_Measurement/DIVISORE_1000Hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.195    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.923ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.744ns  (logic 1.364ns (23.745%)  route 4.380ns (76.255%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419     5.522 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           1.127     6.649    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.948 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2/O
                         net (fo=6, routed)           0.437     7.385    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.509 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=11, routed)          0.663     8.173    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[3]_0
    SLICE_X42Y54         LUT2 (Prop_lut2_I0_O)        0.124     8.297 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/fifo_tx_unit_i_2/O
                         net (fo=1, routed)           0.343     8.640    UART_DISPLAY/UART_MODULE/uart_tx_unit/fifo_tx_unit
    SLICE_X43Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.764 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/fifo_tx_unit_i_1/O
                         net (fo=9, routed)           0.733     9.496    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X44Y52         LUT4 (Prop_lut4_I1_O)        0.124     9.620 f  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=22, routed)          0.503    10.123    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/E[0]
    SLICE_X44Y52         LUT5 (Prop_lut5_I3_O)        0.150    10.273 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.575    10.848    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X44Y52         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.436    14.807    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X44Y52         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)       -0.260    14.771    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  3.923    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.240ns (22.369%)  route 4.303ns (77.631%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419     5.522 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           1.127     6.649    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.948 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2/O
                         net (fo=6, routed)           0.437     7.385    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=11, routed)          0.466     7.976    UART_DISPLAY/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.100 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2/O
                         net (fo=1, routed)           0.565     8.665    UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.789 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_1/O
                         net (fo=3, routed)           1.014     9.803    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.953 r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=20, routed)          0.693    10.647    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X51Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.440    14.811    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.413    14.622    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 1.240ns (22.369%)  route 4.303ns (77.631%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419     5.522 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           1.127     6.649    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.948 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2/O
                         net (fo=6, routed)           0.437     7.385    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=11, routed)          0.466     7.976    UART_DISPLAY/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.100 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2/O
                         net (fo=1, routed)           0.565     8.665    UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.789 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_1/O
                         net (fo=3, routed)           1.014     9.803    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.953 r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=20, routed)          0.693    10.647    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X51Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.440    14.811    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X51Y50         FDRE (Setup_fdre_C_CE)      -0.413    14.622    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.542ns  (logic 1.240ns (22.374%)  route 4.302ns (77.626%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419     5.522 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           1.127     6.649    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.948 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2/O
                         net (fo=6, routed)           0.437     7.385    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=11, routed)          0.466     7.976    UART_DISPLAY/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.100 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2/O
                         net (fo=1, routed)           0.565     8.665    UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.789 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_1/O
                         net (fo=3, routed)           1.014     9.803    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.953 r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=20, routed)          0.692    10.646    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X53Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.440    14.811    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X53Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X53Y50         FDRE (Setup_fdre_C_CE)      -0.413    14.622    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.016ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 3.337ns (55.789%)  route 2.644ns (44.211%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.551     5.102    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.022    Time_Measurement/DIVISORE_1000Hz/counter_reg[1]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4/O
                         net (fo=1, routed)           0.612     6.758    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.353 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 f  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/CO[1]
                         net (fo=32, routed)          1.569     9.313    Time_Measurement/DIVISORE_1000Hz/load
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.332     9.645 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4/O
                         net (fo=1, routed)           0.000     9.645    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.177 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.291    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.405    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.519    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.633    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.747    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.861 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.861    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.084 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    11.084    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1__4_n_7
    SLICE_X43Y64         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.429    14.800    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X43Y64         FDCE (Setup_fdce_C_D)        0.062    15.100    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  4.016    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 3.334ns (55.767%)  route 2.644ns (44.233%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.551     5.102    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.022    Time_Measurement/DIVISORE_1000Hz/counter_reg[1]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4/O
                         net (fo=1, routed)           0.612     6.758    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.353 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 f  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/CO[1]
                         net (fo=32, routed)          1.569     9.313    Time_Measurement/DIVISORE_1000Hz/load
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.332     9.645 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4/O
                         net (fo=1, routed)           0.000     9.645    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.177 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.291    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.405    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.519    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.633    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.747    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.081 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    11.081    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4_n_6
    SLICE_X43Y63         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.429    14.800    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X43Y63         FDCE (Setup_fdce_C_D)        0.062    15.100    Time_Measurement/DIVISORE_1000Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 Sampling_frequency/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Sampling_frequency/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.444ns (58.366%)  route 2.457ns (41.634%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.566     5.118    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y44         FDCE                                         r  Sampling_frequency/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDCE (Prop_fdce_C_Q)         0.518     5.636 f  Sampling_frequency/counter_reg[5]/Q
                         net (fo=3, routed)           0.808     6.444    Sampling_frequency/counter_reg[5]
    SLICE_X35Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.568 r  Sampling_frequency/clk_out_reg0_carry_i_5__4/O
                         net (fo=1, routed)           0.000     6.568    Sampling_frequency/clk_out_reg0_carry_i_5__4_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.118 r  Sampling_frequency/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.118    Sampling_frequency/clk_out_reg0_carry_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.232 r  Sampling_frequency/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.232    Sampling_frequency/clk_out_reg0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.346 r  Sampling_frequency/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.346    Sampling_frequency/clk_out_reg0_carry__1_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.503 f  Sampling_frequency/clk_out_reg0_carry__2/CO[1]
                         net (fo=32, routed)          1.648     9.151    Sampling_frequency/load
    SLICE_X34Y43         LUT2 (Prop_lut2_I1_O)        0.329     9.480 r  Sampling_frequency/counter[0]_i_6__3/O
                         net (fo=1, routed)           0.000     9.480    Sampling_frequency/counter[0]_i_6__3_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.993 r  Sampling_frequency/counter_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.993    Sampling_frequency/counter_reg[0]_i_1__3_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.110 r  Sampling_frequency/counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.110    Sampling_frequency/counter_reg[4]_i_1__3_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.227 r  Sampling_frequency/counter_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.227    Sampling_frequency/counter_reg[8]_i_1__3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.344 r  Sampling_frequency/counter_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.344    Sampling_frequency/counter_reg[12]_i_1__3_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.461 r  Sampling_frequency/counter_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.461    Sampling_frequency/counter_reg[16]_i_1__3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.578 r  Sampling_frequency/counter_reg[20]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.578    Sampling_frequency/counter_reg[20]_i_1__3_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.695 r  Sampling_frequency/counter_reg[24]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    10.696    Sampling_frequency/counter_reg[24]_i_1__3_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.019 r  Sampling_frequency/counter_reg[28]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    11.019    Sampling_frequency/counter_reg[28]_i_1__3_n_6
    SLICE_X34Y50         FDCE                                         r  Sampling_frequency/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.432    14.803    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  Sampling_frequency/counter_reg[29]/C
                         clock pessimism              0.180    14.983    
                         clock uncertainty           -0.035    14.948    
    SLICE_X34Y50         FDCE (Setup_fdce_C_D)        0.109    15.057    Sampling_frequency/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.040ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.957ns  (logic 3.313ns (55.611%)  route 2.644ns (44.389%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.551     5.102    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456     5.558 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.463     6.022    Time_Measurement/DIVISORE_1000Hz/counter_reg[1]
    SLICE_X42Y57         LUT2 (Prop_lut2_I1_O)        0.124     6.146 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4/O
                         net (fo=1, routed)           0.612     6.758    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_1__4_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.353 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.353    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.470 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.470    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.587 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.587    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.744 f  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/CO[1]
                         net (fo=32, routed)          1.569     9.313    Time_Measurement/DIVISORE_1000Hz/load
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.332     9.645 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4/O
                         net (fo=1, routed)           0.000     9.645    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_6__4_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.177 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.177    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1__4_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.291 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.291    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1__4_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.405 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.405    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1__4_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.519 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.519    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1__4_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.633 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.633    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1__4_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.747 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.747    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1__4_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.060 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    11.060    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1__4_n_4
    SLICE_X43Y63         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.429    14.800    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/C
                         clock pessimism              0.273    15.073    
                         clock uncertainty           -0.035    15.038    
    SLICE_X43Y63         FDCE (Setup_fdce_C_D)        0.062    15.100    Time_Measurement/DIVISORE_1000Hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  4.040    

Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 1.240ns (22.908%)  route 4.173ns (77.092%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.419     5.522 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           1.127     6.649    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I0_O)        0.299     6.948 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2/O
                         net (fo=6, routed)           0.437     7.385    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[7]_i_2_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.124     7.509 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=11, routed)          0.466     7.976    UART_DISPLAY/UART_MODULE/uart_rx_unit/FSM_sequential_state_reg_reg[1]_0
    SLICE_X43Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.100 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2/O
                         net (fo=1, routed)           0.565     8.665    UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_2_n_0
    SLICE_X44Y56         LUT2 (Prop_lut2_I0_O)        0.124     8.789 r  UART_DISPLAY/UART_MODULE/uart_rx_unit/fifo_rx_unit_i_1/O
                         net (fo=3, routed)           1.014     9.803    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X53Y52         LUT2 (Prop_lut2_I0_O)        0.150     9.953 r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gbm.gbmg.gbmga.ngecc.bmg_i_1/O
                         net (fo=20, routed)          0.563    10.516    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X51Y52         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.440    14.811    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X51Y52         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.259    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X51Y52         FDRE (Setup_fdre_C_CE)      -0.413    14.622    UART_DISPLAY/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/BINARY_BCD_PEAK/r_BCD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.395%)  route 0.182ns (44.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.554     1.467    UART_DISPLAY/BINARY_BCD_PEAK/clk_IBUF_BUFG
    SLICE_X35Y63         FDRE                                         r  UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[12]/Q
                         net (fo=1, routed)           0.182     1.777    UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg_n_0_[12]
    SLICE_X39Y67         LUT5 (Prop_lut5_I2_O)        0.098     1.875 r  UART_DISPLAY/BINARY_BCD_PEAK/r_BCD[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    UART_DISPLAY/BINARY_BCD_PEAK/r_BCD0_in[0]
    SLICE_X39Y67         FDRE                                         r  UART_DISPLAY/BINARY_BCD_PEAK/r_BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.819     1.978    UART_DISPLAY/BINARY_BCD_PEAK/clk_IBUF_BUFG
    SLICE_X39Y67         FDRE                                         r  UART_DISPLAY/BINARY_BCD_PEAK/r_BCD_reg[0]/C
                         clock pessimism             -0.250     1.728    
    SLICE_X39Y67         FDRE (Hold_fdre_C_D)         0.092     1.820    UART_DISPLAY/BINARY_BCD_PEAK/r_BCD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.864%)  route 0.160ns (53.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.555     1.468    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.160     1.769    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.865     2.023    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.525    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.708    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.976%)  route 0.187ns (57.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.560     1.473    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y61         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.187     1.802    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.872     2.030    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.552    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.735    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.120%)  route 0.298ns (67.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.561     1.474    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X44Y50         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.298     1.913    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X46Y49         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.837     1.995    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X46Y49         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.245     1.750    
    SLICE_X46Y49         FDRE (Hold_fdre_C_D)         0.089     1.839    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.556     1.469    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y67          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.173     1.783    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.865     2.023    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.525    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.708    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.638%)  route 0.175ns (55.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.556     1.469    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y67          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=4, routed)           0.175     1.785    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.865     2.023    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y26         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.525    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.708    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.995%)  route 0.187ns (57.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.562     1.475    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y55          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.187     1.803    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X0Y22         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.873     2.031    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y22         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.716    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Time_Measurement/COUNTER_1e2Hz/out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.400%)  route 0.299ns (64.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.561     1.474    Time_Measurement/COUNTER_1e2Hz/clk_IBUF_BUFG
    SLICE_X52Y58         FDCE                                         r  Time_Measurement/COUNTER_1e2Hz/out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  Time_Measurement/COUNTER_1e2Hz/out_reg_reg[0]/Q
                         net (fo=6, routed)           0.299     1.938    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y11         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.873     2.031    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.478     1.553    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.849    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 UART_DISPLAY/Converter_peak_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.184ns (39.893%)  route 0.277ns (60.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.555     1.468    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X33Y63         FDCE                                         r  UART_DISPLAY/Converter_peak_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UART_DISPLAY/Converter_peak_reg[4]/Q
                         net (fo=1, routed)           0.277     1.887    UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[11]_0[4]
    SLICE_X36Y63         LUT3 (Prop_lut3_I2_O)        0.043     1.930 r  UART_DISPLAY/BINARY_BCD_PEAK/r_Binary[4]_i_1/O
                         net (fo=1, routed)           0.000     1.930    UART_DISPLAY/BINARY_BCD_PEAK/r_Binary[4]
    SLICE_X36Y63         FDRE                                         r  UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.822     1.981    UART_DISPLAY/BINARY_BCD_PEAK/clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[4]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.107     1.838    UART_DISPLAY/BINARY_BCD_PEAK/r_Binary_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.851%)  route 0.172ns (51.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.560     1.473    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y61          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=4, routed)           0.172     1.809    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.712    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC_WRAPPING_CIRCUIT/xadc_unit/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y20  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y21  UART_DISPLAY/fifo_peak_generation[2].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y74  DC_block_pipeline[0].FILTER_DC/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y74  DC_block_pipeline[0].FILTER_DC/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77  DC_block_pipeline[0].FILTER_DC/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77  DC_block_pipeline[0].FILTER_DC/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y74  DC_block_pipeline[0].FILTER_DC/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y74  DC_block_pipeline[0].FILTER_DC/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y76  DC_block_pipeline[0].FILTER_DC/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77  DC_block_pipeline[0].FILTER_DC/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y77  DC_block_pipeline[0].FILTER_DC/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           248 Endpoints
Min Delay           248 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 1.663ns (17.355%)  route 7.917ns (82.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.563     9.580    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y77         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 1.663ns (17.355%)  route 7.917ns (82.645%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.563     9.580    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y77         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 1.663ns (17.591%)  route 7.789ns (82.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.435     9.451    DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X28Y75         FDCE                                         f  DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.451ns  (logic 1.663ns (17.591%)  route 7.789ns (82.409%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.435     9.451    DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X28Y75         FDCE                                         f  DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 1.663ns (17.609%)  route 7.779ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.425     9.441    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y76         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 1.663ns (17.609%)  route 7.779ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.425     9.441    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y76         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 1.663ns (17.609%)  route 7.779ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.425     9.441    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y76         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.441ns  (logic 1.663ns (17.609%)  route 7.779ns (82.391%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.425     9.441    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y76         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 1.663ns (17.890%)  route 7.631ns (82.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.277     9.293    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y75         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.293ns  (logic 1.663ns (17.890%)  route 7.631ns (82.110%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        5.277     9.293    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/reset_low
    SLICE_X32Y75         FDCE                                         f  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X28Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.185     0.326    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X28Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__3/O
                         net (fo=1, routed)           0.000     0.371    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__3_n_0
    SLICE_X28Y59         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.185     0.349    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X30Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     0.394    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_i_1__1_n_0
    SLICE_X30Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/C
    SLICE_X31Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[8]_i_2__1_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[8]_i_1__1_n_4
    SLICE_X31Y61         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
    SLICE_X31Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]
    SLICE_X31Y62         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2__1_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1__1_n_4
    SLICE_X31Y62         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/C
    SLICE_X31Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]
    SLICE_X31Y63         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[16]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[16]_i_2__1_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[16]_i_1__1_n_4
    SLICE_X31Y63         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/C
    SLICE_X31Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[4]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[4]_i_2__1_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[4]_i_1__1_n_4
    SLICE_X31Y60         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/C
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[20]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[20]_i_2__1_n_0
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_i_1__1_n_4
    SLICE_X31Y64         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/C
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]
    SLICE_X31Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[24]_i_2__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[24]_i_2__1_n_0
    SLICE_X31Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[24]_i_1__1_n_4
    SLICE_X31Y65         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/C
    SLICE_X31Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/Q
                         net (fo=3, routed)           0.170     0.311    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.356 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[0]_i_3__1/O
                         net (fo=1, routed)           0.000     0.356    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[0]_i_3__1_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[0]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.419    DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[0]_i_1__1_n_4
    SLICE_X31Y59         FDCE                                         r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y73         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/C
    SLICE_X32Y73         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/Q
                         net (fo=3, routed)           0.172     0.313    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]
    SLICE_X32Y73         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[12]_i_2_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[12]_i_1_n_4
    SLICE_X32Y73         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.039ns (48.974%)  route 4.209ns (51.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    UART_DISPLAY/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDPE (Prop_fdpe_C_Q)         0.518     5.621 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           4.209     9.830    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    13.351 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.351    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.004ns (52.279%)  route 3.655ns (47.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.552     5.103    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.456     5.559 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           3.655     9.214    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548    12.762 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    12.762    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.514ns  (logic 4.020ns (53.503%)  route 3.494ns (46.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.567     5.119    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X32Y45         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDPE (Prop_fdpe_C_Q)         0.456     5.575 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.494     9.069    lopt
    U12                  OBUF (Prop_obuf_I_O)         3.564    12.633 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000    12.633    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.657ns  (logic 1.406ns (52.896%)  route 1.252ns (47.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.565     1.478    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X32Y45         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.252     2.871    lopt
    U12                  OBUF (Prop_obuf_I_O)         1.265     4.136 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000     4.136    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.389ns (51.824%)  route 1.292ns (48.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.560     1.473    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           1.292     2.906    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.248     4.155 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.155    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.881ns  (logic 1.386ns (48.120%)  route 1.495ns (51.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.559     1.472    UART_DISPLAY/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X42Y53         FDPE                                         r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDPE (Prop_fdpe_C_Q)         0.164     1.636 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.495     3.131    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.353 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.353    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1483 Endpoints
Min Delay          1483 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            Sampling_frequency/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 1.663ns (14.563%)  route 9.753ns (85.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.400    11.416    Sampling_frequency/reset_low
    SLICE_X34Y43         FDCE                                         f  Sampling_frequency/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.447     4.819    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  Sampling_frequency/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            Sampling_frequency/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 1.663ns (14.563%)  route 9.753ns (85.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.400    11.416    Sampling_frequency/reset_low
    SLICE_X34Y43         FDCE                                         f  Sampling_frequency/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.447     4.819    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  Sampling_frequency/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            Sampling_frequency/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 1.663ns (14.563%)  route 9.753ns (85.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.400    11.416    Sampling_frequency/reset_low
    SLICE_X34Y43         FDCE                                         f  Sampling_frequency/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.447     4.819    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  Sampling_frequency/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            Sampling_frequency/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.416ns  (logic 1.663ns (14.563%)  route 9.753ns (85.437%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.400    11.416    Sampling_frequency/reset_low
    SLICE_X34Y43         FDCE                                         f  Sampling_frequency/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.447     4.819    Sampling_frequency/clk_IBUF_BUFG
    SLICE_X34Y43         FDCE                                         r  Sampling_frequency/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[8]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.396ns  (logic 1.663ns (14.588%)  route 9.734ns (85.412%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=29, routed)          2.354     3.867    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X44Y53         LUT1 (Prop_lut1_I0_O)        0.149     4.016 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/counter[14]_i_3/O
                         net (fo=1130, routed)        7.380    11.396    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        1.427     4.798    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y68          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[2].FILTER_DC/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.153%)  route 0.140ns (49.847%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDCE                         0.000     0.000 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X28Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[2].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.140     0.281    DC_block_pipeline[2].FILTER_DC/w_clk_slow
    SLICE_X29Y57         FDRE                                         r  DC_block_pipeline[2].FILTER_DC/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.828     1.986    DC_block_pipeline[2].FILTER_DC/clk_IBUF_BUFG
    SLICE_X29Y57         FDRE                                         r  DC_block_pipeline[2].FILTER_DC/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[1].FILTER_DC/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[1].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.138     0.302    DC_block_pipeline[1].FILTER_DC/w_clk_slow
    SLICE_X31Y69         FDRE                                         r  DC_block_pipeline[1].FILTER_DC/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[1].FILTER_DC/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  DC_block_pipeline[1].FILTER_DC/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DC_block_pipeline[3].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[3].FILTER_DC/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.602%)  route 0.215ns (60.398%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDCE                         0.000     0.000 r  DC_block_pipeline[3].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X28Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  DC_block_pipeline[3].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.215     0.356    DC_block_pipeline[3].FILTER_DC/w_clk_slow
    SLICE_X29Y60         FDRE                                         r  DC_block_pipeline[3].FILTER_DC/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.827     1.985    DC_block_pipeline[3].FILTER_DC/clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  DC_block_pipeline[3].FILTER_DC/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/old_clk_slow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.875%)  route 0.210ns (56.125%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.210     0.374    DC_block_pipeline[0].FILTER_DC/w_clk_slow
    SLICE_X31Y69         FDRE                                         r  DC_block_pipeline[0].FILTER_DC/old_clk_slow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X31Y69         FDRE                                         r  DC_block_pipeline[0].FILTER_DC/old_clk_slow_reg/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/final_output_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.278%)  route 0.215ns (50.722%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/final_output[25]_i_1/O
                         net (fo=12, routed)          0.111     0.424    DC_block_pipeline[0].FILTER_DC/final_output
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[20]/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/final_output_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.278%)  route 0.215ns (50.722%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/final_output[25]_i_1/O
                         net (fo=12, routed)          0.111     0.424    DC_block_pipeline[0].FILTER_DC/final_output
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[21]/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/final_output_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.278%)  route 0.215ns (50.722%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/final_output[25]_i_1/O
                         net (fo=12, routed)          0.111     0.424    DC_block_pipeline[0].FILTER_DC/final_output
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[22]/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/final_output_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.278%)  route 0.215ns (50.722%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT3 (Prop_lut3_I1_O)        0.045     0.313 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/final_output[25]_i_1/O
                         net (fo=12, routed)          0.111     0.424    DC_block_pipeline[0].FILTER_DC/final_output
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X32Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/final_output_reg[23]/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/temp_output_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.130%)  route 0.228ns (51.870%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.048     0.316 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[14]_i_1/O
                         net (fo=41, routed)          0.124     0.440    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz_n_2
    SLICE_X33Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/temp_output_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X33Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/temp_output_reg[16]/C

Slack:                    inf
  Source:                 DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            DC_block_pipeline[0].FILTER_DC/temp_output_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.212ns (48.130%)  route 0.228ns (51.870%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDCE                         0.000     0.000 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/C
    SLICE_X30Y69         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/clk_out_reg_reg/Q
                         net (fo=4, routed)           0.104     0.268    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/w_clk_slow
    SLICE_X31Y69         LUT2 (Prop_lut2_I0_O)        0.048     0.316 r  DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz/counter[14]_i_1/O
                         net (fo=41, routed)          0.124     0.440    DC_block_pipeline[0].FILTER_DC/DIVISORE_FREQUENZA_100Hz_n_2
    SLICE_X33Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/temp_output_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1279, routed)        0.817     1.976    DC_block_pipeline[0].FILTER_DC/clk_IBUF_BUFG
    SLICE_X33Y69         FDCE                                         r  DC_block_pipeline[0].FILTER_DC/temp_output_reg[17]/C





