Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Apr 15 15:34:03 2024
| Host             : weslie running 64-bit major release  (build 9200)
| Command          : report_power -file udp_test_power_routed.rpt -pb udp_test_power_summary_routed.pb -rpx udp_test_power_routed.rpx
| Design           : udp_test
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.902        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.727        |
| Device Static (W)        | 0.175        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.112 |        9 |       --- |             --- |
| Slice Logic              |     0.045 |    30787 |       --- |             --- |
|   LUT as Logic           |     0.039 |    11058 |    203800 |            5.43 |
|   Register               |     0.002 |    14589 |    407600 |            3.58 |
|   LUT as Distributed RAM |     0.002 |      200 |     64000 |            0.31 |
|   CARRY4                 |     0.002 |     1075 |     50950 |            2.11 |
|   LUT as Shift Register  |    <0.001 |      585 |     64000 |            0.91 |
|   F7/F8 Muxes            |    <0.001 |      117 |    203800 |            0.06 |
|   Others                 |     0.000 |      954 |       --- |             --- |
| Signals                  |     0.047 |    23078 |       --- |             --- |
| Block RAM                |     0.018 |     43.5 |       445 |            9.78 |
| MMCM                     |     0.107 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        9 |       500 |            1.80 |
| GTX                      |     0.394 |        1 |        16 |            6.25 |
| Static Power             |     0.175 |          |           |                 |
| Total                    |     0.902 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.342 |       0.269 |      0.073 |
| Vccaux    |       1.800 |     0.089 |       0.061 |      0.029 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.232 |       0.228 |      0.004 |
| MGTAVtt   |       1.200 |     0.089 |       0.084 |      0.005 |
| MGTVccaux |       1.800 |     0.010 |       0.010 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                              | Domain                                                                                                                         | Constraint (ns) |
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_gen                                                                                                                   | clk/inst/clk_out1_clk_gen                                                                                                      |            10.0 |
| clkfbout_clk_gen                                                                                                                   | clk/inst/clkfbout_clk_gen                                                                                                      |             5.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                           |            33.0 |
| mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK | mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/rxrecclk_out |             3.1 |
| mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK | mac_subsystem/inst/xpcs/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/txoutclk     |             3.1 |
| sfp_refclkp                                                                                                                        | sfp_refclkp                                                                                                                    |             6.4 |
| sys_clk_p                                                                                                                          | sys_clk_p                                                                                                                      |             5.0 |
+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| udp_test                 |     0.727 |
|   clk                    |     0.113 |
|     inst                 |     0.113 |
|   dbg_hub                |     0.004 |
|     inst                 |     0.004 |
|       BSCANID.u_xsdbm_id |     0.004 |
|   mac_subsystem          |     0.515 |
|     inst                 |     0.515 |
|       xmac               |     0.063 |
|       xpcs               |     0.451 |
|   u_ila_0                |     0.039 |
|     inst                 |     0.039 |
|       ila_core_inst      |     0.039 |
|   udp_ctrl               |     0.003 |
|   udp_ip_inst            |     0.052 |
|     inst                 |     0.052 |
|       udp_ip_inst        |     0.052 |
+--------------------------+-----------+


