[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MIMXRT1176CVM8A production of NXP SEMICONDUCTORS from the text:NXP Semiconductors\nData Sheet: Technical DataDocument Number: IMXRT1170IEC\nRev. 3, 07/2022\nMIMXRT1176CVM8A MIMXRT1175CVM8A\nMIMXRT1173CVM8A MIMXRT1172CVM8AMIMXRT1171CVM8A MIMXRT117HCVM8A\nMIMXRT117FCVM8A\nPackage Information\nPlastic Package\n289-pin MAPBGA, 14 x 14 mm, 0.8 mm pitch\nOrdering Information\nSee Table 1 on page 6\nNXP reserves the right to change the production detail specifications as may be required \nto permit improvements in the design of its products.\n© 2022 NXP B.V.\n1 i.MX RT1170 introduction\nThe i.MX RT1170 is a new high-end processor of the \ni.MX RT family, which features NXP’s advanced\nimplementation of a high performance Arm\nCortex ®-M7 core operating at speeds up to 800 MHz\nand a power efficient Cortex ®-M4 core up to 400 MHz.\nThe i.MX RT1170 processor has 2 MB on-chip RAM in \ntotal, including a 768 KB RAM which can be flexibly configured as TCM (512 KB RAM shared with M7 TCM \nand 256 KB RAM shared with M4 TCM) or \ngeneral-purpose on-chip RAM. The i.MX RT1170 \nintegrates advanced power  management module with \nDCDC and LDO regulators th at reduce complexity of \nexternal power supply and si mplifies power sequencing.  \nThe i.MX RT1170 also provides various memory interfaces, including SD RAM, RAW NAND FLASH, \nNOR FLASH, SD/eMMC, Quad/Octal SPI, Hyper RAM/Flash, and a wide range of other interfaces for connecting peripherals, such as WLAN, Bluetooth™, \nGPS, displays, and camera sensors. The i.MX RT1170 \nalso has rich audio and vi deo features, including MIPI \nCSI/DSI, LCD display, gr aphic accelerator, camera \ninterface, SPDIF, and I2S audio interface.i.MX RT1170 Crossover\nProcessors Data Sheet\nfor Industrial Products\n1. i.MX RT1170 introduction  . . . . . . . . . . . . . . . . . . . . . . . .  1\n1.1. Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  2\n1.2. Ordering information  . . . . . . . . . . . . . . . . . . . . . . .  6\n1.3. Package marking information  . . . . . . . . . . . . . . .  10\n2. Architectural overview . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n2.1. Block diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . .  11\n3. Modules list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  12\n3.1. Special signal considerations  . . . . . . . . . . . . . . .  21\n3.2. Recommended connections for unused analog \ninterfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  23\n4. Electrical characteristic s  . . . . . . . . . . . . . . . . . . . . . . . .  25\n4.1. Chip-level conditions . . . . . . . . . . . . . . . . . . . . . .  25\n4.2. System power and clocks  . . . . . . . . . . . . . . . . . .  374.3. I/O parameters . . . . . . . . . . . . . . . . . . . . . . . . . . .  47\n4.4. System modules  . . . . . . . . . . . . . . . . . . . . . . . . .  56\n4.5. External memory interface . . . . . . . . . . . . . . . . . .  614.6. Display and graphics . . . . . . . . . . . . . . . . . . . . . .  70\n4.7. Audio . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76\n4.8. Analog . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  784.9. Communication interfaces . . . . . . . . . . . . . . . . . .  87\n4.10. Timers  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  103\n4.11. SNVS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  104\n5. Boot mode configuration . . . . . . . . . . . . . . . . . . . . . . .  106\n5.1. Boot mode configuration pins  . . . . . . . . . . . . . .  1065.2. Boot device interface allocation . . . . . . . . . . . . .  106\n6. Package information and contact assignments . . . . . .  112\n6.1. 14 x 14 mm package information . . . . . . . . . . . .  112\n7. Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  127\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n2 NXP Semiconductorsi.MX RT1170 introduction\nThe i.MX RT1170 is specifically us eful for applications such as:\n• Industrial Human Machine Interfaces (HMI)\n• Motor Control\n• Home Appliance• High-end Audio Appliance\n• Low-end Instrument Cluster\n• Point-of-Sale (PoS)\n1.1 Features\nThe i.MX RT1170 processors  are based on Arm Cortex ®-M7 Core™ Platform, wh ich has the following \nfeatures:\n• The Arm Cortex-M7 Core Platform:\n— 32 KB L1 Instruction Cache and 32 KB L1 Data Cache\n— Floating Point Unit (FPU) with single-prec ision and double-precisi on support of Armv7-M \nArchitecture FPv5\n— Support the Arm ®v7-M Thumb instruction set, defi ned in the Armv7-M architecture\n— Integrated Memory Protection Unit (MPU ), up to 16 individual protection regions\n— Up to 512 KB I-TCM and D-TCM in total\n— Frequency of 800 MHz with Forward Body Biasing (FBB)\n— ECC support for both cache and TCM— Frequency of the core, as per Table 11, "Operating ranges," on page 28 . \n•T h e  A r m  C o r t e x ®-M4 Core platform:\n— Cortex-M4 processor with single-precision FPU defined by Armv7-M architecture FPv4-SP\n— Integrated MPU with 8 i ndividual protection regions\n— 16 KB Instruction Cache, 16 KB Data Cache, and 256 KB TCM\n— Frequency of 400 MHz without body biasing\n— ECC support for TCM and parity check support for cache\nThe SoC-level memory system consists of the following a dditional components:\n— Boot ROM (256 KB)\n— On-chip RAM (2 MB in total)\n– Configurable 512 KB RAM shared with M7 TCM– 256 KB RAM shared with M4 TCM\n– Dedicated 1.25 MB OCRAM\n— Secure always-on RAM (4 KB)\n• External memory interfaces:\n— 8/16/32-bit SDRAM, up to SDRAM-133/SDRAM-166/SDRAM-200\n— 8/16-bit SLC NAND FLASH\ni.MX RT1170 introduction\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 3—S D / e M M C\n— SPI NOR/NAND FLASH\n— Parallel NOR FLAS H with XIP support\n— Single/Dual channel Quad SPI FLASH with XIP support— Hyper RAM/FLASH\n—O C T  F L A S H\n— Synchronization mode for all devices\n• Timers and PWMs:\n— Six General Programmable Timer (GPT) modules\n– 4-channel generic 32-bit resolution timer for each\n– Each supports standard capture and compare operation\n— Two Periodical Interrupt Timer (PIT) modules\n– Four timers for each module\n– Generic 32-bit resolution timer\n– Periodical interrupt generation\n— Four Quad Timer (QTimer) modules\n– 4-channel generic 16-bit resolution timer for each\n– Each supports standard capture and compare operation– Quadrature decoder integrated\n— Four FlexPWMs\n– Up to 8 individual PWM channels for each– 16-bit resolution PWM suitable for Motor Control applications\n— Four Quadrature Decoders\n— Four Watch Dog (WDOG) modules\nEach i.MX RT1170 processor enables the following inte rfaces to external devi ces (some of them are \nmuxed and not available simultaneously):\n• Display Interface:\n— Parallel RGB LCD interface (eLCDIF)\n– Support 8/16/24-bit interface– Support up to WXGA resolution @60fps\n– Support Index color with 256 entry x 24-bit color LUT\n— Parallel RGB LCD Interface Version 2 (LCDIFv2)\n– Enhanced based on LCDIF version\n– Support up to 8 layers of alpha blending\n— MIPI Display Serial Interface (MIPI DSI)\n– PHY integrated\n– 2 data lanes interface with up to 1.5 GHz bit rate clock\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n4 NXP Semiconductorsi.MX RT1170 introduction\n— Smart LCD Display with 8080 interface through SEMC\n• Audio:\n— SPDIF input and output\n— Four Synchronous Audio Inte rface (SAI) modules supporting I2S, AC97, TDM, and \ncodec/DSP interfaces\n— Medium Quality Sound (MQS) interface via GPIO pads\n— PDM microphone interface with 4 pairs of inputs\n— Asynchronous Sample Rate Converter (ASRC)\n• Graphics engine:\n— Generic 2D (PXP)\n– BitBlit\n– Flexible image composition options—alpha, chroma key\n– Porter-duff blending\n– Image rotation (90\uf0b0, 180\uf0b0, 270\uf0b0)\n– Image resize– Color space conversion\n– Multiple pixel format support (RGB, YUV444, YUV422, YUV420, YUV400)\n– Standard 2D-DMA operation\n— Vector Graphics Processing\n– Real-time hardware curve tessellation of lines, quadratic, and cubic Bezier curves\n– 16x Line Anti-aliasing– OpenVG 1.1 support\n– Vector Drawing\n• Camera Interface:\n— Parallel Camera Sensor Interface (CSI)\n– Support 24-bit, 16-bit, and 8-bit input\n– Barcode binarization an d histogram statistics\n— MIPI Camera Serial Interface (MIPI CSI)\n– PHY integrated\n– 2 data lanes interface with up to 1.5 GHz bit rate clock\n• Connectivity:\n— Two USB 2.0 OTG controllers wi th integrated PHY interfaces\n— Two Ultra Secure Digital Host  Controller (uSDHC) interfaces\n– eMMC 5.0 compliance with HS400 support up to 400 MB/sec\n– SD/SDIO 3.0 compliance with 200 MHz SD R signaling to support up to 100 MB/sec\n– Support for SDXC (extended capacity)\n— One 10M/100M Ethernet contro ller with support for IEEE1588\ni.MX RT1170 introduction\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 5— One Gigabit Ethernet cont roller with support for A VB\n— One Gigabit Ethernet cont roller with Time Sensitive Networking (TSN) Capability\n— Twelve universal asynchronous rece iver/transmitter (UARTs) modules\n— Six I2C modules— Six SPI modules\n— Three FlexCAN (with Flexible Data-rate supported) modules\n— Two EMV SIM modules\n• Analog:\n— Two Analog-Digital-Converters (ADC), which supports both differential and single-end inputs\n— One Digital-Analog-Converter (DAC)\n— Four Analog Comparators (ACMP)\n• GPIO and Pin Multiplexing:\n— General-purpose input/output (GPIO)  modules with interrupt capability\n— Input/output multiplexing cont roller (IOMUXC) to provide  centralized pad control\n— Two FlexIO modules— 8 x 8 keypad\nThe i.MX RT1170 processors integrate advanc ed power management unit and controllers:\n• Full PMIC integration, including on-chip DCDC and LDOs• Temperature sensor with  programmable trim points\n• Hardware power manage ment controller (GPC)\nThe i.MX RT1170 processors s upport the following system debug:\n• Arm CoreSight debug and trace architecture\n• Trace Port Interface Unit (TPIU) to support off-chip real-time trace\n• Cross Triggering Interface (CTI)• Support for 5-pin (JTAG) and SWD debug interfaces\nSecurity functions are enabled and accelerated by the following hardware:\n• High Assurance Boot (HAB)• Cryptographic Acceleration a nd Assurance (CAAM) module:\n— Public Key Cryptography Engine (PKHA)\n— Symmetric Engines— Cryptographic Hash Engine\n— Random Number Generation (RNG4)\n— Four Job Rings for use by processors\n— Secure Hardware-Only Cryptographic Key Management\n— Encrypted Boot— Revision control check based on fuse values\n— DEK includes IV\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n6 NXP Semiconductorsi.MX RT1170 introduction\n— Side channel atta ck countermeasures\n— 64 KB secure RAM\n• Inline Encryption Engine (IEE):\n— External memory encryption/decryption— I/O direct encrypted storag e and retrieval (Stream Support)\n— FlexSPI decryption only\n• On-the-Fly AES Decryption (OTFAD):\n— AES-128 Counter Mode On-the-Fly Decryption\n— Hardware support for unwrapping “key blobs”— Functionally acts as a slave sub-module to the FlexSPI\n• Secure Non-V olatile Storage (SNVS):\n— Secure real-time clock (SRTC)— Zero Master Key (ZMK)\n— Tamper protection\n—D r y I C E\n• Secure always-on RAM (4 KB)\n• Secure key manageme nt and protection\n— Physical Unclonable Function (PUF)— UnDocumented Function (UDF)\n— Built-in Manufacturing Protection Hardware\n• Secure and trusted access control\nNOTE\nThe actual feature set depends on th e part numbers as described in Table 1.  \nFunctions such as display interfaces , camera interfaces, and connectivity \ninterfaces are not offered on all derivatives.\n1.2 Ordering information\nTable 1  provides examples of orderable part  numbers covered by this Data Sheet.\nTable 1. Ordering information\nAttributeMIMXRT1176\nCVM8AMIMXRT1175\nCVM8AMIMXRT1173\nCVM8AMIMXRT1172\nCVM8AMIMXRT1171\nCVM8AMIMXRT117H\nCVM8AMIMXRT117F\nCVM8A\nQualification \ntierIndustrial\nM7 core 800 MHz\nM4 core 400 MHz 400 MHz 400 MHz — — 400 MHz —\nSRAM 2 MB without ECC or 1.75 MB with ECC\ni.MX RT1170 introduction\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 7Parallel LCD \nand CSIYes — Yes Yes — Yes Yes\nMIPI DSI and \nCSIYes — Yes Yes — Yes Yes\nGPU2D Yes — Yes Yes — Yes Yes\nPXP Yes — Yes Yes — Yes Yes\nADC x2\n12-bit DAC x1\nACMP x4\nCAN-FD x3\n1 Gb ENET \nwith AVBx1\n1 Gb ENET \nwith TSNx1 — — — — x1 —\n10/100 Mb \nENET with \n1588x1\nUSB 2.0 OTG x2\neMMC 5.0 / SD \n3.0x2\nEMV SIM x2\nSAI x4\nDMIC x8\nFlexSPI x2\nUART x12\nI2C x6\nSPI x6\nFlexIO x2\nGPT x6\nPIT x2\nQTimer x4\nFlexPWM x4\nTemp Monitor x1\nSecurity Yes\nTamper — — Yes — — — —Table 1. Ordering information (continued)\nAttributeMIMXRT1176\nCVM8AMIMXRT1175\nCVM8AMIMXRT1173\nCVM8AMIMXRT1172\nCVM8AMIMXRT1171\nCVM8AMIMXRT117H\nCVM8AMIMXRT117F\nCVM8A\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n8 NXP Semiconductorsi.MX RT1170 introduction\nFigure 1  describes the part number nomencl ature so that characteristics of  a specific part number can be \nidentified (for example, cores, frequency, temper ature grade, fuse options, and silicon revision). The \nprimary characteristic which describe s which data sheet applies to a spec ific part is the temperature grade \n(junction) field.\n• The i.MX RT1170 Crossover Processors for Industrial Products Data  Sheet (IMXRT1170IEC) \ncovers parts listed with a “C (Industrial temp)”\nEnsure to have the proper data sheet for specific pa rt by verifying the temperat ure grade (junction) field \nand matching it to the proper da ta sheet. If there are any qu estions, visit the web page nxp.com/IMXRT or \ncontact an NXP repres entative for details.Package 289 MAPBGA, 14 mm x14 mm, 0.8 mm pitch\nJunction \ntemperature Tj \n(\uf0b0C)-40 to 105Table 1. Ordering information (continued)\nAttributeMIMXRT1176\nCVM8AMIMXRT1175\nCVM8AMIMXRT1173\nCVM8AMIMXRT1172\nCVM8AMIMXRT1171\nCVM8AMIMXRT117H\nCVM8AMIMXRT117F\nCVM8A\ni.MX RT1170 introduction\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 9Figure 1. Part number nomenclature—i.MX RT11XX familyTemperature (Tj) +\nConsumer: 0 to + 95 °C D\nIndustrial:  -40 to +105 °C C\nExtended Industrial:  -40 to +125 °C X\nAutomotive: -40 to + 125 eC AMain Core Frequency $\n2xx MHz 2\n500 MHz 5\n600 MHz 6800 MHz 81 GHz AQualification Level M\nPrototype Samples P\nMass Production M\nSpecial S\nPart # series XX\ni.MX RT RTM IMX X X @ % +VV $A\nFamily @\nFirst Generation RT family 1\nReserved 2-8##\nSilicon Rev A\nA0 A\nSub-Family ##\nRT116x 16RT117x 17Package Type VV\n289MAPBGA,  14 x 14  mm, 0.8 mm pitch VM\n144MAPBGA,  10 x 10  mm, 0.8 mm pitch VP\n196MAPBGA,  10 x 10  mm, 0.65 mm pitch VLTie %\nSingle Core Stan dard Feature 1\nSingle Core En hanced Feature 2\nDual Core Enha nced Security 3\nDual Core Stan dard Feature 5\nDual Core En hanced Feature 6\nDual Core Premium Feature 7\n8MB Flash SIP 8\nDual Core Full  Feature 9\nFacial Recognition F\nHybrid Solution w ith Vision & Voice H\nLocal Voice Contro l (w/ Text2Model) S\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n10 NXP Semiconductorsi.MX RT1170 introduction\n1.3 Package marking information\nFigure 2  describes the package marking format a bout the i.MX RT1170 Crossover Processors.\nFigure 2. MAPBGA289 14 x 14 mm package marking format\nThe 14 x 14 mm of i.MX RT1170 MAPBGA289 pack age has the following top-side marking:\n• First line:  aaaaaaaaaaaaaaa\n• Second line: mmmmm\n• Third line: xxxyywwx\nTable 2  lists the identifier decoder.\nTable 2. Identifier decoder\nIdentifier Description\na Part number code, refer to Section 1.2, Ordering information\nm Mask set\nyY e a r\nw Work week\nx NXP internal use\n\nArchitectural overview\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 112 Architectural overview\nThe following subsections provide an architectural overview of th e i.MX RT1170 processor system.\n2.1 Block diagram\nFigure 3  shows the functional modules in the i.MX RT1170 processor system1.\n.\nFigure 3. i.MX RT1170  system block diagram\n1. Some modules shown in this block diagram are not offered on all derivatives. See Table 1 for details.Arm Cortex-M7\n!JTAGC\nWDOG x4, EWM x1\nGPT x6\nQuadrature Enc/Dec x4\nQuadTimer x4\nVector GPU Acceleration\n2D Graphics Acceleration (PXP)\nResize, CSC, Overlay, Rotation\nHSADC x3(24-ch)\nACMP x8,DACx2\nExternal Memory Controller\n8/16/32-bit SDRAM\nParallel NAND/ NORFlash256KB ROMADC/DACSystem Control\nPLL,OSC\neDMA x2 FPU MPU NVI C\nFPU MPU NVIC\n256KB TCMARM Cortex-M4 \nFlexPWM x4\nPIT x2\nMultimedi a\nPower Mgmt\nDCDC &LDO\nTemp Monitor\nInternal Memory\n2MB SRAM/TCMExternal Memory\nDual-Channel QSPI FLASH x 2\nHyperRAM/HyperFLASH\nSecurit y  \n  \n eMMC5.0/ SD3.0 x2\nUART x12\nI2C x6\nSPI x6\nI2S/SAI x4\nSPDIF Tx/Rx x 1\nASRC x 1\nCAN-FD x3\nUSB2.0 OTG\nw/PHY x2\n10M/100M ENET x1\nw/IEEE 1588\n1Gbps ENETx1\nw/ AVB\nEMVSIM x28-ch DMIC x 1\x13\x12+"\x00)\rCACHE\n\x15\x11\x12+"\x004#-\nParallel CSI\n MIPICSI\n Parallel LCD\n MIPIDSI\n ,0!$#\x00X\x12\x00\x08\x12\x10\rCH\t\n!#-0\x00X\x14\x0c\x00$!#\x00X\x11\x13\x12+"\x00$\rCACHE\n\x11\x16+"\x00)\rCACHE \x11\x16+"\x00$\rCACHE#05\x000LATFORM\n2.\'\x14 23!\x14\x10\x19\x16 3ECURE\x0024#\n!%3\r\x11\x12\x18\x0f\x12\x15\x16 E&53% $%3\x0f\x13$%3(!"8x8 Keypad x 1\nGPIO / HS GPIO\n#RYPTO\n%NGINE\n05&\x00\x0f\n5$&3ECURE\x00\n2!-\n#$/\' %LLIPSE\x00#URVE%NCRYPTED\n\x008)0#ONNECTIVITY\n3(!\r\x11\x00\x0f\x00\n3(!\r\x12FlexIO x2RDC, SEMA4, MU\n4AMPER\n$ETECTION1Gbps ENETx1\nw/ TSN\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n12 NXP SemiconductorsModules list\n3 Modules list\nThe i.MX RT1170 processors contain a variety of digital and analog modules. Table 3  describes these \nmodules in alphabetical order.\nTable 3. i.MX RT1170 modules list\nBlock Mnemonic Block Name Subsystem Brief Description\nACMP1\nACMP2ACMP3\nACMP4Analog Comparator Analog The comparator (CMP) provides a circuit for comparing \ntwo analog input voltages. The comparator circuit is designed to operate across t he full range of the supply \nvoltage (rail-to-rail operation).\nADC_ETC ADC External Trigger \nControlAnalog ADC_ETC enables multiple users shares a ADC \nmodule in a Time-Divisi on-Multiplexing (TDM).\nADC1\nADC2Analog to Digital \nConverterAnalog The ADC is a 12-bit general purpose analog to digital \nconverter.\nAOI And-Or-Inverter Cross Trigger The AOI pr ovides a universal boolean function \ngenerator using a four-term sum of products expression \nwith each product term containing true or complement values of the four selected inputs (A, B, C, D).\nArm Arm Platform Arm The Arm Core Plat form includes one Cortex-M7 core. It \nincludes associated sub- blocks, such as Nested \nVectored Interrupt Controller (NVIC), Floating-Point Unit (FPU), Memory Protection Unit (MPU), and CoreSight \ndebug modules.\nThe Cortex-M4 platform has following features: • Cortex-M4 processor with FPU\n • Local memory\n– 16 KB instruction cache and 16 KB data cache– 256 KB TCM\nASRC Asynchronous Sample \nRate ConverterMultimedia \nPeripheralsThe ASRC can process groups of audio channels with \nan independent time-based simultaneously. \nCAAM Cryptographic\nAccelerator and\nAssurance ModuleSecurity CAAM supports a set of standard hardware \naccelerators, boot time acceleration of the hashing function, crypto key protecti on, HDCP 2.x authentication \nand protected video path support, manufacturing \nprotection and public key cryptographic acceleration, and inter-operate with TrustZone, Resource Domain, \nand system virtualizat ion access controls.\nCANFD1\nCANFD2CANFD3Flexible Controller Area \nNetworkConnectivity \nPeripheralsThe CAN with Flexible Data rate (CAN FD) module is a \ncommunication controller implementing the CAN protocol according to the ISO11898-1 and CAN 2.0B \nprotocol specification.\nCCM\nGPC\nPGMC\nPMU\nSRCClock Control Module, \nGeneral Power Controller, \nPower Manage Unit, \nPower Gating and \nMemory Controller,\nSystem Reset ControllerClocks, Resets, and \nPower ControlThese modules are responsible for clock and reset \ndistribution in the system, an d also for the system power \nmanagement.\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 13CSI Parallel CSI Multimedia \nPeripheralsThe CSI IP provides parallel CSI standard camera \ninterface port. The CSI parallel data ports are up to 24 \nbits. It is designed to suppo rt 24-bit RGB888/YUV444, \nCCIR656 video interface, 8-bit YCbCr, YUV or RGB, \nand 8-bit/10-bit/16-bit/ 24-bit Bayer data input. \nCWT Code Watchdog Timer Timer peripherals The CWT provides mechanisms for detecting \nside-channel attacks and the execution of unexpected \ninstruction sequences.\nDAC Digital-Analog-Converter Analog The DAC is  a 12-bit general purpose digital to analog \nconverter.\nDAP Debug Access Port System Control \nPeripheralsThe DAP provides real-time access for the debugger \nwithout halting the core to:\n • System memory and peripheral registers\n • All debug configuration registersThe DAP also provides debugger access to JTAG scan \nchains. The DAP module is internal to the Cortex-M7 \nCore Platform.\nDCDC DCDC Converter Analog The DCDC module is used for generating power supply \nfor core logic. Main features are:\n • Adjustable high efficiency regulator\n • Two outputs: 1.0 V and 1.8 V • Over current and over voltage detection\neDMA\neDMA_LPSRenhanced Direct Memory \nAccessSystem Control \nPeripheralsThere are two enhanced DMAs (eDMA).\n • The eDMA is a 32-channel DMA engine, which is \ncapable of performing complex data transfers with minimal intervention from a host processor.\n • The DMA_MUX is capable of multiplexing up to 128 \nDMA request sources to the 32 DMA channels of eDMA.\neLCDIF LCD interface Multimedia \nPeripheralsThe enhanced LCD controller provides flexible display \noptions and to drive a wide range of display devices \nvarying in size and capability. Major features are: • Up to WXGA 60 Hz\n • 8/16/18/24 bit LCD data bus support available \ndepending on I/O mux options.\n • Programmable timing and parameters for LCD \ninterfaces to support a wide variety of displays.\n • Index color with 256 entry x 24-bit color LUT\nEMV SIM1\nEMV SIM2Europay, Master and Visa \nSubscriber Identification \nModuleConnectivity \nPeripheralsEMV SIM is designed to facilitate communication to \nSmart Cards compatible to the EMV version 4.3 \nstandard (Book 1) and Smart Cards compatible with \nISO/IEC 7816-3 standard.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n14 NXP SemiconductorsModules list\nENET Ethernet Controller Connectivity \nPeripheralsThe Ethernet Media Access Controller (MAC) is \ndesigned to support 10/100 Mbit/s Ethernet/IEEE 802.3 \nnetworks. An external transceiver interface and transceiver function are required to complete the \ninterface to the media. The module has dedicated \nhardware to support the IEEE 1588 standard. See the \nENET chapter of the reference manual for details.\nENET 1G Ethernet Controller Connectivity \nPeripheralsOne 1G Ethernet is also integrated, which has following \nfeatures: • RGMII/RMII/MII operation\n • Support IEEE1588\n • Support AVB\nENET_QOS Ethernet \nQuality-of-ServiceConnectivity \nPeripheralsThe ENET_QOS is compliant with the IEEE 802.3–2015 \nspecification and can be used  in applications, such as \nAV bridges, AV nodes, switches, data center bridges \nand nodes, and network interface cards. It enables a host to transmit and receive data over Ethernet in \ncompliance with the IEEE 802.1AS and IEEE802.1-Qav \nfor audio/video traffic.\nEWM External Watchdog \nMonitorTimer Peripherals The EWM modules is designed to monitor external \ncircuits, as well as the software flow. This provides a \nback-up mechanism to the internal WDOG that can \nreset the system. The EWM differs from the internal WDOG in that it does not reset the system. The EWM, if \nallowed to time-out, provides an independent trigger pin \nthat when asserted resets or places an external circuit into a safe mode.\nFlexIO1\nFlexIO2Flexible Input/output Connectivity and \nCommunicationsThe FlexIO is capable of supporting a wide range of \nprotocols including, but not limited to: UART, I2C, SPI, \nI2S, camera interface, display interface, PWM \nwaveform generation, etc. The module can remain \nfunctional when the chip is in a low power mode \nprovided the clock it is using remain active.\nFlexPWM1\nFlexPWM2\nFlexPWM3\nFlexPWM4Pulse Width Modulation Timer Peripherals The pu lse-width modulator (PWM) contains four PWM \nsub-modules, each of which is set up to control a single \nhalf-bridge power stage. Fault channel support is \nprovided. The PWM module can generate various switching patterns, including highly sophisticated \nwaveforms.\nFlexRAM RAM Memories The i.MX RT1170 has 512 KB of on-chip RAM which \ncould be flexible allocated to I-TCM, D-TCM, and on-chip RAM (OCRAM) in a 32 KB granularity. The \nFlexRAM is the manager of the 512 KB on-chip RAM \narray. Major function s of this blocks are: interfacing to \nI-TCM and D-TCM of CM7 and OCRAM controller; \ndynamic RAM arrays allocation for I-TCM, D-TCM, and \nOCRAM.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 15FlexSPI1\nFlexSPI2Flexible Serial Peripheral \nInterfaceConnectivity and \nCommunicationsFlexSPI acts as an interface to one or two external serial \nmemory devices, FlexSPI2 has 8 bi-directional data \nlines.\nGPIO1\nGPIO2\nGPIO3GPIO4\nGPIO5\nGPIO6GPIO7\nGPIO8\nGPIO9\nGPIO10\nGPIO11\nGPIO12GPIO13General Purpose I/O \nModulesSystem Control \nPeripheralsUsed for general purpose inpu t/output to external ICs. \nEach GPIO module supports up to 32 bits of I/O.\nNote:  GPIO13 register access takes a long time (about \n50\uf06ds due to clocked by 32 KHz clock source). During the \nperiod of registers access, the LPSR domain bus would \nbe on hold. \nGPT1\nGPT2\nGPT3GPT4\nGPT5\nGPT6General Purpose Timer Timer Peripherals Each GPT is  a 32-bit “free-runnin g” or “set and forget” \nmode timer with programmable prescaler and compare \nand capture register. A timer counter value can be captured using an external event and can be configured \nto trigger a capture event on either the leading or trailing \nedges of an input pulse. When the timer is configured to \noperate in “set and forget” mode, it is capable of \nproviding precise interrupts at regular intervals with \nminimal processor intervention. The counter has output compare logic to provide the status and interrupt at \ncomparison. This timer can be configured to run either \non an external clock or on an internal clock.\nGPU2D Graphics Processing Multimedia \nPeripheralsThe vector graphics processing supports following \nfeatures:\n • Real-time hardware curve tessellation of lines, \nquadratic, and cubic Bezier curves\n • 16x line anti-aliasing\n • OpenVG 1.1 support\n • Vector drawing\nIOMUXC IOMUX Control Mux control This module enables flexible I/O multiplexing. Each IO \npad has a default as well as several alternate functions. \nThe alternate functions are software configurable.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n16 NXP SemiconductorsModules list\nJTAGC JTAG Controller System Control \nPeripheralsThe JTAG interface complie s with JTAG TAP standards \nto internal logic. The i.MX  RT1170 processors use JTAG \nport for production, testin g, and system debugging. In \naddition, the JTAG provides BSR (Boundary Scan \nRegister) standard support, which complies with IEEE \n1149.1 and IEEE 1 149.6 standards. \nThe JTAG port must be accessible during platform initial \nlaboratory bring-up, for manufacturing tests and troubleshooting, as well as for software debugging by \nauthorized entities. The i.MX RT1170 JTAG \nincorporates two security modes for protecting against unauthorized accesses. Modes are selected through \neFUSE configuration.\nKPP Keypad Port Human Machine \nInterfacesThe KPP is a 16-bit peripheral that can be used as a \nkeypad matrix interface or as general purpose input/output (I/O). It supports 8 x 8 external key pad \nmatrix. Main features are:\n • Multiple-key detection • Long key-press detection\n • Standby key-press detection\n • Supports a 2-point and 3-point contact key matrix\nLCDIFv2 Parallel RGB LCD \ninterface version 2Multimedia \nPeripheralsThe LCDIFv2 is an enhanced version of LCDIF.\nMain features are:\n • Eight layers of alpha blending\n • CRC check for configurable region on the final \ndisplay output after alpha blending\n • Write-back channel to save the final output into \nmemory\nLPI2C1\nLPI2C2\nLPI2C3\nLPI2C4LPI2C5\nLPI2C6Low Power \nInter-integrated CircuitConnectivity and \nCommunicationsThe LPI2C is a low power Inter-Integrated Circuit (I2C) \nmodule that supports an efficient interface to an I2C bus \nas a master.\nThe I2C provides a method of communication between \na number of external devices. More detailed information, \nsee Section 4.9.2, LPI2C mo dule timing parameters .\nLPSPI1\nLPSPI2LPSPI3\nLPSPI4\nLPSPI5LPSPI6Low Power Serial \nPeripheral InterfaceConnectivity and \nCommunicationsThe LPSPI is a low power Se rial Peripheral Interface \n(SPI) module that support an efficient interface to an SPI bus as a master and/or a slave.\n • It can continue operating while the chip is in stop \nmodes, if an appropriate clock is available\n • Designed for low CPU overhead, with DMA off \nloading of FIFO register accessTable 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 17LPUART1\nLPUART2\nLPUART3LPUART4\nLPUART5\nLPUART6\nLPUART7\nLPUART8LPUART9\nLPUART10\nLPUART11\nLPUART12UART Interface Connectivity \nPeripheralsEach of the UART modules support the following serial \ndata transmit/receive protocols and configurations: \n • 7- or 8-bit data words, 1 or 2 stop bits, programmable \nparity (even, odd or none)\n • Programmable baud rates up to 20 Mbps. \nMECC64 Error Correcting Code Memories and \nMemory ControllersMECC64 module supports Single Error Correction and \nDouble Error Detection (SECDED) ECC function to \nprovide reliability for 4 banks On-Chip RAM (OCRAM) access. When ECC function is disabled, ECC OCRAM \ncan be also used to store data.\nMIPI-CSI MIPI CSI Interface Multimedia \nPeripheralsKey features of MIPI CSI controller are listed as \nfollowing: • Implements all three MIPI CSI-2 layers\n • Supports CSI-2 Unidirectional Master operation\n • Virtual Channel support • Flexible pixel-based user interface\nMIPI-DSI MIPI DSI Interface Multimedia \nPeripheralsKey features of MIPI DSI controller are listed as \nfollowing:\n • Implements all three DSI layers • Supports Command and Video Modes\n • Virtual Channel support\n • Flexible packet based user interface\nMQS Medium Quality Sound Multimedia \nPeripheralsMQS is used to generate 2-channel medium quality \nPWM-like audio via two standard digital GPIO pins.\nMU Messaging Unit System Control The Messagi ng Unit module enables two processors \nwithin the SoC to communicate and coordinate by \npassing messages (e.g. data , status, and control) \nthrough the MU interface.\nThe MU also provides the ability for one processor to \nsignal the other processor using interrupts.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n18 NXP SemiconductorsModules list\nOCOTP_CTRL OTP Controller Security The On-Chip OTP controller (OCOTP_CTRL) provides \nan interface for reading, programming, and/or overriding \nidentification and control information stored in on-chip fuse elements. The module supports electrically \nprogrammable poly fuses (eFUSEs). The \nOCOTP_CTRL also provides a set of volatile \nsoftware-accessible signals that can be used for \nsoftware control of hardware elements, not requiring non volatility. The OCOTP_CTRL provides the primary \nuser-visible mechanism for interfacing with on-chip fuse \nelements. Among the uses for the fuses are unique chip identifiers, mask revision nu mbers, cryptographic keys, \nJTAG secure mode, boot ch aracteristics, and various \ncontrol signals requiring permanent non volatility.\nOCRAM On-Chip Memory \ncontrollerMemories and \nMemory ControllersThe On-Chip Memory cont roller (OCRAM) module is \ndesigned as an interface bet ween the system’s AXI bus \nand the internal (on-chip) SRAM memory module.\nPDM Pulse Density Modulation Multimedia \nPeripheralsThe PDM supports up to 8-channels (4 lanes) digital \nMIC inputs.\nPIT1\nPIT2Periodical Interrupt Timer Timer Peripherals The PI T features 32-bit counter timer, programmable \ncount modules, clock division features, interrupt \ngeneration, and a slave mode to synchronize count \nenable for multiple PITs.\nPXP Pixel Processing Pipeline Multimedia \nPeripheralsA high-performance pixel processor capable of 1 \npixel/clock performance for combined operations, such \nas color-space conversion, alpha blending, and rotation. \nThe PXP is enhancedwith features specifically for gray scale applications. In \naddition, the PXP supports traditional pixel/frame\nprocessing paths for still-image and video processing applications.\nQuadrature DEC1\nQuadrature DEC2\nQuadrature DEC3Quadrature DEC4Quadrature Decoder Timer Peripherals The enhanced quadrature deco der module provides \ninterfacing capability to position/speed sensors. There \nare five input signals: PHASEA, PHASEB, INDEX, TRIGGER, and HOME. This module is used to decode \nshaft position, revolution count, and speed.\nQuadTimer1\nQuadTimer2QuadTimer3\nQuadTimer4QuadTimer Timer Peripherals The quad-time r provides four time channels with a \nvariety of controls affecting both individual and multi-channel features.Spec ific features include \nup/down count, cascading of  counters, programmable \nmodule, count once/repeated, counter preload, compare registers with prelo ad, shared use of input \nsignals, prescaler controls, independent \ncapture/compare, fault i nput control, programmable \ninput filters, and multi-channel synchronization.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 19RDC Resource Domain \nControllerSecurity The RDC provides robust support for the isolation of \nprocessing domain to prevent one core from accessing \nanother’s peripherals, to control access rights to common memory and provide hardware enforcement of \nsemaphore based locking of shared peripherals. \nFor single system use case, RDC can be disabled and \nAIPS-TZ/DEXSC can be by passed. For dual system \ncase, RDC can be configured and locked each core starts their own image.\nROMCP ROM Controller with \nPatchMemories and \nMemory ControllersThe ROMCP acts as an in terface between the Arm \nadvanced high-performance bus and the ROM. The \non-chip ROM is only used by  the Cortex-M7 core during \nboot up. Size of the ROM is 256 KB.\nRTC OSC Real Time Clock \nOscillatorClock Sources and \nControlThe RTC OSC provides the clock source for the \nReal-Time Clock module and lo w speed clock source for \nCCM/SRC/GPC modules. The RTC OSC module, in conjunction with an external crystal, generates a 32.768 \nkHz reference clock.\nSAI1\nSAI2SAI3\nSAI4Synchronous Audio \nInterfaceMultimedia \nPeripheralsThe SAI module provides a synchronous audio interface \n(SAI) that supports full duplex serial interfaces with frame synchronization, such as I2S, AC97, TDM, and \ncodec/DSP interfaces.\nSEMA4 Semaphores System Contro l The SEMA4 module implements hardware-enforced \nsemaphores as an IPS-mapped slave peripheral device and provides 16 hardware-enforced gates in a \ndual-processor configuration.\nSEMC Smart External Memory \nControllerMemory and \nMemory ControllerThe SEMC is a multi-standard memory controller \noptimized for both high-performance and low pin-count. It can support multiple external memories in the same \napplication with shared address and data pins. The \ninterface supported includes SDRAM, NOR Flash, SRAM, and NAND Flash, as well as 8080 display \ninterface. \nSNVS Secure Non-Volatile \nStorageSecurity Secure Non-Volatile Storage, including Secure Real \nTime Clock, Security St ate Machine, Master Key \nControl, and Violation/Tamper Detection and reporting.\nSPDIF Sony Philips Digital \nInterconnect FormatMultimedia \nPeripheralsA standard audio file transfer format, developed jointly \nby the Sony and Phillips corporations. Has Transmitter \nand Receiver functionality.\nSSARC State Save and Restore \nControllerMemories and \nMemory ControllersThe SSARC saves the registers of functional modules in \nmemory before power down, and restores registers from \nmemory after the module is powered up.\nSYS OSC System Clock Oscillator Clock Sources and \nControlThe SYS OSC provides the primary clock source for all \nthe PLLs to generate the clock for CPU, BUS, and \nhigh-speed inte rfaces. The SYS OSC module, in \nconjunction with an external crystal, generates a 24 MHz reference clock.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n20 NXP SemiconductorsModules list\nTEMP SENSE Temperature Sensor Analog The tem perature sensor implements a temperature \nsensor/conversion function based on a \ntemperature-dependent voltage to time conversion.\nUSB1\nUSB2Universal Serial Bus 2.0 Connectivity \nPeripheralsUSB 2.0 OTG modules (USB OTG1 and USB OTG2) \ncontains:\n • Two high-speed OTG 2.0 modules with integrated HS \nUSB PHYs\n • Support eight Transmit (TX) and eight Receive (Rx) \nendpoints, including endpoint 0\nuSDHC1\nuSDHC2SD/MMC and SDXC\nEnhanced Multi-Media \nCard / Secure Digital Host \nControllerConnectivity \nPeripheralsi.MX RT1170 specific SoC characteristics:\nAll four MMC/SD/SDIO controllers are identical and are \nbased on the uSDHC. They are:\n • Fully compliant with MMC command/response sets \nand Physical Layer as defined in the Multimedia Card \nSystem Specification. \n • Fully compliant with SD command/response sets and \nPhysical Layer as defined in the SD Memory Card \nSpecifications, v3.0 including high-capacity SDXC \ncards up to 2 TB.\n • Fully compliant with SDIO command/response sets \nand interrupt/read-wait mode as defined in the SDIO \nCard Specification, Part E1, v3.0\nTwo ports support:\n • 1-bit or 4-bit transfer mode specifications for SD and \nSDIO cards up to UHS-I SDR104 mode (104 MB/s max)\n • 1-bit, 4-bit, or 8-bit tran sfer mode specifications for \nMMC cards up to 52 MHz in both SDR and DDR modes (104 MB/s max)\n • 4-bit or 8-bit transfer mode specifications for eMMC \nchips up to 200 MHz in HS200 mode (200 MB/s max)\nVIDMUX Video mux Mux control Video mux are mux control for Parallel CSI (IO PADs), \nMIPI CSI-2, MIPI DSI, Pa rallel LCDIF (IO PADs) and \nCSI, LCDIF-V2, eLCDIF control. It also includes the \nDCIC of MIPI DSI and Parallel DSI.\nWDOG1\nWDOG2\nWDOG3\nWDOG4Watch Dog Timer Peripherals WDOG1 and WDOG2 Timer support two comparison \npoints during each counti ng period. Each of the \ncomparison points is configur able to evoke an interrupt \nto the Arm core, and a second point evokes an external event on the WDOG line.\nWDOG3 and WDOG4 modules are high reliability \nindependent timers that are available for system to use. They provide a safety feature to ensure software is \nexecuting as planned and the CPU is not stuck in an \ninfinite loop or executing unintended code. If the WDOG module is not serviced (refreshed) within a certain \nperiod, it resets the MCU. Windowed refresh mode is \nsupported as well.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 213.1 Special signal considerations\nTable 4  lists special signal considerati ons for the i.MX RT1170 processors . The signal names are listed in \nalphabetical order.\nThe package contact assign ments can be found in Section 6, Package information and contact \nassignments.”  Signal descriptions are provided in the i.MX RT1170 Reference Manual  \n(IMXRT1170RM ).XBARA\nXBARBCross BAR Cross Trigger Each crossbar swit ch is an array of muxes with shared \ninputs. Each mux output provides one output of the \ncrossbar. The number of inputs and the number of muxes/outputs are user configurable and registers are \nprovided to select which of  the shared inputs are routed \nto each output.\nXECC External ECC Controller Memories and \nMemory ControllersXECC can be used as a gasket module on AXI bus to \nsupport ECC function for external memory. \nXRDC Extended Resource \nDomain ControllerSecurity The XRDC provides an integrated, scalable \narchitectural framework fo r access control, system \nmemory protection, and peripher al isolation. It allows \nsoftware to assign chip re sources including processor \ncores, non-core bus master s, memory regions, and \nslave peripherals to processing domains to support \nenforcement of robust operational environments.\nTable 4. Special signal considerations\nSignal Name Remarks\nGPIO_LPSR_02, \nGPIO_LPSR_03, \nGPIO_DISP_B1_06, \nGPIO_DISP_B1_07, \nGPIO_DISP_B1_08, GPIO_DISP_B1_09, \nGPIO_DISP_B1_10, \nGPIO_DISP_B1_11, \nGPIO_DISP_B2_00, \nGPIO_DISP_B2_01, \nGPIO_DISP_B2_02, GPIO_DISP_B2_03, \nGPIO_DISP_B2_04, \nGPIO_DISP_B2_05If not using eFuse setting, these I/Os level determ ine the boot mode and boot  device configuration. \nIn case of boot mode pins immediately change state after POR_B released, user must ensure \nPOR_B remains asserted until the last power rail reach its working voltage.\nCLK1_P/ CLK1_N This differential output is reserved for NX P internal use. For users, this output must be a no \nconnect.\nDCDC_PSWITCH PAD is in DCDC_IN domain and connected to ground to bypass DCDC.\nTo enable DCDC function, assert DCDC_PSWITCH wit h at least 1 ms delay after the DCDC_IN \nrising edge.Table 3. i.MX RT1170 modules list (continued)\nBlock Mnemonic Block Name Subsystem Brief Description\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n22 NXP SemiconductorsModules list\nRTC_XTALI/RTC_XTALO To hit the exact oscillation frequency, the board capacitors must be reduced to account for the \nboard and chip parasitics. The integrated oscillation amplifier is self-biasing, but relatively weak. \nCare must be taken to limit the parasitic leakage from RTC_XTALI and RTC_XTALO to either the power or the ground (> 100 M). This de-biase s the amplifier and reduces the start-up margin. \nIf you want to feed an exter nal low-frequency clock into RTC_XTALI, the RTC_XTALO pin must \nremain unconnected or driven by a complementary si gnal. The logic level of this forcing clock must \nnot exceed the VDD_SNVS_ANA level and the freque ncy shall be < 100 kHz under the typical \nconditions. It is recommended to tie RTC_XTALI to GND if external crystal is not used. When a high-accuracy \nreal-time clock is not required, the system may use the on-chip 32 kHz oscillator. The tolerance is \n±25%. The ring oscillator starts fa ster than the external crystal and is used until the external crystal \nreaches a stable oscillation. The ring oscillator also  starts automatically if no clock is detected at \nRTC_XTALI.\nXTALI/XTALO The SDK software requires 24 MHz on XTALI/XTA LO. The crystal can be eliminated if an external \n24 MHz oscillator is available in the system. In this case, refer to  section of Bypass Configuration \n(24 MHz) from the reference manual. There are th ree configurations that can be utilized, but \nconfiguration 2 is recommended. \nThe logic level of this forcing clock must not exceed the VDD_LPSR_ANA level.If this clock is used as a reference for USB, t hen there are strict frequency tolerance and jitter \nrequirements. See Section 4.2.6, On-chip oscillators  and relevant interface specifications chapters \nfor details.\nJTAG_ nnnn External resistors can be used with all JTAG si gnals except for JTAG_TDO, but they are not \nrequired. See Table 5 for a summary of the JTAG interface.\nJTAG_TDO is configured with an on-ch ip keeper circuit, such that the floating condition is actively \neliminated if an external pull resistor is not pr esent. An external pull resistor on JTAG_TDO is \ndetrimental. See Table 5 for a summary of the JTAG interface.\nWhen JTAG_MOD is low, the JTAG interface is configured for a common software debug, adding \nall the system TAPs to the chain. \nWhen JTAG_MOD is high, the JTAG interface is  configured to a mode compliant with the IEEE \n1149.1 standard.\nNC These signals are No Connect (NC) and should not be connected by the user.\nPOR_B See the System Bo ot chapter in the reference manual for t he correct boot config uration. Note that \nan incorrect setting may result from an improper boot sequence.\nPOR_B signal has internal 100 k \uf057 pull up to SNVS domain, should pull up to VDD_SNVS_ANA if \nneed to add external pull up resistor, otherwise it  will cause additional leakage during SNVS mode.\nIt is recommended to add the external reset IC to the circuit to guarantee POR_B is properly \nprocessed during power up/down, pleas e refer to the EVK design for details.\nNote: • As the Low DCDC_IN detection threshold is 2.6 V, the reset IC’s reset threshold must be higher \nthan 2.6 V, then the whole chip is reset before the internal DCDC module reset to guarantee the \nchip safety during power down.\n • For power on reset, on any conditions on es need to make sure the voltage on DCDC_PSWITCH \npin is below 0.5 V before power up.\nONOFF A brief connection to GND in the OFF mode causes the internal power  management state machine \nto change the state to ON. In the ON mode, a brief connection to GND generates an interrupt \n(intended to be a software-controllable power-down). Approximately five seconds (or more) to GND \ncauses a forced OFF. Both boot mode inputs can be disconnected.\nTEST_MODE This input is reserved for NXP manufacturing use. The user must tie this pin directly to GND.Table 4. Special signal considerations (continued)\nSignal Name Remarks\nModules list\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 233.2 Recommended connections for unused analog interfaces\nTable 6  shows the recommended connecti ons for unused analog interfaces.\nhiWAKEUP A GPIO powered by SNVS domain power supply wh ich can be configured as wakeup source in \nSNVS mode.\nTable 5. JTAG controller interface summary\nJTAG I/O Type On-chip Termination\nJTAG_TCK Input 20–50 k \uf057\uf020pull-down\nJTAG_TMS Input 20–50 k \uf057\uf020pull-up\nJTAG_TDI Input 20–50 k \uf057\uf020pull-up\nJTAG_TDO 3-state output None\nJTAG_TRSTB Input 20–50 k \uf057\uf020pull-up\nJTAG_MOD Input 20–50 k \uf057\uf020pull-down\nTable 6. Recommended connections for unused analog interfaces\nModule Pad NameRecommendations \nif Unused\n32 kHz \nOSCRTC_XTALI, RTC_XTALO Not connected\nIt is recommended that \nRTC_XTALI ties to GND if \nexternal crystal is not \nconnected.\nADC ADC_VREFH 10 K\uf057 resistor to ground\nVDDA_ADC_1P8 10 K\uf057 resistor to ground\nVDDA_ADC_3P3 10 K\uf057 resistor to ground\nCCM CLK1_N, CLK1_P Not connected\nDAC DAC_OUT Not connected\nMIPI VDD_MIPI_1P0 10 K\uf057 resistor to ground\nVDD_MIPI_1P8 10 K\uf057 resistor to ground\nMIPI_DSI_CKN, MIPI_DSI_CKP, MIPI_DSI_DN0, MIPI_DSI_DP0, \nMIPI_DSI_DN1, MIPI_DSI_DP1Not connected\nMIPI_CSI_CKN, MIPI_CSI_CKP, MIPI_CSI_DN0, MIPI_CSI_DP0, \nMIPI_CSI_DN1, MIPI_CSI_DP1Not connected\nDCDC DCDC_IN, DCDC_IN_Q, DCDC_DIG, DCDC_ANA Not connected\nDCDC_DIG_SENSE, DCDC_ANA_SENSE, DCDC_LP, DCDC_LN Not connected\nDCDC_PSWITCH, DCDC_MODE  To groundTable 4. Special signal considerations (continued)\nSignal Name Remarks\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n24 NXP SemiconductorsModules list\nUSB  USB1_DN, USB1_DP, USB1_VBUS,  USB2_DN, USB2_DP, USB2_VBUS Not connected\nVDD_USB_1P8 Powered with 1.8 V\nVDD_USB_3P3 Powered with 3.3 V\nSYS OSC XTALI, XTALO Not connectedTable 6. Recommended connections for unused analog interfaces (continued)\nModule Pad NameRecommendations \nif Unused\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 254 Electrical characteristics\nThis section provides the device and module-level electrical char acteristics for the i.MX RT1170 \nprocessors.\n4.1 Chip-level conditions\nThis section provides the device-level el ectrical characteristics for the IC. See Table 7  for a quick reference \nto the individual tables and sections.\n4.1.1 Absolute maximum ratings\nCAUTION\nStress beyond those listed under Table 8 may cause permanent damage to the device. These are stress \nratings only. Functional operation of  the device at these or any othe r conditions beyond those indicated \nunder “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated \nconditions for extended periods ma y affect device reliability.\nTable 8  shows the absolute maximum operating ratings.Table 7. i.MX RT1170 chip-Level conditions\nFor these characteristics Topic appears\nAbsolute maximum ratings on page 25\nThermal characteristics on page 27Operating ranges on page 27Maximum supply currents on page 30Typical power mode supply currents on page 31System power and clocks on page 37\nTable 8. Absolute maximum ratings\nParameter Description Symbol Min Max Unit\nCore supplies input voltage VDD_SOC_IN -0.3 1.2 V\nPower for LPSR domain VDD_LPSR_IN -0.3 3.96 VPower for DCDC DCDC_IN -0.3 3.96 VPower for PLL, OSC, and LDOs VDDA_1P8_IN -0.3 1.98 VSupply input voltage to Secure Non-Volatile Storage \nand Real Time ClockVDD_SNVS_IN -0.3 3.96 V\nUSB VBUS supply USB1_VBUS\nUSB2_VBUS-0.3 5.6 V\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n26 NXP SemiconductorsElectrical characteristics\nPower for USB OTG PHYs VDD_USB_1P8 -0.3 1.98 V\nVDD_USB_3P3 -0.3 3.96 V\nPower for ADC, DAC, and ACMP VDDA_ADC_1P8 -0.3 1.98 V\nVDDA_ADC_3P3 -0.3 3.96 V\nPower for MIPI CSI/DSI PHY VDD_MIPI_1P8 -0.3 1.98 V\nVDD_MIPI_1P0 -0.3 1.2 V\nIO supply for GPIO in SDIO1 bank (3.3 V mode) NVCC_SD1 -0.3 3.96 VIO supply for GPIO in SDIO1 bank (1.8 V mode) -0.3 1.98 VIO supply for GPIO in SDIO2 bank (3.3 V mode) NVCC_SD2 -0.3 3.96 VIO supply for GPIO in SDIO2 bank (1.8 V mode) -0.3 1.98 VIO supply for GPIO in EMC bank1 (3.3 V mode) NVC C_EMC1 -0.3 3.96 V\nIO supply for GPIO in EMC bank1 (1.8 V mode) -0.3 1.98 VIO supply for GPIO in EMC bank2 (3.3 V mode) NVC C_EMC2 -0.3 3.96 V\nIO supply for GPIO in EMC bank2 (1.8 V mode) -0.3 1.98 VIO power for GPIO in GPIO AD bank (3.3 V mode) NVCC_GPIO -0.3 3.96 VIO power for GPIO in GPIO AD bank (1.8 V mode) -0.3 1.98 VIO supply for GPIO in DISP1 bank (3.3 V mode) NVCC_DISP1 -0.3 3.96 VIO supply for GPIO in DISP1 bank1 (1.8 V mode) -0.3 1.98 VIO supply for GPIO in DISP2 bank (3.3 V mode) NVCC_DISP2 -0.3 3.96 VIO supply for GPIO in DISP2 bank1 (1.8 V mode) -0.3 1.98 VIO power for GPIO in LPSR bank (3.3 V mode) NVCC_LPSR -0.3 3.96 V\nIO power for GPIO in LPSR  bank (1.8 V mode) -0.3 1.98 V\nIO power for GPIO in SNVS bank (1.8 V mode) NVCC_SNVS -0.3 1.98 V\nInput/Output Voltage range V\nin/Vout -0.5 NVCC + 0.31V\nStorage Temperature range TSTORAGE -55 150o C\n1NVCC is the I/O supply voltage.\nTable 9. Electrostatic discharge and latch-up characteristics\nSymbol Description Min Max Unit Notes\nVHBM Electrostatic discharge voltage, human body model -2000 +2000 V1\nVESD Electrostatic discharge voltage, charged-device model\nAll pins except the corner pins -500 +500 V2\nILAT Immunity level\n • Class II @105 oC ambient temperature-100 +100 mA3Table 8. Absolute maximum ratings (continued)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 274.1.2 Thermal characteristics\nTable 10  displays the 14 x 14 mm package thermal characteristics.\n4.1.3 Operating ranges\nTable 11 provides the operating ranges of the i.MX RT1170 processors. For details on the chip\'s power \nstructure, see the “Power Manageme nt Unit (PMU)” chapter of the i.MX RT1170 Reference Manual \n(IMXRT1170RM ).1Determined according to JEDEC Standard JS001, Electrostatic Discharge (ESD) Sens itivity Testing Human Body Model \n(HBM).\n2Determined according to JEDEC Standard JS002, Field-Induced Charged-Device Model Test Method for \nElectrostatic-Discharge-Withstand Thre sholds of Microelectronic Components.\n3Determined according o JEDEC Standard JESD78, IC Latch-up Test .\nTable 10. 14 x 14 mm thermal characteristics\nRating Board Type1\n1Thermal test board meets JEDEC specif ication for this package (JESD51-9).Symbol Value Unit\nJunction to Ambient Thermal Resistance2\n2Determined in accordance to JEDEC JESD51-2A natural convecti on environment. Thermal resistance data in this report is \nsolely for a thermal performance comparison of one package to another in a standardized specif ied environment. It is not \nmeant to predict the performance of a pack age in an application-specific environment.JESD51-9, 2s2p R\uf071JA3\n3R\uf071JA = (Tj - Ta)/P [unit: oC/W], where Tj = junction temperature, Ta = ambient temperature, P = device power. 31.6oC/W\nJunction to Top of Package \nThermal Characterization Parameter2JESD51-9, 2s2p \uf059JT4\n4\uf059JT = (Tj - Tt)/P [unit: oC/W], where Tj = junction temperature, Tt = temperature at top of package, P = device power. 1.4oC/W\nJunction to Case Thermal Resistance5\n5Junction-to-Case thermal resistance determin ed using an isothermal cold plate. Case temperature is taken at the package top \nside centre surface temperature.JESD51-9, 1s R\uf071JC6\n6R\uf071JC = (Tj - Tc)/P [unit: oC/W], where Tj = junction temperature, Tc = case temperature, P = device power. 10oC/W\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n28 NXP SemiconductorsElectrical characteristics\nTable 11. Operating ranges\nParameter \nDescriptionSymbolOperating \nConditionsMin Max1Unit Comment\nRun Mode VDD_SOC_IN Overdrive M7 core at \n800MHz1.1 1.15 V The FBB_DISABLE fuse bit must be \nchecked on each device to determine \nif FBB must be enabled along with \noverdrive to operate the M7 core at \nfrequencies above 600 MHz. If \nFBB_DISABLE = 0, then FBB must be enabled when the SOC domain is \nin overdrive mode. If FBB_DISABLE \n= 1, then FBB should not be enabled when the SOC domain is in overdrive \nmode.\nM7 core at 600 MHz 1.0 1.15 V —M7 core at 240 MHz 0.9 1.15 V —\nVDD_LPSR_DIG M4 core at 400 MHz 1.1 1.15 V —\nM4 core at 240 MHz 1.0 1.15 V —M4 core at 120 MHz 0.9 1.15 V —\nSTANDBY Mode VDD_SOC_IN M7 core 0.8 1.15 V —\nVDD_LPSR_DIG M4 core 0.8 1.15 V —\nPower for DCDC DCDC_IN — 3.0 3.6 V —Power for PLL, \nOSC, and LDOsVDDA_1P8_IN — 1.71 1.89 V —\nPower for LPSR \ndomainVDD_LPSR_IN — 3.0 3.6 V —\nPower for SNVS \nand RTCVDD_SNVS_IN — 2.4 3.6 V —\nPower for USB \nOTG PHYsVDD_USB_1P8 — 1.65 1.95 V —\nVDD_USB_3P3 — 3.0 3.6 V —\nUSB VBUS supply USB1_VBUS\nUSB2_VBUS—2 . 4 5 . 5 V —\nPower for ADC, \nDAC, and ACMPVDDA_ADC_1P8 — 1.65 1.95 V —\nVDDA_ADC_3P3 — 3.0 3.6 V —\nADC_VREFH — 1.0 1.89 V —\nPower for MIPI \nCSI/DSI PHYVDD_MIPI_1P8 — 1.65 1.95 V —\nVDD_MIPI_1P0 — 0.9 1.1 V —\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 29GPIO supplies NVCC_SD1 — 3.0 3.6 V IO power for GPIO in SDIO1 bank \n(3.3 V mode)\n— 1.65 1.95 V IO power for GPIO in SDIO1 bank \n(1.8 V mode)\nNVCC_SD2 — 3.0 3.6 V IO power for GPIO in SDIO2 bank \n(3.3 V mode)\n— 1.65 1.95 V IO power for GPIO in SDIO2 bank \n(1.8 V mode)\nNVCC_EMC1 — 3.0 3.6 V IO power for GPIO in EMC bank1 (3.3 \nV mode)\n— 1.65 1.95 V IO power for GPIO in EMC bank1 (1.8 \nV mode)\nNVCC_EMC2 — 3.0 3.6 V IO power for GPIO in EMC bank2 (3.3 \nV mode)\n— 1.65 1.95 V IO power for GPIO in EMC bank2 (1.8 \nV mode)\nNVCC_GPIO — 3.0 3.6 V IO power for GPIO in GPIO AD bank \n(3.3 V mode)\n— 1.65 1.95 V IO power for GPIO in GPIO AD bank \n(1.8 V mode)\nNVCC_DISP1 — 3.0 3.6 V IO power for GPIO in DISP1 bank \n(3.3 V mode)\n— 1.65 1.95 V IO power for GPIO in DISP1 bank \n(1.8 V mode)\nNVCC_DISP2 — 3.0 3.6 V IO power for GPIO in DISP2 bank \n(3.3 V mode)\n— 1.65 1.95 V IO power for GPIO in DISP2 bank \n(1.8 V mode)\nNVCC_LPSR — 3.0 3.6 V IO power for GPIO in LPSR bank (3.3 \nV mode)\n— 1.65 1.95 V IO power for GPIO in LPSR bank (1.8 \nV mode)\nNVCC_SNVS — 1.65 1.95 V IO power for GPIO in SNVS bank (1.8 \nV mode)\nTemperature Operating Ranges\nJunction \ntemperatureTj Standard Industrial -40 105oC See the application note, i.MX \nRT1170 Product Lifetime Usage Estimates for information on product \nlifetime (power-on years) for this \nprocessor.\n1Applying the maximum voltage results in  maximum power consumption and heat ge neration. NXP recommends a voltage set \npoint = (Vmin + the supply tolerance). This results in an optimized power/speed ratio.Table 11. Operating ranges (continued)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n30 NXP SemiconductorsElectrical characteristics\n4.1.4 Maximum supply currents\nThe data shown in Table 12  represent a use case designed specifi cally to show the maximum current \nconsumption possible. All cores ar e running at the defined maximum frequency and are limited to L1 \ncache accesses only to ensure no pipe line stalls. Although a valid conditi on, it would have a very limited \npractical use case, if at all, and be limited to an extremely low duty cycle unless the intention were to \nspecifically show the wors t case power consumption. \nTable 12. Maximum supply currents\nPower Rail Comments Max Current Unit\nDCDC_IN Max power for chip at 125 oC 1000 mA\nVDDA_1P8_IN 1.8 V power supply for PLL, OSC, and \nLDOs100 mA\nVDD_SOC_IN Power supply for digital logic 850 mA\nVDD_LPSR_IN 3.3 V power supply for LPSR domain 75 mAVDD_SNVS_IN Power supply for SNVS domain 1 mAVDD_USB_1P8 1.8 V power supply for USB OTG PHYs 50 mAVDD_USB_3P3 3.3 V power supply for USB OTG PHYs 60 mAVDDA_ADC_1P8 1.8 V power supply for ADC, DAC, and \nACMP10 mA\nVDDA_ADC_3P3\nADC_VREFH3.3 V power supply for ADC, DAC, and \nACMP2m A\nVDD_MIPI_1P8 1.8 V power supply for MIPI CSI/DSI PHY 4 mA\nVDD_MIPI_1P0 1.0 V power supply for MIPI CSI/DSI PHY 30 mANVCC_SD1\nNVCC_SD2\nNVCC_EMC1\nNVCC_EMC2NVCC_GPIO\nNVCC_DISP1\nNVCC_DISP2NVCC_LPSR\nNVCC_SNVSImax = N x C x V x (0.5 x F)\nWhere:\nN—Number of IO pins supplied by the power line\nC—Equivalent external capacitive loadV—IO voltage\n(0.5 x F)—Data change  rate. Up to 0.5 of the clock rate (F)\nIn this equation, Imax is in Amps, C in Farads, V in Volts, and F in Hertz.\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 314.1.5 Typical power mode supply currents\nTable 13 and Table 14  show the current and power consumpti on (not including I/O) of i.MX RT1170 \nprocessors in selected power modes. \nTable 13. Typical power modes current and power consumption (Dual core)\nModes Test conditionsPower supplies at 3.3 V (Typical)1\nUnits\n25 oC Tj 105 oC Tj\nSet Point #1 \nActive • CM7 runs at 800 MHz, Overdrive voltage to 1.1 V \nwith FBB mode; CM4 runs at 400 MHz, overdrive \nvoltage to 1.1 V\n • CM7 domain bus frequency at 240 MHz; CM4 \ndomain bus frequency at 160 MHz\n • Enables ECC for cache, TCM, and OCRAM • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under overdrive \nmodeDCDC_IN 144.3 348 mA\nVDD_LPSR_IN 36.1 40.5 \uf06dA\nVDD_SNVS_IN 4 11.8 \uf06dA\nTotal 476.322 1148.573 mW\nSet Point #0 \nActive • CM7 runs at 600 MHz, drive voltage to 1.0 V; CM4 \nruns at 240 MHz, drive voltage to 1.0 V\n • CM7 domain bus frequency at 200 MHz; CM4 \ndomain bus frequency at 120 MHz\n • Enables ECC for cache, TCM, and OCRAM • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under normal drive \nmodeDCDC_IN 84.8 131.9 mA\nVDD_LPSR_IN 36.1 40.3 \uf06dA\nVDD_SNVS_IN 3.9 11.5 \uf06dA\nTotal 279.972 435.441 mW\nSet Point #5 \nActive • CM7 runs at 240 MHz, lower voltage to 0.9 V; \nCM4 runs at 120 MHz, lower voltage to 0.9 V\n • CM7 domain bus frequency at 100 MHz; CM4 \ndomain bus frequency at 60 MHz\n • Enables ECC for cache, TCM, and OCRAM • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under underdrive \nmodeDCDC_IN 43.4 70.9 mA\nVDD_LPSR_IN 36 40.7 \uf06dA\nVDD_SNVS_IN 3.9 10.8 \uf06dA\nTotal 143.352 234.140 mW\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n32 NXP SemiconductorsElectrical characteristics\nSet Point #7 \nActive • CM7 runs at 200 MHz, lower voltage to 0.9 V; \nCM4 is clock gated, lower voltage to 0.9 V\n • CM7 domain bus frequency at 100 MHz\n • Enables ECC for cache, TCM, and OCRAM\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, and external 32 kHz crystal are \nenabled\n • All PLLs are power gated\n • All peripherals controlled by CM4 core are clock \ngated, but remain poweredDCDC_IN 24.9 49 mA\nVDD_LPSR_IN 36.1 40.4 \uf06dA\nVDD_SNVS_IN 3.9 10.6 \uf06dA\nTotal 82.302 161.868 mW\nSet Point #9 \nActive • CM7 is clock gated, lower voltage to 0.9 V; CM4 \nruns at 100 MHz, lower voltage to 0.9 V\n • CM4 domain bus frequency at 50 MHz • Enables ECC for cache, TCM, and OCRAM\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, and external 32 kHz crystal are \nenabled\n • All PLLs are power gated • All peripherals controlled by CM7 core are clock \ngated, but remain poweredDCDC_IN 13.3 34.4 mA\nVDD_LPSR_IN 36.1 40.5 \uf06dA\nVDD_SNVS_IN 3.9 10.5 \uf06dA\nTotal 44.022 113.688 mW\nSet Point #11 \nActive • CM7 is power off; CM4 runs at 200 MHz, drive \nvoltage to 1.0 V\n • CM4 domain bus frequency at 100 MHz\n • Enables ECC for CM4 TCM and OCRAM\n • DCDC is off, LDO_LPSR_ANA and \nLDO_LPSR_DIG are active\n • 16 MHz, 400 MHz, and external 32 kHz crystal are \nenabled\n • All PLLs are power gated\n • The WAKEUPMIX domain, MEGAMIX domain, \nand DISPLAYMIX domain are power gated\n • All peripherals in LPSRMIX domain are clockedDCDC_IN 25.9 45.7 \uf06dA\nVDD_LPSR_IN 38.4 45.8 mA\nVDD_SNVS_IN 3.9 10.3 \uf06dA\nTotal 126.818 151.325 mW\nSet Point #12 \nActive • CM7 is power off; CM4 runs at 100 MHz, lower \nvoltage to 0.9 V\n • CM4 domain bus frequency at 50 MHz • Enables ECC for CM4 TCM and OCRAM\n • DCDC is off, LDO_LPSR_ANA and \nLDO_LPSR_DIG are active\n • 16 MHz, 400 MHz, and external 32 kHz crystal are \nenabled\n • All PLLs are power gated • The WAKEUPMIX domain, MEGAMIX domain, \nand DISPLAYMIX domain are power gated\n • All peripherals in LPSRMIX domain are clockedDCDC_IN 25.7 45.2 \uf06dA\nVDD_LPSR_IN 23 28 mA\nVDD_SNVS_IN 3.8 10.2 \uf06dA\nTotal 75.997 92.583 mWTable 13. Typical power modes current and power consumption (Dual core) (continued)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 33Set Point #1 \nStandby \nSuspend • System is on STANDBY mode\n • Both CM7 and CM4 are on SUSPEND mode • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 4.1 22.6 mA\nVDD_LPSR_IN 27.6 30.5 \uf06dA\nVDD_SNVS_IN 3.8 10.4 \uf06dA\nTotal 13.634 74.715 mW\nSet Point #0 \nStandby \nSuspend • System is on STANDBY mode\n • Both CM7 and CM4 are on SUSPEND mode\n • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 3 17 mA\nVDD_LPSR_IN 27.5 29.4 \uf06dA\nVDD_SNVS_IN 3.8 10.3 \uf06dA\nTotal 10.003 56.231 mW\nSet Point #5 \nStandby \nSuspend • System is on STANDBY mode\n • Both CM7 and CM4 are on SUSPEND mode\n • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 2.4 13.1 mA\nVDD_LPSR_IN 27.6 29.3 \uf06dA\nVDD_SNVS_IN 3.8 10.3 \uf06dA\nTotal 8.024 43.361 mW\nSet Point #7 \nStandby \nSuspend • System is on STANDBY mode\n • Both CM7 and CM4 are on SUSPEND mode\n • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 2.4 13.1 mA\nVDD_LPSR_IN 27.6 29.3 \uf06dA\nVDD_SNVS_IN 3.8 10.3 \uf06dA\nTotal 8.024 43.361 mW\nSet Point #10 \nStandby \nSuspend • Lower voltage to 0.8 V with RBB mode for both \nSOC and LPSR domains\n • System is on STANDBY mode\n • Both CM7 and CM4 are on SUSPEND mode • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 1.9 8.7 mA\nVDD_LPSR_IN 27.6 29.2 \uf06dA\nVDD_SNVS_IN 3.8 10.2 \uf06dA\nTotal 6.374 28.840 mWTable 13. Typical power modes current and power consumption (Dual core) (continued)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n34 NXP SemiconductorsElectrical characteristics\nSet Point #11 \nStandby \nSuspend • System is on STANDBY mode\n • CM7 is power off, CM4 is on SUSPEND mode • CM4 TCM with ECC is on retention\n • DCDC is off, LDO_LPSR_ANA and \nLDO_LPSR_DIG are active\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • The WAKEUPMIX domain, MEGAMIX domain, \nand DISPLAYMIX domain are power gated\n • All peripherals in LPSRMIX domain are clock \ngated, but remain poweredDCDC_IN 25.6 44.8 \uf06dA\nVDD_LPSR_IN 0.759 6 mA\nVDD_SNVS_IN 3.8 10.1 \uf06dA\nTotal 2.602 19.981 mW\nSet Point #15 \nStandby \nSuspend • Lower voltage to 0.8 V with RBB mode for LPSR \ndomain\n • System is on STANDBY mode\n • CM7 is power off, CM4 is on SUSPEND mode\n • CM4 TCM with ECC is on retention • DCDC is off, LDO_LPSR_ANA and \nLDO_LPSR_DIG are active\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • The WAKEUPMIX domain, MEGAMIX domain, \nand DISPLAYMIX domain are power gated\n • All peripherals in LPSRMIX domain are clock \ngated, but remain poweredDCDC_IN 25.5 44.6 \uf06dA\nVDD_LPSR_IN 0.408 3.5 mA\nVDD_SNVS_IN 3.8 10.1 \uf06dA\nTotal 1.443 11.731 mW\nSNVS  • Only SNVS domain is powered\n • 32 kHz RTC is alive\n • DCDC_IN and VDD_LPSR_IN are power gatedDCDC_IN 0 0 \uf06dA\nVDD_LPSR_IN 0 0 \uf06dA\nVDD_SNVS_IN 3.8 10.2 \uf06dA\nTotal 12.54 33.66 \uf06dW\n1Code runs in the ITCM; typical values are t he average values on typical process wafers.\nTable 14. Typical power modes current and power consumption (Single core)\nModes Test conditionsPower supplies at 3.3 V (Typical)1\nUnits\n25 oC Tj 105 oC Tj\nSet Point #1 \nActive • CM7 runs at 800 MHz, overdrive voltage to 1.1 V \nwith FBB mode\n • CM7 domain bus frequency at 240 MHz • Enables ECC for cache, TCM, and OCRAM\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under overdrive modeDCDC_IN 123 319.8 mA\nVDD_LPSR_IN 36.3 40.8 \uf06dA\nVDD_SNVS_IN 4 12 \uf06dA\nTotal 406.033 1055.514 mWTable 13. Typical power modes current and power consumption (Dual core) (continued)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 35Set Point #0 \nActive • CM7 runs at 600 MHz, drive voltage to 1.0 V\n • CM7 domain bus frequency at 200 MHz • Enables ECC for cache, TCM, and OCRAM\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under normal drive modeDCDC_IN 75.9 120.8 mA\nVDD_LPSR_IN 36.3 40.7 \uf06dA\nVDD_SNVS_IN 3.9 11.6 \uf06dA\nTotal 250.603 398.813 mW\nSet Point #5 \nActive • CM7 runs at 240 MHz, lower voltage to 0.9 V\n • CM7 domain bus frequency at 100 MHz\n • Enables ECC for cache, TCM, and OCRAM • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, external 24 MHz crystal, and \nexternal 32 kHz crystal are enabled\n • All PLLs are enabled\n • All peripherals are enabled and run at their \nmaximum clock root frequency under underdrive \nmodeDCDC_IN 41.5 67.5 mA\nVDD_LPSR_IN 36.1 40.7 \uf06dA\nVDD_SNVS_IN 3.9 10.8 \uf06dA\nTotal 137.082 222.920 mW\nSet Point #7 \nActive • CM7 runs at 200 MHz, lower voltage to 0.9 V\n • CM7 domain bus frequency at 100 MHz • Enables ECC for cache, TCM, and OCRAM\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • 16 MHz, 400 MHz, and external 32 kHz crystal are \nenabled\n • All PLLs are power gated • All peripherals are clockedDCDC_IN 24.3 48.2 mA\nVDD_LPSR_IN 36.1 40.6 \uf06dA\nVDD_SNVS_IN 3.9 10.5 \uf06dA\nTotal 80.322 159.229 mW\nSet Point #1 \nStandby \nSuspend • System is on STANDBY mode\n • CM7 is on SUSPEND mode\n • TCM with ECC is on retention • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 4.2 22.2 mA\nVDD_LPSR_IN 27.4 30.4 \uf06dA\nVDD_SNVS_IN 3.9 10.3 \uf06dA\nTotal 13.963 73.394 mW\nSet Point #0 \nStandby \nSuspend • System is on STANDBY mode\n • CM7 is on SUSPEND mode\n • TCM with ECC is on retention • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 3.1 16.8 mA\nVDD_LPSR_IN 27.3 29.6 \uf06dA\nVDD_SNVS_IN 3.9 10.3 \uf06dA\nTotal 10.333 55.572 mWTable 14. Typical power modes current and power consumption (Single core) (continued)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n36 NXP SemiconductorsElectrical characteristics\nTable 15 shows the typical wakeup time. Set Point #5 \nStandby \nSuspend • System is on STANDBY mode\n • CM7 is on SUSPEND mode • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • All peripherals are clock gated, but remain \npoweredDCDC_IN 2.4 12.9 mA\nVDD_LPSR_IN 27.3 29.3 \uf06dA\nVDD_SNVS_IN 3.9 10.2 \uf06dA\nTotal 8.023 42.700 mW\nSet Point #10 \nStandby \nSuspend • Lower voltage to 0.8 V with RBB mode for both \nSOC and LPSR domains\n • System is on STANDBY mode\n • CM7 is on SUSPEND mode • TCM with ECC is on retention\n • LDO_LPSR_ANA and LDO_LPSR_DIG are \nbypassed\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated • All peripherals are clock gated, but remain \npoweredDCDC_IN 1.9 8.6 mA\nVDD_LPSR_IN 27.1 29.2 \uf06dA\nVDD_SNVS_IN 3.9 10.2 \uf06dA\nTotal 6.372 28.510 mW\nSet Point #15 \nStandby \nSuspend • Lower voltage to 0.8 V with RBB mode for LPSR \ndomain\n • System is on STANDBY mode\n • CM7 is power off\n • LMEM is on retention • DCDC is off, LDO_LPSR_ANA and \nLDO_LPSR_DIG are active\n • All clock sources are turned off except for 32 kHz \nRTC\n • All PLLs are power gated\n • The WAKEUPMIX domain, MEGAMIX domain, \nand DISPLAYMIX domain are power gated\n • All peripherals in LPSRMIX domain are clock \ngated, but remain poweredDCDC_IN 26.3 44.2 \uf06dA\nVDD_LPSR_IN 0.423 3.5 mA\nVDD_SNVS_IN 3.8 10.1 \uf06dA\nTotal 1.495 11.729 mW\nSNVS  • Only SNVS domain is powered\n • 32 kHz RTC is alive\n • DCDC_IN and VDD_LPSR_IN are power gatedDCDC_IN 0 0 \uf06dA\nVDD_LPSR_IN 0 0 \uf06dA\nVDD_SNVS_IN 3.9 10.2 \uf06dA\nTotal 12.87 33.66 \uf06dW\n1Code runs in the ITCM; typical values are t he average values on typical process wafers.\nTable 15. Typical wakeup time1\nDescription Typical wakeup time Unit\nFrom Set Point #1 Standby Suspend to Set Point #1 Overdrive RUN 4.76 ms\nFrom Set Point #0 Standby Suspend to Set Point #1 Overdrive RUN 6.4 msTable 14. Typical power modes current and power consumption (Single core) (continued)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 374.2 System power and clocks\nThis section provides the information about the system power and clocks.\n4.2.1 Power supplies requirements and restrictions\nThe system design must comply with power-up sequence, power-down seque nce, and steady state \nguidelines as described in this section to guarantee  the reliable operation of the device. Any deviation \nfrom these sequences may result  in the following situations:\n• Excessive current during power-up phase\n• Prevention of the device from booting\n• Irreversible damage to the pr ocessor (worst-case scenario)\nFigure 4  shows the power sequence. \nFigure 4. Power sequenceFrom Set Point #5 Standby Suspend to Set Point #1 Overdrive RUN 6.96 ms\nFrom Set Point #10 Standby Suspend to Set Point #1 Overdrive RUN 6.74 ms\nFrom Set Point #15 Standby Stop to  Set Point #1 Ov erdrive RUN 8.07 ms\nFrom SNVS mode to ROM exit 8.54 ms\n1Please refer to Table 13  and Table 14 for Set Point modes definition, and the only  difference between Set Point #15 Standby \nSuspend mode and Set Point #15 Standby Stop mode is the Suspend mode versus Stop mode on CM4 core.Table 15. Typical wakeup time1 (continued)\nDescription Typical wakeup time Unit\nVDD_SNVS_IN\nVDD_SNVS_ANA\nVDD_SNVS_DIG\nVDD_LPSR_IN\nVDD_LPSR_ANA\nVDD_LPSR_DIG\nDCDC_IN\nVDDA_1P8\nVDD_SOC_IN1ms\nDCDC_PSWITCH\nONOFF\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n38 NXP SemiconductorsElectrical characteristics\n4.2.1.1 Power-up sequence\nThe below restrictions must be followed:\n• VDD_SNVS_IN supply must be turned on befo re any other power supply or be connected \n(shorted) with VDD_LPSR _IN and DCDC_IN supply.\n• If a coin cell is used to power VDD_SNVS_IN, then  ensure that it is c onnected before any other \nsupply is switched on.\n• An RC delay circuit is recommended for pr oviding the delay between DCDC_IN stable and \nDCDC_PSWITCH. The total RC delay should be 5 – 40 ms. \n• DCDC_IN must reach a minimum 3.0 V within 0.3 x RC. \n• Delay from DCDC_IN stable at 3.0 V min to  DCDC_PSWITCH reaching 0.5 x DCDC_IN (1.5 V) \nmust be at least 1 ms. \n• Power up slew rate specification for other power domains is 360 V/s – 36 KV/s. \n• Ensure VDD_LPSR_DIG power ed prior to VDD_SOC_IN.\nNOTE\nIf expect to release MCU by POR_B signal, the POR_B input must be \nimmediately asserted at power-up and remain asserted until the last power \nrail reaches its working vol tage. In the absence of an external reset feeding \nthe POR_B input, the internal PO R module takes control. See the i.MX \nRT1170 Reference Manual (IMXRT1170RM ) for further details and to \nensure that all necessary requirements are being met.\nNOTE\nThe voltage on DCDC_PSWITCH pin should be below 0.5 V before \nramping up the voltage on DCDC_PSWITCH.\nNOTE\nThe power rail VDD_SNVS_DIG is controlled by software.\nNOTE\nNeed to ensure that there is no back  voltage (leakage) from any supply on \nthe board towards the 3.3 V supply (for example, from the external \ncomponents that use both the 1.8 V and 3.3 V supplies).\nNOTE\nUSB1_VBUS, USB2_VBUS, and VDDA _ADC_3P3 are not part of the \npower supply sequence and may be powered at any time.\n4.2.1.2 Power-down sequence\nThe following restricti ons must be followed:\n• VDD_SNVS_IN supply must be turn ed off after any other power s upply or be connected (shorted) \nwith VDD_LPSR_IN and DCDC_IN supply.\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 39• If a coin cell is used to power VDD_SNVS_IN, then ensure that it  is removed after any other supply \nis switched off.\n4.2.1.3 Power supplies usage\nI/O pins should not be externally driven while the I/O power supply for the pin (NVCC_XXXX) is OFF. \nThis can cause internal latch-up a nd malfunctions due to reverse curren t flows. For info rmation about I/O \npower supply of each pin, see “Power Rail” columns in pin list tables of Section 6, Package information \nand contact assignments.”\n4.2.2 Internal POR and power detect\nInternal detector monitors VDD_S OC_IN and VDD_LPSR_DIG. Internal POR will be asserted whenever \nVDD_SOC_IN or VDD_LPSR_DIG are lower than  the valid voltage values shown in the Table 16 . \n4.2.3 Integrated LDO volt age regulator parameters\nVarious internal supplies can be powered ON from in ternal LDO voltage regulat ors. The on-chip LDOs \nare intended for internal use only and should not be used to power any external circuitry. See the i.MX \nRT1170 Reference Manual (IMXRT1170RM ) for details on the power tree scheme.\n4.2.3.1 LDO_SNVS_ANA\nTable 17  shows the parameters of LDO_SNVS_ANA.  Table 16. Internal POR and power detect\nSymbol Description Value Unit\nVdetlpsr1p0_H 1.0 V supply valid 0.75 V\nVdetsoc1p0_H 1.0 V supply valid 0.75 V\nHystdet1p0 The detector hysteresis 100 mV\nTable 17. LDO_SNVS_ANA specification\nSpecification Min Typ Max Unit\nVDD_SNVS_IN 2.4 3 3.6 V\nVDD_SNVS_ANA 1.65 1.75 1.95 VI_out — — 1 mAExternal decoupling capacitor — 2.2 — \uf06dF\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n40 NXP SemiconductorsElectrical characteristics\n4.2.3.2 LDO_SNVS_DIG\nTable 18  shows the parameters of LDO_SNVS_DIG.\n4.2.3.3 LDO_PLL\nTable 19  shows the parameters of LDO_PLL.  \n4.2.3.4 LPSR_LDO_DIG\nLPSR_LDO_DIG provides 1.0 V power source (VDD_LPSR_DIG) from 1.8V power domain \n(VDD_LPSR_ANA). The trim voltage range of LDO output is from 0.7 V to 1.15 V . There are two work \nmodes: Low Power mode and High Power mode. In typi cal PVT case, the static current consumption is \nless than 3 \uf06dA in Low Power mode. The maxi mum drive strength of this LD O regulator is 50 mA in High \nPower mode. \n4.2.3.5 LPSR_LDO_ANA\nLPSR_LDO_ANA provides 1.8 V power source (VDD_LPSR_ANA) from 3.3 V power domain \n(VDD_LPSR_IN). Its default output va lue is 1.8 V . Two work modes are supported by this LDO: Low \nPower mode and High Power mode. In Low Power mode, the LDO provi des 2 mA (maximum value) by Table 18. LDO_SNVS_DIG specification\nSpecification Min Typ Max Unit\nVDD_SNVS_ANA 1.65 1.75 1.95 V\nVDD_SNVS_DIG 0.65 0.85 0.95 VI_out — — 1 mAExternal decoupling capacitor — 0.22 — \uf06dF\nTable 19. LDO_PLL specification\nSpecification Min Typ Max Unit\nVDDA_1P8_IN 1.71 1.8 1.89 V\nVDDA_1P0 0.9 1 1.2 VI_out — — 70 mAExternal decoupling capacitor — 2.2 — \uf06dF\nTable 20. LPSR_LDO_DIG specification\nSpecification Min Typ Max Unit\nVDD_LPSR_ANA 1.71 1.8 1.89 V\nVDD_LPSR_DIG 0.7 1 1.15 VI_out — — 50 mAExternal decoupling capacitor — 2.2 — \uf06dF\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 41consuming only 4 \uf06dA current. In High Power mode, the LDO provides 75 mA current capacity with 40 \uf06dA \nstatic power dissipation.\n4.2.4 DCDC\nDCDC can be configured to operate  on power-save mode when the load  current is less than 50 mA. During \nthe power-save mode, the converter operates with reduc ed switching frequency in  PFM mode and with a \nminimum quiescent current to maintain high efficiency.\nDCDC can detect the peak current in the P-channel switch. When the peak current exceeds the threshold, \nDCDC will give an alert signal, and the threshold can be configure d. By this way, DCDC can roughly \ndetect the current loading.\nDCDC also includes the foll owing protection functions:\n• Over current protection. In run mode, DCDC shuts down when dete cting abnormal large current in \nthe P-type power switch.\n• Over voltage protection. DCDC shuts down when  detecting the output voltage is too high.\n• Low voltage detection. DCDC  shuts down when detecting th e input voltage is too low.\nOn-chip regulators are designed to power on-chip load only. Do not use on-chip regulators to power \nexternal loads. DCDC_DIG is used to power VDD_ SOC_IN. DCDC_ANA is a lo w-noise power rail used \nto power on-chip analog loads only. \nTable 22 shows DCDC characteristics. \nInput voltage refers to DCDC_IN balls. 1.0 V output refers to DCDC_D IG balls. 1.8 V output refers to \nDCDC_ANA balls.Table 21. LPSR_LDO_ANA specification\nSpecification Min Typ Max Unit\nVDD_LPSR_IN 3 3.3 3.6 V\nVDD_LPSR_ANA — 1.8 — VI_out — — 75 mAExternal decoupling capacitor — 4.7 — \uf06dF\nTable 22. DCDC characteristics1\nDescription Min Typ Max Unit Comments \nInput voltage 3 3.3 3.6 V —\nOutput voltage • 1.0 V output 0.6 1 1.375 V 25 mV per step • 1.8 V output 1.5 1.8 2.275 V 25 mV per stepLoading • 1.0 V output — 150 850 mA —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n42 NXP SemiconductorsElectrical characteristics\nFor additional information, see the i.MX RT1170 Reference Manual (IMXRT1170RM ). • 1.8 V output — 80 150 mA Consider 1.8 V supply \ncurrents in Table 12 to \nensure no DCDC overload. Add currents \nfor active modules per \nuse case.\nEfficiency • DCDC run mode — 80% — — 150 mA@vdd1p0\n80 mA@vdd1p8\n • DCDC low power mode — 80% — — 300 \uf06dA@vdd1p0\n300 \uf06dA@vdd1p8\nOutput voltage accuracy • DCDC Run mode -2.5% — 2.5% — Maximum 50 mV \nVp-p@vdd1p0\n • DCDC Low power mode -6% — 6% — —Over current detection — 1.5 — A The typical value can be \nconfigured as 1.5 A and \n2 A by register.\nOver voltage detection • Output 1.8 V — 2.5 2.75 V — • Output 1.0 V — 1.5 1.65 V — • Low DCDC_IN detection — 2.6 2.8 V —Leakage current — 3 — \uf06dA DCDC off\nQuiescent current • DCDC Run mode — 150 — \uf06dA—\n • DCDC Low power mode — 5 — \uf06dA—\nCapacitor value — 33 \n(DCDC_ANA)\n66\n(DCDC_DIG)— \uf06dF High frequency \ncapacitor are also \nrequired per the \nHardware Development Guide \nMIMXRT1170HDUG.\nInductor value — 4.7 — \uf06dH—\n • Saturation current — 1 — A —\n1Values in this table are based on CZ test with  limited matrix samples in lab environment. Table 22. DCDC characteristics1\nDescription Min Typ Max Unit Comments \nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 434.2.5 PLL’s electrical characteristics\nThis section provides PLL electrical characteristics.\n4.2.5.1 Audio/Video PLL’s electrical parameters\n4.2.5.2 528 MHz PLL\n4.2.5.3 Ethernet PLLTable 23. Audio/Video PLL’s electrical parameters\nParameter Min Typ Max Unit\nClock output range 650 — 1300 MHz\nReference clock — 24 — MHzLock time — — 11250 reference cyclesPeriod jitter (p2p) — 50 — psDuty cycle 48.5 — 51.5 %\nTable 24. 528 MHz PLL’s electrical parameters\nParameter Min Typ Max Unit\nClock output range — — 528 MHz\nReference clock — 24 — MHzLock time — — 11250 reference cyclesPeriod jitter (p2p) — 50 — psPFD period jitter (p2p) — 100 — psDuty cycle 45 — 55 %\nTable 25. Ethernet PLL’ s electrical parameters\nParameter Min Typ Max Unit\nClock output range — — 1000 MHz\nReference clock — 24 — MHzLock time — — 11250 reference cyclesPeriod jitter (p2p) — 50 — psDuty cycle 47.5 — 52.5 %\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n44 NXP SemiconductorsElectrical characteristics\n4.2.5.4 480 MHz PLL\n4.2.5.5 Arm PLL\n4.2.6 On-chip oscillators\nThe system oscillator (SYS OSC) is  a crystal oscillator. The SYS OSC, in conjunction with an external \ncrystal or resonator, generates a reference clock for th is chip. It also provides the option for an external \ninput clock to XTALI signal directly.Table 26. 480 MHz PLL’s electrical parameters\nParameter Min Typ Max Unit\nClock output range — — 480 MHz\nReference clock — 24 — MHz\nLock time — — 383  reference cyclesPeriod jitter (p2p) — 40 — psPFD period jitter (p2p) — 125 — psDuty cycle 45 — 55 %\nTable 27. Arm PLL’s electrical parameters\nParameter Min Typ Max Unit\nClock output range 156 — 2496 MHz\nReference clock — 24 — MHzLock time — — 2250 reference cyclesPeriod jitter (p2p) — 15 — psDuty cycle 45 — 55 %\nTable 28. 24 MHz system oscillator specifications\nSymbol Parameter Conditions Min Typ Max Unit\nIVDDA  (Low power mode) Analog supply current 24 MHz — 0.5 — mA\nIVDDA  (High gain mode) Analog supply current 24 MHz — 1.3 — mA\nRF Feedback resistor Low-power mode No need\nHigh-gain mode — 1 — M \uf057\nRS Series resistor1—— 0 — k \uf057\nCXCY XTALI/XTALO load capacitance See crystal or resonator manufacture’s recommendation\nCpara Parasitically capacitance of \nXTALI and XTALO— — 1.5 2.0 pF\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 45Each i.MX RT1170 processor has two external input  system clocks: a low frequency (RTC_XTALI) and \na high frequency (XTALI).\nThe RTC_XTALI is used for low-frequency functio ns. It supplies the clock for wake-up circuit, \npower-down real time clock operation, and slow syst em and watch-dog counters. The clock input can be \nconnected to either external oscillator or a crysta l using internal oscillator amp lifier. Additionally, there is \nan internal ring oscillator, which ca n be used instead of th e clock source from RTC_XTALI. The internal \nring oscillator does not provide an accurate frequency and is  affected by process, voltage, and temperature \nvariations. NXP recommends using an external crystal as the clock source for RTC_XTALI. If the internal \nclock oscillator is used instead, ca reful consideration should be given to the timing implic ations on all of \nthe SoC modules dependent on this clock.\nThe system clock input XTALI is used  to generate the main system cl ock. It supplies th e PLLs and other \nperipherals. The system clock input can be connected to either external os cillator or a crysta l using internal \noscillator amplifier.Clock output\nFOSC Oscillator crystal or resonator \nfrequency—— 2 4 — M H z\ntdcy Duty-cycle of the output clock — 40 50 60 %\nDynamic parameters\nVPP Peak-peak amplitude of \noscillationLow-power mode — 0.8 — V\nHigh gain mode 0.75x \nVDDA_\n1P8_IN0.8 x \nVDDA_\n1P8_IN—V\ntstart Start-up time from \nOSC_24M_CNTL[OSC_EN] set to oscillator stable\n224 MHz low-power \nmode—2 5 0— \uf06ds\n24 MHz high-gain \nmode—2 5 0— \uf06ds\n1Depends on the drive level of external crystal device\n2Oscillator hardware default is OFF at power-up, so requires firmware or software to enable.\nTable 29. 32 kHz oscillator specifications\nSymbol Description Min Typ Max Unit Note\nCpara Parasitically capaci tance of RTC_XTALI \nand RTC_XTALO—1 . 5 2 . 0 p F —\nVpp Peak-to-peak amplitude of oscillator — 0.6 — V1\nfosc_lo Oscillator crystal — 32.768 — kHz —Table 28. 24 MHz system oscilla tor specifications (continued)\nSymbol Parameter Conditions Min Typ Max Unit\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n46 NXP SemiconductorsElectrical characteristics\nThe RTC OSC module provides the cl ock source for the Real-Time Cl ock module. The RTC OSC module, \nin conjunction with an external crystal, generates a 32.768 kHz reference clock for the RTC.tstart Crystal startup time from VDD_SNVS_ANA \nramp-up to minimum operating voltage to \noscillator stable— 500 — ms1\nVec_extal32 Externally provided input clock amplitude 0.7 — VDD_SNVS\n_ANAV2,3\n1Proper PCB layout procedures must be followed to achieve specifications.\n2This specification is for an externally supplied clock driven to EXTAL32 and does not apply to any other clock input. The \noscillator remains enabled and XTAL32 must be left unconnected.\n3The parameter specified is a peak-to-peak value and VIH and VIL specifications do not apply. T he voltage of the applied clock \nmust be within the range of VSS to VDD_SNVS_ANA.\nTable 30. RC oscillator with 16 MHz internal reference frequency\nSymbol Parameter Condition Min Typ Max Unit\nClock output\nFclkout_16M Clock frequency — 15.1 16 16.9 MHz\nDynamic parameters\nTstart_16M Start-up time from \nVDD_LPSR_ANA ramp-up to \nminimum operating voltage to \noscillator stable—— 5 0 — \uf06ds\nPower-down mode\nIVDDA Supply current in power-down — 1 2 95 nA\nTable 31. RC oscillator with 48 MHz internal reference frequency\nSymbol Parameter Condition Min Typ Max Unit\nGeneral\nIVDDA Analog supply current — — 350 500 \uf06dA\nClock output\nFclkout Clock frequency — — 48 — MHz\nDynamic parameters\nTstart Start-up time from \nVDD_LPSR_ANA ramp-up to \nminimum operating voltage to \noscillator stable—— 2 . 5 — \uf06dsTable 29. 32 kHz oscillator specifications (continued)\nSymbol Description Min Typ Max Unit Note\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 474.3 I/O parameters\nThis section provides parameters on I/O interfaces.\n4.3.1 I/O DC parameters\nThis section includes the DC parame ters of the following I/O types:\n• XTALI and RTC_XTALI (Clock Inputs) DC Parameters\n• General Purpose I/O (GPIO)Accuracy\nTtarget Trimmed — -2 — 2 %\nTable 32. RC oscillator with 400 MHz internal reference frequency\nSymbol Parameter Condition Min Typ Max Unit\nGeneral\nIVDD_1P8V_ON Analog supply current — — 60 — \uf06dA\nIVDD_ON Digital supply current — — 80 — \uf06dA\nClock output\nF_tuned Tuned clock frequency — — 400 — MHz\nΔF/F Frequency error after tuning — — 0.1 — %\nDynamic parameters\nJPP-CC Peak-peak, period jitter — — 50 — ps\ntstart Start-up time from \nOSC_400M_CTRL1[PWD] is \ncleared to oscillator stable1\n1Oscillator hardware default is OF F at power-up, so requires firmware or software to enable.—— 1 — \uf06ds\nttune Tuning time — 1 — 256 \uf06ds\nTable 33. RC oscillator with 32 kHz internal reference frequency\nSymbol Description Min Typ Max Unit Note\nfirc32k Internal reference frequency — 32 — kHz —\nΔfirc32k Deviation of IRC32K frequency -25% — 25% %firc32k —Table 31. RC oscillator with 48 MHz internal reference frequency (continued)\nSymbol Parameter Condition Min Typ Max Unit\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n48 NXP SemiconductorsElectrical characteristics\nNOTE\nThe term ‘NVCC_XXXX’ in this section refers to the asso ciated supply rail \nof an input or output.\nNOTE\nWhen enable the open drain for I/O pa d, the external pull-up voltage cannot \nexceed the associated supply rail.\nFigure 5. Circuit for paramete rs Voh and Vol for I/O cells\n4.3.1.1 XTALI and RTC_XTALI (clock inputs) DC parameters\nTable 34  shows the DC parameters for the clock inputs.\n4.3.1.2 General purpose I/O (GPIO) DC parameters\nFollowing section introduces the GPIO  DC parameters, respectively, for GPIO pads. These parameters are \nguaranteed per the operating ranges in Table 11 unless otherwise noted. Table 34. XTALI and RTC_XTALI DC parameters1\n1The DC parameters are for external clock input only.Parameter Symbol Test Conditions Min Max Unit\nXTALI high-level DC input voltage Vih — VDDA_1P8_IN - 0.5 VDDA_1P8_IN V\nXTALI low-level DC input voltage Vil — 0 0.5 VRTC_XTALI high-level DC input voltage Vih — VDD_SNVS_ANA - 0.5 VDD_SNVS_ANA VRTC_XTALI low-level DC input voltage Vil — 0 0.5 V\nTable 35. DC specification for GPIO_EMC_B1/GP IO_EMC_B2/GPIO_SD_B1/GPIO_SD_B2/GPIO_DISP_B1 \nbank  \nParameter SymbolValue\nUnit Condition\nMin Typ Max\nReceiver 3.3 V\nHigh level input voltage VIH 0.625 x NVCC — NVCC + 0.3 V —\n\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 49Low level input voltage VIL -0.3 — 0.25 x NVCC V —\nReceiver 1.8 V\nHigh level input voltage VIH 0.65 x NVCC — NVCC + 0.3 V —\nLow level input voltage VIL -0.3 — 0.35 x NVCC V —\nDriver 3.3 V and driver 1.8 V for PDRV = L and PDRV = H\nOutput high current IOH -6 — — mA VOH = 0.8 x NVCC\nOutput low current IOL 6— — m A VOL = 0.2 x NVCC\nOutput low/high current total \nfor each IO bankIOCT —— 1 0 0 m A —\nWeak pull-up and pull-down\nPull-up / pull-down resistance RHigh 10 — 100 k \uf057 High voltage range \n(2.7 V - 3.6 V)\nPull-up / pull-down resistance RLow 20 — 50 k \uf057 Low voltage range \n(1.65 V - 1.95 V)\nTable 36. DC specification for GPIO_SNVS bank1 \n1By default, functionality of GPIO_SNVS_XX port is determined by the part number. Tamper function is available only on \ntamper-enabled parts, and GPIO is the only available function on parts which do not support tamper.Parameter Symbol Min Typ2\n2Typical numbers are not guaranteed.Max Unit Condition\nHigh level input voltage VIH 0.7 x \nNVCC_SNVS— NVCC_SNVS + \n0.1V—\nLow level input voltage VIL -0.3 — 0.3 x \nNVCC_SNVSV—\nOutput high current IOH —- 4 5— \uf06dAVOH = \nNVCC_SNVS - 0.3\nOutput low current IOL —5 0— \uf06dAVOL = 0.3\nOutput low/high current total for \nGPIO_SNVS bankIOCT —— 1 m A —\nWeak pull-up and pull-down\nPull-up and pull-down \nresistanceRHigh/\nRLow100 200 600 k \uf057 —Table 35. DC specification for GPIO_EMC_B1/GP IO_EMC_B2/GPIO_SD_B1/GPIO_SD_B2/GPIO_DISP_B1 \nbank (continued) \nParameter SymbolValue\nUnit Condition\nMin Typ Max\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n50 NXP SemiconductorsElectrical characteristics\nTable 37. DC specification for GPIO_AD/GPIO_LPSR/GPIO_DISP_B2 bank\nNO. Chara. cteristics Test Conditions Min Max Units\n1 Input high voltage (VIH) Normal voltage range 0.7 x NVCC NVCC + 0.1 V\nDerated voltage range 0.75 x NVCC NVCC + 0.1 V\nDerated2 voltage range 0.75 x NVCC NVCC + 0.1 V\nLow voltage range 0.7 x NVCC NVCC + 0.1 V\nHigh voltage range 0.7 x NVCC NVCC + 0.1 V\n2 Input low voltage (VIL) Normal voltage range - 0.3 0.3 x NVCC V\nDerated voltage range - 0.3 0.25 x NVCC V\nDerated2 voltage range - 0.3 0.25 x NVCC V\nLow voltage range - 0.3 0.3 x NVCC V\nHigh voltage range - 0.3 0.3 x NVCC V\n3 Input Hysteresis (VHYSN) All voltage range 0.06 x NVCC — V4 Output high voltage (V\nOH) \nDSE = 1Normal voltage range\nIOH = -10 mANVCC - 0.5 — V\nDerated voltage range\nIOH = -6 mANVCC - 0.5 — V\nDerated2 voltage range\nIOH = -5 mANVCC - 0.5 — V\nLow voltage range\nIOH = -10 mANVCC - 0.5 — V\nHigh voltage range\nIOH = -10 mANVCC - 0.5 — V\n5 Output high voltage (VOH) \nDSE = 0Normal voltage range\nIOH = -5 mANVCC - 0.5 — V\nDerated voltage range\nIOH = -3 mANVCC - 0.5 — V\nDerated2 voltage range\nIOH = -2.5 mANVCC - 0.5 — V\nLow voltage range\nIOH = -5 mANVCC - 0.5 — V\nHigh voltage range\nIOH = -5 mANVCC - 0.5 — V\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 516 Output low voltage (VOL) \nDSE = 1Normal voltage range\nIOL = 10 mA—0 . 5 V\nDerated voltage range\nIOL = 6 mA—0 . 5 V\nDerated2 voltage range\nIOL = 5 mA—0 . 5 V\nLow voltage range\nIOL = 10 mA—0 . 5 V\nHigh voltage range\nIOL = 10 mA—0 . 5 V\n7 Output low voltage (VOL) \nDSE = 0Normal voltage range\nIOL = 5 mA—0 . 5 V\nDerated voltage range\nIOL = 3 mA—0 . 5 V\nDerated2 voltage range\nIOL = 2.5 mA—0 . 5 V\nLow voltage range\nIOL = 5 mA—0 . 5 V\nHigh voltage range\nIOL = 5 mA—0 . 5 V\n8 NVCC Normal voltage range 2.7 3.6 V\nDerated voltage range 1.98 2.7 V\nDerated2 voltage range 1.71 1.98 V\nLow voltage range 1.71 1.98 V\nHigh voltage range 3 3.6 V\n11 Pull-up resistor range (RPU)\nMeasure @VDDAll voltage range 25 50 k \uf057\n12 Pull-down resistor range \n(RPD)\nMeasure @VSSAll voltage range 25 50 k \uf057\n13 Input leakage current All voltage range — 400 nA\n14 Output capacitance (CL) All voltage range — 15 pF15 Input capacitance (Cin) All voltage range — 5 pF16 Output low/high current \ntotal for each IO bank (I\nOCT)All voltage range — 100 mATable 37. DC specification for GPIO_AD/ GPIO_LPSR/GPIO_DISP_B2 bank (continued)\nNO. Chara. cteristics Test Conditions Min Max Units\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n52 NXP SemiconductorsElectrical characteristics\n4.3.2 I/O AC parameters\nThe GPIO and DDR I/O load circuit and out put transition time waveform are shown in Figure 6  and \nFigure 7 .\nFigure 6. Load circuit for output\nFigure 7. Output transition time waveform\n4.3.2.1 General purpose I/O (GPIO) AC parameters\nThe I/O AC parameters for GPIO are presented in the Table 38  and Table 39 , respectively. \nTable 38. AC specification for GPIO_EMC_B1/GP IO_EMC_B2/GPIO_SD_B1/GPIO_SD_B2/GPIO_DISP_B1 \nbank\nSymbol Parameter Test Condition Min Typ Max Unit\nDriver 1.8 V application\nfmax Maximum frequency Load = 21 pF (PDRV = L, high drive, \n33 \uf057\uf029\n——208 MHz\nLoad = 15 pF (PDRV = H, low drive, \n50 \uf057\uf029\ntr Rise time Measured between VOL and VOH 0.4 — 1.32 ns\ntf Fall time Measured between VOH and VOL 0.4 — 1.32 ns\nDriver 3.3 V application\nfmax Maximum frequency Load = 20 pF — — 200 MHz\ntr Rise time Measured between VOL and VOH —— 3 n s\ntf Fall time Measured between VOH and VOL —— 3 n sTest Point From OutputUnder Test\nCL\nCL includes package, probe and fixture capacitance\n0VOVDD\n20%80% 80%\n20%\ntr tfOutput (at pad)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 53Table 39. Dynamic input characteristics for \nGPIO_EMC_B1/GPIO_EMC_B2 /GPIO_SD_B1/GPIO_SD_ B2/GPIO_DISP_B1 bank\nSymbol Parameter Test Condition1, 2\n1For all supply ranges of operation.\n2The dynamic input characteristic specifications are applicable for the digital bidirectional cells.Min Max Unit\nDynamic Input Characteristics for 3.3 V Application\nfop Input frequency of operation — — 200 MHz\nDynamic Input Characteristics for 1.8 V Application\nfop Input frequency of operation — — 208 MHz\nTable 40. AC specifications for GP IO_AD/GPIO_LPSR/GPIO_DISP_B2 bank\nNO. Characteristic  Condition Min Max Unit\n1fmax Cload = 15 pF — 104 MHz\n2 Pad rise/fall time (DSE = 0, SRE = 0) Normal voltage range\n(Cload = 15 pF)—3 n s\nDerated voltage range\n(Cload = 15 pF)—5 n s\nDerated2 voltage range\n(Cload = 15 pF)—6 n s\nLow voltage range\n(Cload = 15 pF)—3 n s\nHigh voltage range\n(Cload = 15 pF)—3 n s\n3 Pad rise/fall time (DSE = 0, SRE = 1) Normal voltage range\n(Cload = 15 pF)—6 n s\nDerated voltage range\n(Cload = 15 pF)—1 0 n s\nDerated2 voltage range\n(Cload = 15 pF)—1 2 n s\nLow voltage range\n(Cload = 15 pF)—6 n s\nHigh voltage range\n(Cload = 15 pF)—6 n s\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n54 NXP SemiconductorsElectrical characteristics\n4 Pad rise/fall time (DSE = 1, SRE = 0) Normal voltage range\n(Cload = 15 pF)—2 . 5 n s\nDerated voltage range\n(Cload = 15 pF)—4 . 5 n s\nDerated2 voltage range\n(Cload = 15 pF)—5 n s\nLow voltage range\n(Cload = 15 pF)—2 . 5 n s\nHigh voltage range\n(Cload = 15 pF)—2 . 5 n s\n5 Pad rise/fall time (DSE = 1, SRE = 1) Normal voltage range\n(Cload = 15 pF)—5 n s\nDerated voltage range\n(Cload = 15 pF)—9 n s\nDerated2 voltage range\n(Cload = 15 pF)—1 0 n s\nLow voltage range\n(Cload = 15 pF)—5 n s\nHigh voltage range\n(Cload = 15 pF)—5 n s\n6 IPP_DO to pad propagation delay: \n(DSE = 0, SRE = 0)Normal voltage range\n(Cload = 15 pF)—2 . 5 n s\nDerated voltage range\n(Cload = 15 pF)—4 . 5 n s\nDerated2 voltage range\n(Cload = 15 pF)—5 n s\nLow voltage range\n(Cload = 15 pF)—2 . 5 n s\nHigh voltage range\n(Cload = 15 pF)—4 n s\n7 IPP_DO to pad propagation delay: \n(DSE = 0, SRE = 1)Normal voltage range\n(Cload = 15 pF)—7 n s\nDerated voltage range\n(Cload = 15 pF)—1 2 n s\nDerated2 voltage range\n(Cload = 15 pF)—1 4 n s\nLow voltage range\n(Cload = 15 pF)—7 n s\nHigh voltage range\n(Cload = 15 pF)—8 . 5 n sTable 40. AC specifications for GPIO_A D/GPIO_LPSR/GPIO_DISP_B2 bank (continued)\nNO. Characteristic  Condition Min Max Unit\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 558 IPP_DO to pad propagation delay: \n(DSE = 1, SRE = 0)Normal voltage range\n(Cload = 15 pF)—2 n s\nDerated voltage range\n(Cload = 15 pF)—3 . 6 n s\nDerated2 voltage range\n(Cload = 15 pF)—4 n s\nLow voltage range\n(Cload = 15 pF)—2 n s\nHigh voltage range\n(Cload = 15 pF)—4 n s\n9 IPP_DO to pad propagation delay: \n(DSE = 1, SRE = 1)Normal voltage range\n(Cload = 15 pF)—6 n s\nDerated voltage range\n(Cload = 15 pF)—1 1 n s\nDerated2 voltage range\n(Cload = 15 pF)—1 2 n s\nLow voltage range\n(Cload = 15 pF)—6 n s\nHigh voltage range\n(Cload = 15 pF)—7 . 5 n s\n10 Pad to IPP_IND propagation delay Normal voltage range\n(100 f load on IPP_IND)—2 n s\nDerated voltage range\n(100 f load on IPP_IND)—3 . 5 n s\nDerated2 voltage range\n(100 f load on IPP_IND)—4 n s\nLow voltage range\n(100 f load on IPP_IND)—4 n s\nHigh voltage range\n(100 f load on IPP_IND)—2 n s\n11 IPP_IND rise/fall time Normal voltage range\n(100 f load on IPP_IND)—0 . 3 n s\nDerated voltage range\n(100 f load on IPP_IND)—0 . 4 n s\nDerated2 voltage range\n(100 f load on IPP_IND)—0 . 5 n s\nLow voltage range\n(100 f load on IPP_IND)—0 . 3 n s\nHigh voltage range\n(100 f load on IPP_IND)—0 . 3 n sTable 40. AC specifications for GPIO_A D/GPIO_LPSR/GPIO_DISP_B2 bank (continued)\nNO. Characteristic  Condition Min Max Unit\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n56 NXP SemiconductorsElectrical characteristics\nFigure 8  is the GPIO block diagram.\nFigure 8. GPIO block diagram\n4.4 System modules\nThis section contains the timing and electrical parame ters for the modules in the i.MX RT1170 processor.\n4.4.1 Reset timing parameters\nFigure 9  shows the POR reset timing and Table 41  lists the timing parameters.\nFigure 9. POR reset timing diagramIOMUX/IOMUXCPad\nOUTPUT \nDRIVERIPP_OBE\nIPP_DSE\nIPP_DO\nIPP_SRE\nPU/PD logic\nPU/PD deviceIPP_PUE\nIPP_INDIPP_IBE\nIPP_HYS\nINPUT RECEIVERIPP_PUS\nPOR_B\nCC1(Input)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 574.4.2 WDOG reset timing parameters\nFigure 10  shows the WDOG reset timing and Table 42  lists the timing parameters.\nFigure 10. WDOG_B timing diagram\nNOTE\nRTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or \napproximately 30 \uf06ds.\nNOTE\nWDOG_B output signals (f or each one of the Wa tchdog modules) do not have \ndedicated pins, but are muxed out through the IOMUX. See the IOMUX \nmanual for detailed information.Table 41. POR reset timing parameters\nID Parameter Min Max Unit\nCC1 Duration of POR_B to be qualified as valid. 1 —RTC_XTALI cycle\nTable 42. WDOG_B timing parameters\nID Parameter Min Max Unit\nCC3 Duration of WDOG_B Assertion 1 —RTC_XTALI cycle WDOG_B\nCC3(Output)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n58 NXP SemiconductorsElectrical characteristics\n4.4.3 JTAG Controller timing parameters\nFigure 11  depicts the JTAG controller timing. Figure 12  depicts the JTAG TRST_B timing. \nFigure 11. JTAG controller timing\nFigure 12. JTAG_TRST_B timing\n\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 594.4.4 SWD timing parameters\nFigure 13  depicts the SWD timing.\nFigure 13. SWD timingTable 43. JTAG timing parameters\nID ParameterValue\nUnit \nMin Max\nJ0 TCK frequency — 25 MHz\nJ1 TCK cycle time 40 — ns\nJ2 TCK pulse width 20 — nsJ3 Input data setup time 5 — nsJ4 Input data hold time 5 — nsJ5 Output data valid time — 15.2 nsJ6 Output high impedance time — 15.2 nsJ7 TRST_B assert time 100 — nsJ8 TRST_B setup time to TCK edge 18 — ns\n\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n60 NXP SemiconductorsElectrical characteristics\n4.4.5 Trace timing parameters\nFigure 14  depicts the trace timing.\nFigure 14. Trace timingTable 44. SWD timing parameters\nSymbol Description Min Max Unit \nS0 SWD_CLK frequency — 50 MHz\nS1 SWD_CLK cycle time 20 — ns\nS2 SWD_CLK pulse width 10 — ns\nS3 Input data setup time 5 — ns\nS4 Input data hold time 1 — ns\nS5 Output data valid time — 14.4 ns\nS6 Output high impedance time — 14.4 ns\nTable 45. Trace timing parameters\nSymbol Description Min Max Unit \nT0 TRACE_CLK frequency — 70 MHz\nT1 TRACE_CLK cycle time 1/T0 — ns\nT2 TRACE_CLK pulse width 6 — nsT1\nT2\nTRACE_CLK (output)\nTRACE0-3 (output)T3 T4T2\nT3 T4\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 614.5 External memory interface\nThe following sections provide informat ion about external memory interfaces.\n4.5.1 SEMC specifications\nThe following sections provide information on SEMC interface.\nMeasurements are with a load of 15 pf  and an input slew rate of 1 V/ns.\n4.5.1.1 SEMC output timing\nThere are ASYNC and SYNC modes for SEMC output timing.\n4.5.1.1.1 SEMC output timing in ASYNC mode\nTable 46 shows SEMC output timing in ASYNC mode. T3 TRACE data setup time 2 — ns\nT4 TRACE data hold time 0.7 — ns\nTable 46. SEMC output timing in ASYNC mode\nSymbol Parameter Min. Max. Unit Comment\nFrequency of operation — 200 MHz\nTCK Internal clock period 5 — ns\nTAVO Address output valid time — 2 ns These timing parameters \napply to Address and ADV# \nfor NOR/PSRAM in ASYNC mode.T\nAHO Address output hold time (TCK - 2) 1\n1Address output hold time is configurable by SEMC_*CR0.AH. AH  field setting value is 0x0 in above table. When AH is set \nwith value N, TAHO min time should be ((N + 1) x TCK). See the i.MX RT1170 Reference Manual  (IMXRT1170RM ) for more \ndetail about SEMC_*CR0.AH register field.—n s\nTADVL Active low time (TCK - 1) 2\n2ADV# low time is configurable by SEMC_*CR0 .AS. AS field setting value is 0x0 in above table. When AS is set with value N, \nTADL min time should be ((N + 1) x TCK - 1). See the i.MX RT1170 Reference Manual  (IMXRT1170RM ) for more detail about \nSEMC_*CR0.AS register field.TDVO Data output valid time — 2 ns These timing parameters \napply to Data/CLE/ALE and \nWE# for NAND, apply to Data/DM/CRE for \nNOR/PSRAM, apply to \nData/DCX and WRX for DBI interface.T\nDHO Data output hold time (TCK - 2) 3\n3Data output hold time is configurable by SEMC_*CR0.WEH. WEH fi eld setting value is 0x0 in ab ove table. When WEH is set \nwith value N, TDHO min time should be ((N + 1) x TCK). See the i.MX RT1170 Reference Manual  (IMXRT1170RM ) for more \ndetail about SEMC_*CR0.WEH register field.—n s\nTWEL WE# low time (TCK - 1) 4nsTable 45. Trace timing parameters (continued)\nSymbol Description Min Max Unit \ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n62 NXP SemiconductorsElectrical characteristics\nFigure 15  shows the output tim ing in ASYNC mode.\nFigure 15. SEMC output timing in ASYNC mode\n4.5.1.1.2 SEMC output  timing in SYNC mode\nTable 47 shows SEMC output timing in SYNC mode. \nFigure 16  shows the output timing in SYNC mode.4WE# low time is configurable by SEMC_*CR0.WEL. WEL field sett ing value is 0x0 in above table. When WEL is set with value \nN, TWEL min time should be ((N + 1) x TCK - 1). See the i.MX RT1170 Reference Manual  (IMXRT1170RM ) for more detail \nabout SEMC_*CR0.WEL register field.\nTable 47. SEMC output timing in SYNC mode\nSymbol Parameter Min. Max. Unit Comment\nFrequency of operation — 200 MHz —\nTCK Internal clock period 5 — ns —\nTDVO Data output valid time — 0.6 ns These timing parameters apply to \nAddress/Data/DM/CKE/control signals with SEMC_CLK for \nSDRAM.T\nDHO Data output hold time -0.7 — ns)NTERNAL\x00CLOCK\n!$$2 !\n!$6\x03 4!6/4!(/\n$!4!\n7%\x034#+\n$\n4$6/4$(/\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 63Figure 16. SEMC output timing in SYNC mode\n4.5.1.2 SEMC input timing\nThere are ASYNC and SYNC m odes for SEMC input timing.\n4.5.1.2.1 SEMC input timing in ASYNC mode\nTable 48 shows SEMC input timing in ASYNC mode. \nFigure 17  shows the input ti ming in ASYNC mode.Table 48. SEMC input timing in ASYNC mode\nSymbol Parameter Min. Max. Unit Comment\nTIS Data input setup 7.1 — ns For NAND/NOR/PSRAM/DBI, \nthese timing par ameters apply \nto RE# and Read Data.TIH Data input hold 0 — ns3%-#?#,+\n$!4! $4$(/4$6/\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n64 NXP SemiconductorsElectrical characteristics\nFigure 17. SEMC input timing in ASYNC mode\n4.5.1.2.2 SEMC input timing in SYNC mode\nTable 49 and Table 50  show SEMC input timing in SYNC mode. \nFigure 18  shows the input timing in SYNC mode.Table 49. SEMC input timing in SYNC mode (SEMC_MCR.DQSMD = 0x0)\nSymbol Parameter Min. Max. Unit Comment\nTIS Data input setup 8.67 — ns —\nTIH Data input hold 0 — ns\nTable 50. SEMC input timing in SYNC mode (SEMC_MCR.DQSMD = 0x1)\nSymbol Parameter Min. Max. Unit Comment\nTIS Data input setup 0.6 — ns —\nTIH Data input hold 1 — ns$!4! $\x10\n/%\x03/%\x03\n$!4!$\x11\n$\x10 $\x114)34)(\n4)34)(.!.$\x00NON\r%$/\x00MODE\x00AND\x00./2\x0f032!-\x0f\x18\x10\x18\x10\x00TIMING\n.!.$\x00%$/\x00MODE\x00TIMING\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 65Figure 18. SEMC input timing in SYNC mode\n4.5.2 FlexSPI parameters\nMeasurements are with a load 15 pf  and input slew rate of 1 V/ns.\n4.5.2.1 FlexSPI input/read timing\nThere are three sources for the internal  sample clock for FlexSPI read data:\n•Dummy read strobe generated by FlexSPI controller and loope d back internally \n(FlexSPI n_MCR0[RXCLKSRC] = 0x0)\n•Dummy read strobe generated by FlexSPI controller and loope d back through the \nDQS pad  (FlexSPI n_MCR0[RXCLKSRC] = 0x1)\n•Read strobe provided by memory  device and input from DQS pad \n(FlexSPI n_MCR0[RXCLKSRC] = 0x3)\nThe following sections describe inpu t signal timing for each of these th ree internal sample clock sources.\n4.5.2.1.1 SDR mode with FlexSPI n_MCR0[RXCLKSRC] = 0x0, 0x1\nTable 51. FlexSPI input timing  in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0X0\nSymbol Parameter Min Max Unit \nFrequency of operation — 60 MHz\nTIS Setup time for incoming data 8.67 — ns\nTIH Hold time for incoming data 0 — ns\nTable 52. FlexSPI input timing  in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0X1\nSymbol Parameter Min Max Unit \nFrequency of operation — 133 MHz\nTIS Setup time for incoming data 2 — ns\nTIH Hold time for incoming data 1 — ns3%-#?#,+\n$!4! $\x10\n3%-#?$13 4)34)(\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n66 NXP SemiconductorsElectrical characteristics\nFigure 19. FlexSPI input timi ng in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0X0, 0X1\nNOTE\nTiming shown is based on the memory generating read data on the SCK \nfalling edge, and FlexSPI controller sampling read data on the falling edge.\n4.5.2.1.2 SDR mode with FlexSPI n_MCR0[RXCLKSRC] = 0x3\nThere are two cases when the memory provides bot h read data and the read strobe in SDR mode:\n•A1—Memory generates both read data and read  strobe on SCK rising edge (or falling \nedge)\n•A2—Memory generates read data  on SCK falling edge and generates read strobe on \nSCK rising edge\nFigure 20. FlexSPI input timing in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0X3 (case A1)Table 53. FlexSPI input timi ng in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case A1)\nSymbol ParameterValue\nUnit\nMin Max\nFrequency of operation — 166 MHz\nTSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -2 2 nsTIS TIHSCK\nSIO[0:7]TIS TIH\nInternal Sample Clock\nTSCKDQSSCK\nSIO[0:7]\nDQSTSCKD\nTSCKDQSTSCKD\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 67NOTE\nTiming shown is based on the memory ge nerating read data and read strobe \non the SCK rising edge. The FlexSPI c ontroller samples read data on the \nDQS falling edge.\nFigure 21. FlexSPI input timing in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0X3 (case A2)\nNOTE\nTiming shown is based on the memory generating read data on the SCK \nfalling edge and read strobe on the SCK rising edge. The FlexSPI controller \nsamples read data on a half cy cle delayed DQS falling edge.\n4.5.2.1.3 DDR mode with FlexSPI n_MCR0[RXCLKSRC] = 0x0, 0x1Table 54. FlexSPI input timi ng in SDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case A2)\nSymbol ParameterValue\nUnit\nMin Max\nFrequency of operation — 166 MHz\nTSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -2 2 ns\nTable 55. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x0\nSymbol Parameter Min Max Unit\nFrequency of operation — 30 MHz\nTIS Setup time for inco ming data 8.67 — ns\nTIH Hold time for incoming data 0 — nsTSCKDQSTSCKDSCK\nSIO[0:7]\nDQS\nInternal Sample ClockTSCKDQSTSCKD\nTSCKDQSTSCKD\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n68 NXP SemiconductorsElectrical characteristics\nFigure 23. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case B1)Table 56. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x1\nSymbol Parameter Min Max Unit\nFrequency of operation — 66 MHz\nTIS Setup time for incoming data 2 — ns\nTIH Hold time for incoming data 1 — ns\nTIS TIH TIS TIHSCLK\nSIO[0:7]\nInternal Sample Clock\nTSCKD\nTSCKDQSSIO[0:7]\nDQSSCKFigure 22. FlexSPI i nput timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x0, 0x1\n4.5.2.1.4 DDR mode with FlexSPIn _MCR0[RXCLKSRC] = 0x3\nThere are two cases when the memory provides bot h read data and the read strobe in DDR mode:\n•B1—Memory generates both read data  and read strobe on SCK edges\n•B2—Memory generates read data  on SCK edges and generate s read strobe on SCK2\nedges\nTable 57. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case B1)\nSymbol Parameter Min Max Unit\nFrequency of operation — 166 MHz\nTSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -1 1 ns\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 69Figure 24. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case B2)\n4.5.2.2 FlexSPI output/write timing\nThe following sections describe output signal timing for the FlexSPI controller including control signals \nand data outputs.\n4.5.2.2.1 SDR mode\nNOTE\nTCSS and TCSH are configured by the FlexSPI n_FLSHA xCR1 register, the \ndefault values are shown above. Please refer to the i.MXRT1170 Reference \nManual  (IMXRT1170RM ) for more details. Table 58. FlexSPI input timing in DDR mode where FlexSPI n_MCR0[RXCLKSRC] = 0x3 (case B2)\nSymbol Parameter Min Max Unit\nFrequency of operation — 166 MHz\nTSCKD - TSCKDQS Time delta between TSCKD and TSCKDQS -1 1 ns\nTable 59. FlexSPI output timing in SDR mode\nSymbol Parameter Min Max Unit\nFrequency of operation — 1661\n1The actual maximum frequency support ed is limited by the FlexSPI n_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing \nspecifications.MHz\nTck SCK clock period 6.0 — ns\nTDVO Output data valid time — 1 ns\nTDHO Output data hold time 1 — ns\nTCSS Chip select output  setup time 3 x TCK - 1 — ns\nTCSH Chip select output hold time 3 x TCK + 2 — nsTSCKD\nTSCK2DQSSCK2SIO[0:7]\nDQSSCK\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n70 NXP SemiconductorsElectrical characteristics\nFigure 25. FlexSPI output timing in SDR mode\n4.5.2.2.2 DDR mode\nNOTE\nTCSS and TCSH are configured by the FlexSPI n_FLSHA xCR1 register, the \ndefault values are shown above. Please refer to the i.MXRT1170 Reference \nManual  (IMXRT1170RM ) for more details. \nFigure 26. FlexSPI output timing in DDR mode\n4.6 Display and graphics\nThe following sections provide informat ion about display and graphic interfaces.Table 60. FlexSPI output timing in DDR mode\nSymbol Parameter Min Max Unit\nFrequency of operation1\n1The actual maximum frequency supported is limited by the FlexSPI n_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing \nspecifications.— 166 MHz\nTck SCK clock period (FlexSPI n_MCR0[RXCLKSRC] = 0x0) 6.0 — ns\nTDVO Output data valid time — 2.2 ns\nTDHO Output data hold time 0.8 — ns\nTCSS Chip select output setup time 3 x TCK / 2 - 0.7 — ns\nTCSH Chip select output hold time 3 x TCK / 2 + 0.8 — nsT CSS T CKTCSH\nTDVO\nTDHOTDVO\nTDHOSCK\nCS\nSIO[0:7]\nT CSS T CK\nTDVO\nTDHOTDVO\nTDHOTCSHSCK\nCS\nSIO[0:7]\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 714.6.1 MIPI D-PHY electrical characteristics\nThe i.MX RT1170 conforms to t he MIPI CSI-2 and D-PHY standards for protocol and electrical \nspecifications. \nCompliant with standards: \n• MIPI Alliance Specification for Di splay Serial Interface Version 1.1 (MIPI DSI controller)\n• MIPI Standard 1.1 for D-PHY (MIPI DSI D-PHY)\n• Compatible with  MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2) Version 1.1\n4.6.1.1 MIPI HS-TX specifications\n4.6.1.2 MIPI LP-TX specificationsTable 61. MIPI high-speed transmitter DC specifications\nSymbol Parameter Min Typ Max Unit\nVCMTX1\n1Value when driving into load impedance anywhere in the ZID (Differential input  impedance) range.High Speed Transmit Static Common Mode Voltage 150 200 250 mV\n|\uf044VCMTX |(1,0) VCMTX  mismatch when Output is Differ ential-1 or Differential-0 — — 5 mV\n|VOD|1High Speed Transmit Differential Voltage 140 200 270 mV\n|\uf044VOD|VOD mismatch when Output is Differential-1 or Differential-0 — — 14 mV\nVOHHS1High Speed Output High Voltage — — 360 mV\nZOS Single Ended Output Impedance 40 50 62.5 \uf057\n\uf044ZOS Single Ended Output Impedance Mismatch — — 10 %\nTable 62. MIPI high-speed transmitter AC specifications\nSymbol Parameter Min Typ Max Unit\n\uf044VCMTX(HF) Common-level variations above 450 MHz — — 15 mVRMS\n\uf044VCMTX(LF) Common-level variation between 50-450 MHz — — 25 mVPEAK\ntR and tF1\n1UI is the long-term average unit interval.Rise Time and Fall Time (20% to 80%) 150 — 0.3 x UI ps\nTable 63. MIPI low-power transmitter DC specifications\nSymbol Parameter Min Typ Max Unit\nVOH1\n1This specification can only be met when limiting the core supply variation from 1.1 V to 1.3 V.Thevenin Output High Level 1.1 1.2 1.3 V\nVOL Thevenin Output Low Level -50 — 50 mV\nZOLP2Output Impedance of Low Power Transmitter 110 — — \uf057\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n72 NXP SemiconductorsElectrical characteristics\n4.6.1.3 MIPI LP-RX specifications2Though there is no specified maximum for ZOLP, the LP transmitter output impedance ensures the TRLP/TFLP specification is \nmet.\nTable 64. MIPI low-power transmitter AC specifications\nSymbol Parameter Min Typ Max Unit\nTRLP /TFLP1\n1CLOAD  includes the low equivalent transmission line capacitance.  The capacitance of TX and RX are assumed to always be \n< 10 pF. The distributed line capacitance can be up to 50 pF for a transmission line with 2 ns delay.15% to 85% Rise Time and Fall Time — — 25 ns\nTREOT1,2,3\n2The rise-time of TREOT  starts from the HS common-level at the moment of the differential amplitude drops below 70 mV, due \nto stopping of the differential drive.\n3With an additional load capacitance CCM between 0 to 60 pF on the termination center tap at RX side of the lane.30% to 85% Rise Time and Fall Time — — 35 ns\nTLP-PULSE-TX4\n4This parameter value can be lower than TLPX (MIPI D-PHY low power states), due to diff erences in rise vs. fall signal slopes, \ntrip levels, and mismatches between Dp and Dn LP transmitters. Any LP exclusive-OR pulse observed during HS EoT (transition from HS level to LP-11) is glitch beha vior as described in Low-Power Receiver section.Pulse width of the LP exclusive-OR  clock: First LP exclusive-OR \nclock pulse after Stop state or last pulse before Stop state40 — — ns\nPulse width of the LP exclusive- OR clock: All other pulses 20 — — ns\nT\nLP-PER-TX Period of the LP exclusive-OR clock 90 — — ns\n\uf064V/\uf064tSR1,5,6,7\n5When the output voltage is between 15% and 85%  of the fully settled LP signal levels.\n6Measured as average across any 50 mV segment of the output signal transition.\n7This value represents a corner point in a piecewise linear curve.Slew Rate @ CLOAD  = 0 pF 30 — 500 mV/ns\nSlew Rate @ CLOAD  = 5 pF 30 — 200 mV/ns\nSlew Rate @ CLOAD  = 20 pF 30 — 150 mV/ns\nSlew Rate @ CLOAD  = 70 pF 30 — 100 mV/ns\nCLOAD1Load Capacitance 0 — 70 pF\nTable 65. MIPI low power receiver DC specifications\nSymbol Parameter Min Typ Max Unit\nVIH Logic 1 input voltage 880 — 1300 mV\nVIL Logic 0 input voltage, not in ULP state — — 550 mV\nVIL-ULPS Logic 0 input voltage, ULP state — — 300 mV\nVHYST Input hysteresis 25 — — mV\nTable 66. MIPI low power receiver AC specifications\nSymbol Parameter Min Typ Max Unit\neSPIKE1,2Input pulse rejection — — 300 V.ps\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 734.6.1.4 MIPI LP-CD specifications\n4.6.1.5 MIPI DC specifications\n4.6.2 CMOS Sensor Interface (CSI) timing parameters\nThe following sections describe the CSI timing in gated and ungated clock modes.\n4.6.2.1 Gated clock mode timing\nFigure 27  and Figure 28  shows the gated clock mode timings for CSI, and Table 69  describes the timing \nparameters (P1–P7) shown in the figures. A fram e starts with a rising/ falling edge on CSI_VSYNC TMIN-RX3Minimum pulse width response 20 — — ns\nVINT Peak Interference amplitude — — 200 mV\nfINT Interference frequency 450 — — MHz\n1Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 state.\n2An impulse below this value will not change the receiver state.\n3An input pulse greater than th is value will toggle the output.\nTable 67. MIPI contention detector DC specifications\nSymbol Parameter Min Typ Max Unit\nVIHCD Logic 1 contention threshold 450 — — mV\nVILCD Logic 0 contention threshold — — 200 mV\nTable 68. MIPI input charact eristics DC specifications\nSymbol Parameter Min Typ Max Unit\nVPIN Pad signal voltage range -50 — 1350 mV\nILEAK1\n1When the pad voltage is within t he signal voltage range between VGNDSH(min)  to VOH + VGNDSH(max)  and the Lane Module is \nin LP receive mode.Pin leakage current -10 — 10 \uf06dA\nVGNDSH Ground shift -50 — 50 mV\nVPIN(absmax)2\n2This value includes ground shift.Maximum pin voltage level -0.15 — 1.45 V\nTVPIN(absmax)3\n3The voltage overshoot and undershoot beyond the VPIN is only allowed during a single 20 ns window after any LP-0 to LP-1 \ntransition or vice versa. For all other situations it must stay within the VPIN range.Maximum transient time above VPIN(max) or below VPIN(min) — — 20 nsTable 66. MIPI low power recei ver AC specifications (continued)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n74 NXP SemiconductorsElectrical characteristics\n(VSYNC), then CSI_HSYNC (HSYNC) is asserted and holds for th e entire line. The pixel clock, \nCSI_PIXCLK (PIXCLK), is valid as  long as HSYNC is asserted. \nFigure 27. CSI Gated clock mode—sensor data at falling edge, latch data at rising edge\nFigure 28. CSI Gated clock mode—sensor data at rising edge, latch data at falling edge\nTable 69. CSI gated clock mode timing parameters\nID Parameter Symbol Min. Max. Units\nP1 CSI_VSYNC to CSI_HSYNC time tV2H 33.5 — ns\nP2 CSI_HSYNC setup time tHsu 2.6 — ns\nP3 CSI DATA setup time tDsu 2.6 — nsCSI_PIXCLKCSI_VSYNC\nCSI_DATA[23:00]P5P1\nP3 P4CSI_HSYNC\nP2P6P7\nCSI_PIXCLKCSI_VSYNC\nCSI_DATA[23:00]P6P1\nP3 P4CSI_HSYNC\nP2P5P7\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 754.6.2.2 Ungated clock mode timing\nFigure 29  shows the ungated clock m ode timings of CSI, and Table 70  describes the timing parameters \n(P1–P6) that are shown in the figure. In ungated mode the CSI_VSYNC and CSI_PIXCLK signals are \nused, and the CSI_HSYNC signal is ignored.\nFigure 29. CSI ungated clock mode—sensor data at falling edge, latch data at rising edge\nThe CSI enables the chip to connect directly to exte rnal CMOS image sensors, which are classified as \ndumb or smart as follows:\n• Dumb sensors only support traditi onal sensor timing (vertical sync  (VSYNC) and horizontal sync \n(HSYNC)) and output-only Bayer and statistics data.\n• Smart sensors support CCIR656 vi deo decoder formats and perfor m additional processing of the \nimage (for example, image compression, image pr e-filtering, and various data output formats).P4 CSI DATA hold time tDh 0 — ns\nP5 CSI pixel clock high time tCLKh 3.75 — ns\nP6 CSI pixel clock low time tCLKl 3.75 — ns\nP7 CSI pixel clock frequency fCLK — 80 MHz\nTable 70. CSI ungated clock mode timing parameters\nID Parameter Symbol Min. Max. Units\nP1 CSI_VSYNC to pixel clock time tVSYNC 33.5 — ns\nP2 CSI DATA setup time tDsu 2.6 — ns\nP3 CSI DATA hold time tDh 0 — nsP4 CSI pixel clock high time tCLKh 3.75 — ns\nP5 CSI pixel clock low time tCLKl 3.75 — ns\nP6 CSI pixel clock frequency fCLK — 80 MHzTable 69. CSI gated clock mode timing parameters (continued)\nID Parameter Symbol Min. Max. Units\nCSI_PIXCLKCSI_VSYNC\nCSI_DATA[23:00]P4P1\nP2 P3P5P6\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n76 NXP SemiconductorsElectrical characteristics\n4.6.3 LCD Controller timing parameters\nFigure 30  shows the LCD timing and Table 71  lists the timing parameters.\nFigure 30. LCD timing\n4.7 Audio\nThis section provides information about SAI/I2S. \n4.7.1 SAI/I2S switching specifications\nThis section provides the AC timings for the SAI in master (clocks driv en) and slave (clocks input) modes. \nAll timings are given fo r non-inverted serial cl ock polarity (SAI_TCR[TSC KP] = 0, SAI_RCR[RSCKP] \n= 0) and non-inverted fram e sync (SAI_TCR[TFSI] = 0, SAI_RCR[RFSI] = 0). If th e polarity of the clock \nand/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal \n(SAI_BCLK) and/or the frame sync (S AI_FS) shown in the figures below. Table 71. LCD timing parameters\nID Parameter Symbol Min Max Unit\nL1 LCD pixel clock frequency tCLK(LCD) — 75/1501\n1For eLCDIF or LCDIFv2, the maximum pixel clock frequency of para llel IO interface is 75 MHz, while it is 150 MHz for MIPI \nDSI interface.MHz\nL2 LCD pixel clock high (falling edge capture) tCLKH(LCD) 3 — nsL3 LCD pixel clock low (rising edge capture) tCLKL(LCD) 3 — nsL4 LCD pixel clock high to data valid (falling edge capture) td(CLKH-DV) -1 1 ns\nL5 LCD pixel clock low to data valid (rising edge capture) td(CLKL-DV) -1 1 nsL6 LCD pixel clock high to control signal valid (falling edge capture) td(CLKH-CTRLV) -1 1 nsL7 LCD pixel clock low to control signal valid (rising edge capture) td(CLKL-CTRLV) -1 1 nsL1 L2 L3\nL4LCDn_CLK\n(falling edge capture)\nLCDn_CLK\n(rising edge capture)\nLCDn_DATA[23:00]\nLCDn Control Signals\nL5\nL6\nL7\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 77Figure 31. SAI timing—Master modesTable 72. Master mode SAI timing\nNum Characteristic Min Max Unit\nS1 SAI_MCLK cycle time 15 — ns\nS2 SAI_MCLK pulse width high/low 40% 60% MCLK periodS3 SAI_BCLK cycle time 40 — nsS4 SAI_BCLK pulse width high/low 40% 60% BCLK periodS5 SAI_BCLK to SAI_FS output valid — 8.4 nsS6 SAI_BCLK to SAI_FS output invalid 0 — nsS7 SAI_BCLK to SAI_TXD valid — 10 nsS8 SAI_BCLK to SAI_TXD invalid 1 — nsS9 SAI_RXD/SAI_FS input setu p before SAI_BCLK 14 — ns\nS10 SAI_RXD/SAI_FS input hold after SAI_BCLK 0 — ns\nTable 73. Slave mode SAI timing\nNum Characteristic Min Max Unit\nS11 SAI_BCLK cycle time (input) 40 — ns\nS12 SAI_BCLK pulse width high/low (input) 40% 60% BCLK periodS13 SAI_FS input setup before SAI_BCLK 6 — nsS14 SAI_FA input hold after SAI_BCLK 2 — nsS15 SAI_BCLK to SAI_TXD/SAI_FS output valid — 20 nsS16 SAI_BCLK to SAI_TXD/SAI_ FS output invalid -1.5 — ns\n\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n78 NXP SemiconductorsElectrical characteristics\nFigure 32. SAI timing—Slave mode\n4.8 Analog\nThe following sections provide in formation about analog interfaces. \n4.8.1 12-bit ADC elect rical specifications\nAll ADC channels meet the 12-bit single-ended accuracy specifications.S17 SAI_RXD setup before SAI_BCLK 6 — ns\nS18 SAI_RXD hold after SAI_BCLK 2 — ns\nTable 74. ADC electrical specif ications (VREFH = VDDA_ADC_1P81 and VADINmax ≤ VREFH)2\nSymbol Description Min Typ Max Unit Notes \nVADIN Input voltage VREFL —VREFH V —\nCADIN Input capacitance — 4.5 — pF —\nRADIN Input resistance — 500 — \uf057 —\nRAS Analog source resistance — — 5 K \uf0573\nfADCK ADC conversion clock \nfrequency 8 — 88 MHz —\nCsample Sample cycles 3.5 — 131.5 Cycles4\nCcompare Fixed compare cycles — 17.5 — Cycles —\nCconversion Conversion cycles Cconversion = Csample + Ccompare Cycles —\nDNL Differential nonlinearity — ±0.7 ±1 LSB5,6,7\nINL Integral nonlinearity — ±0.8 ±1 LSB5,6,7Table 73. Slave mode SAI timing\nNum Characteristic Min Max Unit\n\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 79ENOB Effective number of bits8,9,10\nSingle-ended mode\nAvg = 1 10.0 10.4 — —\nAvg = 2 10.4 10.6 — —Avg = 16 11.2 11.3 — —Differential modeAvg = 1 11.0 11.2 — —A v g  =  2 ————A v g  =  1 6 ————\nSINAD Signal to noise plus distortion SINAD = 6.02 x ENOB + 1.76 dB —E\nG Gain error11— -0.16 -0.56 %FSV12\nEO Offset error — ±0.01 ±0.02 %FSV13\nlin_ext_leak External channel leakage \ncurrent— 30 500 nA —\nEIL Input leakage error RAS * lin_ext_leak mV —\ntADCSTUP Setup time — 5 — \uf06ds —\n1The range is from 1.71 V to 1.89 V.\n2Values in this table are based on test with limited matrix samples in lab environment.\n3This resistance is external to the SoC. To achieve the best re sults, the analog sour ce resistance must be kept as low as \npossible. The results in this data sheet were derived from a system that had < 15 Ω analog source resistance.\n4See Figure 33, "Sample time VS. RAS" . \n5 1 LSB = (VREFH - VREFL) / 2^N, N = 12\n6ADC conversion clock at max frequency and using linear histogram.\n7No missing code\n8Input data used for test is 1 kHz sine wave.\n9Measured at VREFH = 1.8 V and pwrsel = 2.\n10ENOB can be lower than shown, if an ADC channel corrupts ot her ADC channels through capacitive coupling. This coupling \nmay be dominated by board parasitics. Care must be taken no t to corrupt the desired channel  being measured. This coupling \nbecomes worse at higher analog frequencies and with switching waveforms due to the harmonic content.\n11Gain error is FSE-ZSE (same as FSE-EO).\n12Error measured at full scale at 1.8 V.\n13Offset error is same as ZSE, error measured at 0 V with zero scale.\nTable 75. ADC electrical specificati ons (VREFH = 1.68 V and VADINmax ≤ NVCC_GPIOmax)1\nSymbol Description Min Typ2Max Unit Notes \nVADIN Input voltage VREFL — NVCC_GPIOmax V —\nCADIN Input capacitance — 2.25 — pF —\nRADIN Input resistance — 1 — K \uf057 —Table 74. ADC electrical specif ications (VREFH = VDDA_ADC_1P81 and VADINmax ≤ VREFH)2 (continued)\nSymbol Description Min Typ Max Unit Notes \ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n80 NXP SemiconductorsElectrical characteristics\nRAS Analog source resistance — — 5 K \uf0573\nfADCK ADC conversion clock \nfrequency 8 — 88 MHz —\nCsample Sample cycles 3.5 — 131.5 Cycles4\nCcompare Fixed compare cycles — 17.5 — Cycles —\nCconversion Conversion cycles Cconversion = Csample + Ccompare Cycles —\nDNL Differential nonlinearity — ±0.7 ±1 LSB5,6,7\nINL Integral nonlinearity — ±0.8 ±1 LSB5,6,7\nENOB Effective number of bits8,9,10\nSingle-ended modeAvg = 1 10.0 10.3 — —Avg = 2 10.4 10.6 — —Avg = 16 11.2 11.3 — —Differential modeAvg = 1 11.0 11.2 — —Avg = 2 — — — —Avg = 16 — — — —\nSINAD Signal to noise plus distorti on SINAD = 6.02 x ENOB + 1.76 dB —\nE\nG Gain error11— -0.16 -0.56 %FSV12\nEO Offset error — ±0.01 ±0.02 %FSV13\nlin_ext_leak External channel leakage \ncurrent—3 05 0 0 n A —\nEIL Input leakage error RAS * lin_ext_leak mV —\ntADCSTUP Setup time — 5 — \uf06ds —\n1Values in this table are based on test with limited matrix samples in lab environment.\n2Typical values assume Temp = 25 °C and fACLK  = Max, unless otherwise stated. Typical values are for reference only, and are \nnot tested in production.\n3This resistance is external to the SoC. To achieve the best  results, the analog source resi stance must be kept as low as \npossible. The results in this data sheet were derived from a system that had < 15 Ω analog source resistance.\n4See Figure 33, "Sample time VS. RAS" . \n5 1 LSB = (VREFH - VREFL) / 2^N, N = 12\n6ADC conversion clock at max frequency and using linear histogram.\n7No missing code\n8Input data used for test is 1 kHz sine wave.\n9Measured at VREFH = 1.68 V and pwrsel = 2.\n10ENOB can be lower than shown, if an ADC channel corrupts ot her ADC channels through capacitive coupling. This coupling \nmay be dominated by board parasitics. Care must be taken not to corrupt the desired channel being measured. This coupling \nbecomes worse at higher analog frequencies and wi th switching waveforms due to the harmonic content.Table 75. ADC electrical specifications (VREFH = 1.68 V and VADINmax ≤ NVCC_GPIOmax)1 (continued)\nSymbol Description Min Typ2Max Unit Notes \nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 8111Gain error is FSE-ZSE (same as FSE-EO).\n12Error measured at full scale at 3.6 V.\n13Offset error is same as  ZSE, error measured at 0 V with zero scale.\nTable 76. ADC electrical specifications (1 V ≤ VREFH < 1.71 V and VADINmax ≤ VREFH)1\n1Values in this table are based on test with limited matrix samples in lab environment.Symbol Description Min Typ2\n2Typical values assume Temp = 25 °C and fACLK  = Max, unless otherwise stated. Typical values are for reference only, and are \nnot tested in production.Max Unit Notes \nVADIN Input voltage VREFL —VREFH V —\nCADIN Input capacitance — 4.5 — pF —\nRADIN Input resistance — 500 — \uf057 —\nRAS Analog source resistance — — 5 K \uf0573\n3This resistance is external to the SoC. To achieve the best re sults, the analog sour ce resistance must be kept as low as \npossible. The results in this data sheet were derived from a system that had < 15 Ω analog source resistance.fADCK ADC conversion clock \nfrequency 8 — 88 MHz —\nCsample Sample cycles 3.5 — 131.5 Cycles4\nCcompare Fixed compare cycles — 17.5 — Cycles —\nCconversion Conversion cycles Cconversion = Csample + Ccompare Cycles —\nDNL Differential nonlinearity — ±0.7 ±1 LSB5,6,7\nINL Integral nonlinearity — ±0.8 ±1 LSB5,6,7\nENOB Effective number of bits8,9,10\nSingle-ended modeAvg = 1 10.0 10.3 — —Avg = 2 10.4 10.6 — —Avg = 16 11.2 11.3 — —Differential modeAvg = 1 11.0 11.2 — —A v g  =  2 ————A v g  =  1 6 ————\nSINAD Signal to noise plus distortion SINAD = 6.02 x ENOB + 1.76 dB —E\nG Gain error11— -0.16 -0.56 %FSV12\nEO Offset error — ±0.01 ±0.02 %FSV13\nlin_ext_leak External channel leakage \ncurrent— 30 500 nA —\nEIL Input leakage error RAS * lin_ext_leak mV —\ntADCSTUP Setup time — 5 — \uf06ds —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n82 NXP SemiconductorsElectrical characteristics\nThe following figure shows a plot of  the ADC sample time versus RAS.\nFigure 33. Sample time VS. RAS\n4.8.1.1 12-bit ADC input impeda nce equivalent circuit diagram\nThere is an additional RIOMUX  of 350 \uf057 (from 295 \uf057 to 405 \uf057) resistance if an input goes through the \nMUX inside the IO and CP of 2.5 pF as shown in Figure 34 .\nTo calculate the sample request time , using the following equation where RADCtotal  = RADIN  + RIOMUX,  \nRIOMUX = 350 \uf057, CP = 2.5 pF and B = 11 for 1/4 LSB settling. \nTsmp_req  = B [RAS (CAS + CP + CADIN ) + (RAS + RADCtotal ) CADIN ] 4See Figure 33, "Sample time VS. RAS" . \n5 1 LSB = (VREFH - VREFL) / 2^N, N = 12\n6ADC conversion clock at max frequency and using linear histogram.\n7No missing code\n8Input data used for test is 1 kHz sine wave.\n9Measured at VREFH = 1.0 V and pwrsel = 2.\n10ENOB can be lower than shown, if an ADC channel corrupts ot her ADC channels through capacitive coupling. This coupling \nmay be dominated by board parasitics. Care must be taken no t to corrupt the desired channel  being measured. This coupling \nbecomes worse at higher analog frequencies and with switching waveforms due to the harmonic content.\n11Gain error is FSE-ZSE (same as FSE-EO).\n12Error measured at full scale at 1.0 V.\n13Offset error is same as ZSE, error measured at 0 V with zero scale.\n\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 83Figure 34. ADC input impedance equivalent circuit diagram \n4.8.2 12-bit DAC electrical characteristics\n4.8.2.1 12-bit DAC operating requirements\nTable 77. 12-bit DAC operating conditions\nSymbol Description Min Typ Max Unit Notes \nCL Output load capacitance — 50 100 pF1\n1The DAC output can drive R and C loading. The user should co nsider both DC and dynamic application requirements. 50 pF \nCL provides the best dynamic performance, wh ile 100 pF provides the best DC performance.IL Output load current — — 1 mA2\n2Sink or source current ability.\nTable 78. DAC characteristics\nSymbol Description Test Conditions Min Typ Max Unit Notes \nVDACOUTL DAC low level output \nvoltageADC_VREFH selected, \nRload = 18 k \uf057, Cload = 50 \npFVSS — 0.15 V1\nVDACOUTH DAC high level output \nvoltageVDDA_AD\nC_1P8 - \n0.15— VDDA_AD\nC_1P8V\nDNL Differential nonlinearity \nerrorCode 100h — F00h best fit \ncurve—± 0 . 5 ± 1 L S B —RADIN RAS\nCAS VASZASZADIN\nVADIN\nCADINPad leakage \ndue to input \nprotectionADC SAR \nENGINE\nINPUT PIN\nINPUT PIN\nINPUT PINSIMPLIFIED \nCHANNEL SELECT \nCIRCUITSIMPLIFIED INPUT PIN \nEQUIVALENT CIRCUIT\nRADIN\nRADIN\nRADINIlkgRIOMUX\nCP\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n84 NXP SemiconductorsElectrical characteristics\nINL Integral nonlinearity error Code 100h — F00h best fit \ncurve—± 1— L S B2\n—± 2— L S B3\nEO Offset error Code 100h — ±0.6 — %FSR \n(Full-scale \nrange)—\nTEO Offset error temperature \ncoefficientCode 100h — ±30 — \uf06dV/\noC—\nEG Gain error Code F00h — ±0.4 — %FSR —\nTEG Gain error temperature \ncoefficientCode F00h — ±10 — ppm of \nFSR/oC—Table 78. DAC characteristics (continued)\nSymbol Description Test Conditions Min Typ Max Unit Notes \nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 85TFS_LS Full scale setting time in \nLow Speed modeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—5 — \uf06ds4\nCode 100h — F00h or \nF00h —100h @PTAT \ncurrent—5 —\nTFS_MS Full scale setting time in \nMiddle Speed modeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—1 —\nCode 100h — F00h or \nF00h — 100h @PTAT current—1 —\nTFS_HS Full scale setting time in \nHigh Speed modeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—0 . 5 —\nCode 100h — F00h or \nF00h — 100h @PTAT \ncurrent—0 . 5 —\nTCC_LS Code to code setting \ntime in Low Speed modeCode 7F7h — 807h or \n807h — 7F7h @ZTC current—1 —\nCode 7F7h — 807h or \n807h — 7F7h @PTAT \ncurrent—1 —\nTCC_MS Code to code setting \ntime in Middle Speed \nmodeCode 7F7h — 807h or \n807h — 7F7h @ZTC \ncurrent—0 . 5 —\nCode 7F7h — 807h or \n807h — 7F7h @PTAT current—0 . 5 —\nTCC_HS Code to code setting \ntime in Middle Speed \nmodeCode 7F7h — 807h or \n807h — 7F7h @ZTC \ncurrent—0 . 3 —\nCode 7F7h — 807h or \n807h — 7F7h @PTAT \ncurrent—0 . 3 —Table 78. DAC characteristics (continued)\nSymbol Description Test Conditions Min Typ Max Unit Notes \ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n86 NXP SemiconductorsElectrical characteristics\nSR_LS Slew rate in Low Speed \nmodeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—0 . 2 4 — V / \uf06ds5\nCode 100h — F00h or \nF00h —100h @PTAT \ncurrent—0 . 2 4 —\nSR_MS Slew rate in Middle \nSpeed modeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—1 . 2 —\nCode 100h — F00h or \nF00h —100h @PTAT current—1 . 2 —\nSR_HS Slew rate in High Speed \nmodeCode 100h — F00h or \nF00h — 100h @ZTC \ncurrent—2 . 4 —\nCode 100h — F00h or \nF00h —100h @PTAT \ncurrent—2 . 4 —\nPSRR Power supply rejection \nratioCode 800h, \nΔVDD_ANA18 = 100 mV, \nVREFH_ANA12 selected—7 0— d B\n6\nGlitch Glitch energy Code 100h — F00h — \n100h—3 0— n V - s —\nCode 7FFh — 800h — \n7FFh—3 0—\nCT Channel to channel \ncrosstalk— — — -80 dB7\nROP Output resistance Code 100h — F00h and \nRload = 18 k \uf057—2 0 0 — \uf0578\n1It is recommended to operate the DAC in the output voltag e range between 0.15 V and (VDDA_A DC_1P8 - 0.15 V) for best \naccuracy. Linearity of the output voltage outside th is range will be affected as current load increases.\n2When ADC_VREFH is selected as t he reference (DAC_CR[DACRFS] = 0b).\n3When the internal 1.2 V source is select ed as the reference (DAC_CR[DACRFS] = 1b).\n4The DAC output remains within ±0.5 LSB of the final measured value for digital input code change. Noise on the power supply \ncan cause this performance to degrade to ±1 LSB. This paramet er represents both rising edge and falling edge settling time.\n5Time for the DAC output to transition from 10% to 90% signal amplitude (rising edge or falling edge).\n6PSRR = 20 x log{ ΔVDD_ANA18 / ΔVDAC_OUT}\n7If two DACs are used and sharing the same VREFH.\n8Based on design simulation.Table 78. DAC characteristics (continued)\nSymbol Description Test Conditions Min Typ Max Unit Notes \nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 874.8.3 ACMP electrical specifications\n4.8.4 Temperature sensor\nTable 81  lists the parameters of temperature sensor.\n \n4.9 Communication interfaces\nThe following sections provide the info rmation about communication interfaces.Table 79. ACMP operating conditions\nSymbol Description Min Typ Max Unit \nVREFH_EXT External reference voltage 1 — 1.98 V\nVREFH_INT1\n1This is an internal reference voltage generated by PMC0.Internal reference voltage — 1.3 — V\nTable 80. ACMP characteristics\nSymbol Description Condition Min Typ Max Unit \nVAIN Analog input voltage — 0 — NVCC_GPIO1\n1The maximum input voltage for CMP analog inputs associated with GPIO_AD bank is NVCC_GPIO.V\nVAIO Analog input offset \nvoltage—— — 2 0 m V\nVH Analog comparator \nhysteresisHystrl[1:0] = 00 — 5 — mV\nHystrl[1:0] = 01 — 10 — mVHystrl[1:0] = 10 — 20 — mVHystrl[1:0] = 11 — 30 — mV\nTDHS Propagation delay, \nhigh-speed modeNormal supply — — 50 ns\nTDHS Propagation delay, \nlow-speed mode—— — 5 \uf06ds\n— Analog comparator \ninitialization delay—— — 2 0 \uf06ds\nINL 8-bit DAC integral \nnon-linearity—- 1 — 1 L S B\nDNL 8-bit DAC differential \nnon-linearity—- 1 — 1 L S B\nTable 81. Temperature sensor parameters\nParameter Min Max Unit\nTemperature range1\n1Accuracy of measurement: ± 5 \uf0b0C for 25\uf0b0C and above, while ± 10 \uf0b0C for below 25 \uf0b0C.-40 125 \uf0b0C\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n88 NXP SemiconductorsElectrical characteristics\n4.9.1 LPSPI timing parameters\nThe Low Power Serial Peripheral Interface (LPSPI) prov ides a synchronous serial  bus with master and \nslave operations. Many of the transf er attributes are progr ammable. The following tables provide timing \ncharacteristics for cla ssic LPSPI timing modes.\nAll timing is shown with respect to 20% VDD and 80% VDD thresholds, unless noted, as well as input \nsignal transitions of 3 ns and a 30 pF maximum load on all LPSPI pins.\nFigure 35. LPSPI Master mode timing (CPHA = 0)Table 82. LPSPI Master mode timing\nNumber Symbol Descripti on Min. Max. Units Note\n1fSCK Frequency of operation — fperiph / 2 MHz1\n1Absolute maximum frequency of opera tion (fop) is 30 MHz. The clock dr iver in the LPSPI module for fperiph  must guaranteed \nthis limit is not exceeded.2tSCK SCK period 2 x tperiph —n s2\n2tperiph  = 1000 / fperiph3tLead Enable lead time 1 — tperiph —\n4tLag Enable lag time 1 — tperiph —\n5tWSCK Clock (SCK) high or low time tSCK / 2 - 3 — ns —\n6tSU Data setup time (inputs) 10 — ns —\n7tHI Data hold time (inputs) 2 — ns —\n8tV Data valid (after SCK edge) — 8 ns —\n9tHO Data hold time (outputs) 0 — ns —\n(OUTPUT)\n2\n86 7\nMSB IN2  \nLSB IN\nMSB OUT2LSB OUT  \n 95\n53\n(CPOL=0)4\nSCK\nSCK\n(CPOL=1)\n2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.1. If configured as an output.  \n PCS1\n(OUTPUT)\n(OUTPUT)\nSOUT\n(OUTPUT)SIN\n(INPUT)\n  BIT 6 . . . 1\nBIT 6 . . . 1\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 89Figure 36. LPSPI Master mode timing (CPHA = 1)\nsTable 83. LPSPI Slave mode timing\nNumber Symbol Descripti on Min. Max. Units Note\n1fSCK Frequency of operation 0 fperiph / 2 MHz1\n1Absolute maximum frequency of operation (fop) is 30 MHz. The clock driver in the LPSPI module for fperiph  must be \nguaranteed this limit is not exceeded.2tSCK SCK period 2 x tperiph —n s2\n2tperiph  = 1000 / fperiph3tLead Enable lead time 1 — tperiph —\n4tLag Enable lag time 1 — tperiph —\n5tWSCK Clock (SCK) high or low time tSCK / 2 - 5 — ns —\n6tSU Data setup time (inputs) 2.7 — ns —\n7tHI Data hold time (inputs) 3.8 — ns —\n8ta Slave access time — tperiph ns3\n3Time to data active from high-impedance state9tdis Slave MISO disable time — tperiph ns4\n4Hold time to high-impedance state10 tV Data valid (after SCK edge) — 14.5 ns —\n11 tHO Data hold time (outputs) 0 — ns —2\n6 7\nMSB IN2\nBIT 6 . . . 1  \n MASTER MSB OUT MASTER LSB OUT  \n 5 5\n8\nPORT DATA  \n PORT DATA3 4\n1.If configured as output  \n2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.9(OUTPUT)\n(CPOL=0)SCK\nSCK\n(CPOL=1)PCS1\n(OUTPUT)\n(OUTPUT)\nSOUT\n(OUTPUT)SIN\n(INPUT)\n  LSB IN BIT 6 . . . 1\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n90 NXP SemiconductorsElectrical characteristics\nFigure 37. LPSPI Slave mode timing (CPHA = 0)\nFigure 38. LPSPI Slave mode timing (CPHA = 1)2\n10\n6 7\nMSB INBIT 6 . . . 1  \n SLAVE MSB SLAVE LSB OUT  \n 115 5 3\n84\n11\nSEE \nNOTE 9\nsee \nnote(INPUT)\n(CPOL=0)SCK\nSCK\n(CPOL=1)PCS\n(INPUT)\n(INPUT)\nSOUT\n(INPUT)SIN\n(OUTPUT)\n  \nLSB IN BIT 6 . . . 1\nNOTE: Not defined\n2\n6 7\nMSB INBIT 6 . . . 1  \n MSB OUT SLAVE LSB OUT  \n 5 5\n1034  \nSLAVE\n89\nsee \nnote(INPUT)\n(CPOL=0)SCK\nSCK\n(CPOL=1)PCS\n(INPUT)\n(INPUT)\nSOUT\n(INPUT)SIN\n(OUTPUT)\n  11\nLSB IN BIT 6 . . . 1\nNOTE: Not defined\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 914.9.2 LPI2C module timing parameters\nThis section describes the timing parameters of the LPI2C module. \n4.9.3 Ultra High Speed SD/SDIO/MMC Host Interface (uSDHC) AC \ntiming\nThis section describes the electrical  information of the uSDHC, whic h includes SD3.0 (Single Data Rate) \ntiming and eMMC5.0 (up to 200 MHz) timing.\n4.9.3.1 SD3.0/eMMC4.3 (Single Data Rate) specifications\nFigure 39  depicts the timing of SD3.0/eMMC4.3, and Table 85  lists the SD/eMMC4.3 timing \ncharacteristics.\nFigure 39. SD/eMMC4.3 timingTable 84. LPI2C module timing parameters\nSymbol Description Min Max Unit Notes\nfSCL SCL clock frequency Standard mode (Sm) 0 100 kHz1\n1Hs-mode and Ultra Fast mode are supported in slave mode.Fast mode (Fm) 0 400\nFast mode Plus (Fm+) 0 1000High speed mode (Hs-mode) 0 3400Ultra Fast mode (UFm) 0 5000\nSD1\nSD3SD5SD4\nSD7SDx_CLKSD2\nSD8SD6\nOutput from uSDHC to card\nInput from card to uSDHC\nSDx_DATA[7:0]SDx_DATA[7:0]\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n92 NXP SemiconductorsElectrical characteristics\n4.9.3.2 eMMC4.4/4.41/SD3.0 (D ual Data Rate) AC timing) \nFigure 40  depicts the timing of eMMC4.4/4.41/SD3.0. Table 86  lists the eMMC 4.4/4.41/SD3.0 timing \ncharacteristics. Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).Table 85. SD/eMMC4.3 interf ace timing specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency (Low Speed) fPP1\n1In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.0 400 kHz\nClock Frequency (SD/SDIO Full Speed/High Speed) fPP2\n2In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 0 –25 MHz. In high-speed mode, \nclock frequency can be any value between 0 –50 MHz.0 25/50 MHz\nClock Frequency (MMC Fu ll Speed/High Speed) fPP3\n3In normal (full) speed mode for MMC card, clock frequency can be any value between 0 –20 MHz. In high-speed mode, clock \nfrequency can be any value between 0 –52 MHz.0 20/52 MHz\nClock Frequency (Identification Mode) fOD 100 400 kHz\nSD2 Clock Low Time tWL 7— n s\nSD3 Clock High Time tWH 7— n s\nSD4 Clock Rise Time tTLH —3n s\nSD5 Clock Fall Time tTHL —3n s\nuSDHC Output/Card Inputs SD_CMD, SDx_DATAx (Reference to CLK)\nSD6 uSDHC Output Delay tOD -6.6 3.6 ns\nuSDHC Input/Card Outp uts SD_CMD, SDx_DATAx (Reference to CLK)\nSD7 uSDHC Input Setup Time tISU 2.5 — ns\nSD8 uSDHC Input Hold Time4\n4To satisfy hold timing, the delay difference between  clock input and cmd/data input must not exceed 2 ns.tIH 1.5 — ns\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 93Figure 40. eMMC4.4/4.41/SD3.0 timing\n4.9.3.3 SDR50/SDR104 AC timing\nFigure 41  depicts the timing of SDR50/SDR104, and Table 87  lists the SDR50/SDR104 timing \ncharacteristics.\nFigure 41. SDR50/SDR104 timingTable 86. eMMC4.4/4.41/SD3.0 interface timing specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency (eMMC4.4/4.41 DDR) fPP 05 2 M H z\nSD1 Clock Frequency (SD3.0 DDR) fPP 05 0 M H z\nuSDHC Output / Card Inputs SD_CMD , SDx_DATAx (Reference to CLK)\nSD2 uSDHC Output Delay tOD 2.8 6.8 ns\nuSDHC Input / Card Outputs SD_CMD , SDx_DATAx (Reference to CLK)\nSD3 uSDHC Input Setup Time tISU 2.4 — ns\nSD4 uSDHC Input Hold Time tIH 1.2 — nsSD1\nSD2\nSD3Output from eSDHCv3 to card\nInput from card to eSDHCv3\nSDx_DATA[7:0]SDx_CLK\nSD4SD2\n......\n......SDx_DATA[7:0]\nSCK\n4-bit output from uSDHC to card\n4-bit input from card to uSDHC\nSD8SD7 SD6SD4/SD5SD2 SD3SD1\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n94 NXP SemiconductorsElectrical characteristics\n4.9.3.4 HS200 mode timing\nFigure 42  depicts the timing of HS200 mode, and Table 88  lists the HS200 timing characteristics.\nFigure 42. HS200 mode timingTable 87. SDR50/SDR104 interface timing specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency Period tCLK 5.0 — ns\nSD2 Clock Low Time tCL 0.46 x tCLK 0.54 x tCLK ns\nSD3 Clock High Time tCH 0.46 x tCLK 0.54 x tCLK ns\nuSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR50 (Reference to CLK)\nSD4 uSDHC Output Delay tOD –3 1 ns\nuSDHC Output/Card Inputs SD_CMD, SDx_DATAx in SDR104 (Reference to CLK)\nSD5 uSDHC Output Delay tOD –1.6 1 ns\nuSDHC Input/Card Outputs SD_CMD, SDx_ DATAx in SDR50 (Reference to CLK)\nSD6 uSDHC Input Setup Time tISU 2.5 — ns\nSD7 uSDHC Input Hold Time tIH 1.5 — ns\nuSDHC Input/Card Outputs SD_CMD, SDx_ DATAx in SDR104 (Reference to CLK)1\n1Data window in SDR104 mode is variable.SD8 Card Output Data Window tODW 0.5 x tCLK —n s\n\x00SCK\n8-bit output from uSDHC to eMMC\n8-bit input from eMMC to uSDHC\nSD8SD5SD2 SD3SD1\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 954.9.3.5 HS400 specifications - eMMC 5.0 only\nBe aware that only data are sampled on both edges of the clock (not applicable to CMD). The CMD \ninput/output timing for HS400 mode is the same as CMD input/output timing for HS200 mode. Check SD5 \nand SD8 parameters in the HS200 in terface timing specifi cations table for CMD input/output timing of \nHS400 mode.\nTable 88  lists the HS400 timing characteristics.Table 88. HS200 interface timing specification\nID Parameter Symbols Min Max Unit\nCard Input Clock\nSD1 Clock Frequency Period tCLK 5.0 — ns\nSD2 Clock Low Time tCL 0.46 x tCLK 0.54 x tCLK ns\nSD3 Clock High Time tCH 0.46 x tCLK 0.54 x tCLK ns\nuSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)\nSD5 uSDHC Output Delay tOD –1.6 0.74 ns\nuSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)1\n1HS200 is for 8 bits while SDR104 is for 4 bits.SD8 Card Output Data Window tODW 0.5 x tCLK —n s\nTable 89. HS400 interface timing specification\nSymbol Description Min Max Unit\nOperating voltage 1.71 1.95 V\nCard input clock\nClock frequency 0 200 MHz\nSD1 Clock period 5.0 — nsSD2 Clock Low time 0.46 x SD1 0.54 x SD1 nsSD3 Clock High time 0.46 x SD1 0.54 x SD1 ns\nSDHC output / card Inputs SDHC_CMD, SDHC_Dn (reference to SDHC_CLK)\nSD4 Output skew from data to edge of SCK 0.45 — ns\nSD5 Output skew from edge of SCK to data 0.45 — ns\nSDHC input / card outputs (reference to strobe)\nSD6 SDHC input skew — 0.45 ns\nSD7 SDHC hold skew — 0.45 ns\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n96 NXP SemiconductorsElectrical characteristics\nFigure 42  depicts the timing of HS400.\nFigure 43. HS400 timing\n4.9.3.6 Bus operation conditio n for 3.3 V and 1.8 V signaling\nSignaling level of SD/eMMC4.3 and eMMC 4.4/4.41 modes is 3.3 V . Signaling level of \nSDR104/SDR50/HS200/HS400 mode is 1.8 V . \n4.9.4 Ethernet controller (ENET)  AC electrical specifications\n4.9.4.1 ENET MII mode timing\nThis subsection describes MII receive, transmit, as ynchronous inputs, and serial management signal \ntimings.\n4.9.4.1.1 MII receive signal timing (ENET_RX_DATA3,2,1,0, ENET_RX_EN, \nENET_RX_ER, and ENET_RX_CLK)\nThe receiver functions correctly up to an ENET_RX_CLK maximum frequency of 25 MHz + 1%. There \nis no minimum frequency requirement . Additionally, the processor cloc k frequency must exceed twice the \nENET_RX_CLK frequency.SD7SD1\nSD5 SD5\nSD6SCK\nOutput from\nStrobe\nInput fromuSDHC to eMMC\neMMC to uSDHCDAT0\nDAT1\nDAT7...\nDAT0\nDAT1\nDAT7...SD4 SD4SD3 SD2\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 97Figure 44  shows MII receive  signal timings. Table 90  describes the timing para meters (M1–M4) shown in \nthe figure.\nFigure 44. MII receive signal timing diagram\n1 ENET_RX_EN, ENET_RX_CLK, and ENET0_RXD0 have the same timing in 10 Mbps 7-wire interface mode.\n4.9.4.1.2 MII transmit si gnal timing (ENET_TX_D ATA3,2,1,0, ENET_TX_EN, \nENET_TX_ER, and ENET_TX_CLK)\nThe transmitter functions correctly up to an ENET_TX_CLK maximum frequency of 25 MHz + 1%. \nThere is no minimum frequency requi rement. Additionally, the processo r clock frequency must exceed \ntwice the ENET_TX_CLK frequency.Table 90. MII receive signal timing\nID Characteristic1Min. Max. Unit\nM1 ENET_RX_DATA3,2,1,0, EN ET_RX_EN, ENET_RX_ER to \nENET_RX_CLK setup5— n s\nM2 ENET_RX_CLK to ENET_RX_ DATA3,2,1,0, ENET_RX_EN, \nENET_RX_ER hold5— n s\nM3 ENET_RX_CLK pulse width high 35% 65% ENET_RX_CLK period\nM4 ENET_RX_CLK pulse width low 35% 65% ENET_RX_CLK periodENET_RX_CLK (input)\nENET_RX_DATA3,2,1,0\n \n M3\nM4\nM1 M2ENET_RX_ERENET_RX_EN(inputs)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n98 NXP SemiconductorsElectrical characteristics\nFigure 45  shows MII transm it signal timings. Table 91  describes the timing pa rameters (M5–M8) shown \nin the figure.\nFigure 45. MII transmit signal timing diagram\n1 ENET_TX_EN, ENET_TX_CLK, and EN ET0_TXD0 have the same timing in 10-Mbps 7-wire interface mode.\n4.9.4.1.3 MII asynchronou s inputs signal timing (ENET_CRS and ENET_COL)\nFigure 46  shows MII asynchronous input timings. Table 92  describes the timing pa rameter (M9) shown in \nthe figure.\nFigure 46. MII asynchronous  inputs timing diagram\n1 ENET_COL has the same timing in 10-Mbit 7-wire interface mode.Table 91. MII transmit signal timing\nID Characteristic1Min. Max. Unit\nM5 ENET_TX_CLK to ENET_TX_ DATA3,2,1,0, ENET_TX_EN, \nENET_TX_ER invalid5— n s\nM6 ENET_TX_CLK to ENET_TX_ DATA3,2,1,0, ENET_TX_EN, \nENET_TX_ER valid—2 0 n s\nM7 ENET_TX_CLK pulse width high 35% 65% ENET_TX_CLK period\nM8 ENET_TX_CLK pulse width low 35% 65% ENET_TX_CLK period\nTable 92. MII asynchronous inputs signal timing\nID Characteristic Min. Max. Unit\nM91ENET_CRS to ENET_COL minimum pulse width 1.5 — ENET_TX_CLK periodENET_TX_CLK (input)\nENET_TX_DATA3,2,1,0\n \n M7\nM8M5\nM6ENET_TX_ERENET_TX_EN(outputs)\nENET_CRS, ENET_COL\nM9\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 994.9.4.1.4 MII serial mana gement channel timing (E NET_MDIO and ENET_MDC)\nThe MDC frequency is designed to be  equal to or less than 2.5 MHz to be compatible with the IEEE 802.3 \nMII specification. However the EN ET can function correctly with  a maximum MDC frequency of \n15 MHz. \nFigure 47  shows MII asynchr onous input timings. Table 93  describes the timing parameters (M10–M15) \nshown in the figure.\nFigure 47. MII serial management channel timing diagram\n4.9.4.2 RMII mode timing\nIn RMII mode, ENET_CLK is used as the REF_CL K, which is a 50 MHz ± 50 ppm continuous reference \nclock. \nFigure 48  shows RMII mode timings. Table 94  describes the timing parame ters (M16–M21) shown in the \nfigure.Table 93. MII serial management channel timing\nID Characteristic Min. Max. Unit\nM10 ENET_MDC falling edge to ENET_MDIO output invalid (min. \npropagation delay)0— n s\nM11 ENET_MDC falling edge to ENET_MDIO output valid (max. \npropagation delay)—5 n s\nM12 ENET_MDIO (input) to ENET_MDC rising edge setup 18 — ns\nM13 ENET_MDIO (input) to ENET_MDC rising edge hold 0 — ns\nM14 ENET_MDC pulse width high 40% 60% ENET_MDC period\nM15 ENET_MDC pulse width low 40% 60% ENET_MDC periodENET_MDC (output)\nENET_MDIO (output)M14\nM15\nM10\nM11\nM12 M13ENET_MDIO (input)\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n100 NXP SemiconductorsElectrical characteristics\nFigure 48. RMII mode si gnal timing diagram\n4.9.4.3 RGMII signal switching specifications\nThe following timing specifi cations meet the requirements for RGMII interfaces for a range of transceiver \ndevices.Table 94. RMII signal timing\nID Characteristic Min. Max. Unit\nM16 ENET_CLK pulse width high 35% 65% ENET_CLK period\nM17 ENET_CLK pulse width low 35% 65% ENET_CLK period\nM18 ENET_CLK to ENET 0_TXD[1:0], ENET_TX_DATA invalid 4 — ns\nM19 ENET_CLK to ENET 0_TXD[1:0], ENET_TX_DATA valid — 13 ns\nM20 ENET_RX_DATAD[1:0], ENET_R X_EN(ENET_RX_EN), ENET_RX_ER \nto ENET_CLK setup2— n s\nM21 ENET_CLK to ENET_RX_DATAD[ 1:0], ENET_RX_EN, ENET_RX_ER \nhold2— n s\nTable 95. RGMII signal switching specifications1\nSymbol Description Min. Max. Unit \nTcyc2Clock cycle duration 7.2 8.8 ns\nTskewT3Data to clock output skew at transmitter -500 500 psENET_CLK (input)\nENET_TX_ENM16\nM17\nM18\nM19\nM20 M21ENET_RX_DATA[1:0]ENET_TX_DATA (output)\nENET_RX_ERENET_RX_EN (input)\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 101Figure 49. RGMII transmit signal timing diagram\nFigure 50. RGMII receive signal timing diagramTskewR3Data to clock input skew at receiver 1 2.6 ns\nDuty_G4Duty cycle for Gigabit 45 85 %\nDuty_T4Duty cycle for 10/100T 40 90 %\nTr/Tf Rise/fall time (20–80%) — 0.98 ns\n1The timings assume the following configuration:\nDDR_SEL = (11)b\nDSE (drive-strength) = (111)b\n2For 10 Mbps and 100 Mbps, Tcyc will scale to 400 ns ±40 ns and 40 ns ±4 ns respectively.\n3For all versions of RGMII prior to 2.0; this implies that PC board design will require clocks to be routed such that an additio nal \ntrace delay of greater than 1.5 ns and less than 2.0 ns will be  added to the associated clock signal. For 10/100, the Max value  \nis unspecified.\n4Duty cycle may be stretched/shrunk during speed changes or wh ile transitioning to a received packet\'s clock domain as long \nas minimum duty cycle is not violated and stretching occurs for no more than thr ee Tcyc of the lowest  speed transitioned \nbetween.Table 95. RGMII signal switching specifications1 (continued)\nSymbol Description Min. Max. Unit \n2\'-))?48#\x00\x08AT\x00TRANSMITTER\t\n2\'-))?48$N\x00\x08N\x00\x1d\x00\x10\x00TO\x00\x13\x00\t\n2\'-))?48?#4,\n2\'-))?48#\x00\x08AT\x00RECEIVER\t4SKEW4\n48%. 48%22\n4SKEW2\n2\'-))?28#\x00\x08AT\x00TRANSMITTER\t\n2\'-))?28$N\x00\x08N\x00\x1d\x00\x10\x00TO\x00\x13\x00\t\n2\'-))?28?#4,\n2\'-))?28#\x00\x08AT\x00RECEIVER\t4SKEW4\n28$6 28%22\n4SKEW2\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n102 NXP SemiconductorsElectrical characteristics\nFigure 51. RGMII receive signal timi ng diagram with internal delay\n4.9.4.4 Ethernet Quality-of-Service (QOS) electrical specifications\nThe following timing specs are defined at the chip I/O pin and must be tr anslated appropria tely to arrive \nat timing specs/constraint s for the physical interface.\nIt also supports the following Time Sensitive Networki ng (TSN) features:\n• 802.1Qbv Enhancements to Scheduling Traffic\n• 802.1Qbu Frame preemption\n• Time based Scheduling\nPlease refer to RGMII, RMII , and MII specifications in Section 4.9.4, Ethernet controller (ENET) AC \nelectrical specifications\n4.9.5 Controller Area Network (CAN)  AC electrical specifications\nThe Controller Area Network (CAN) module is a communication controlle r implementing the CAN \nprotocol according to the CAN with Flexible Data rate (CAN FD) pr otocol and the CAN 2.0B protocol \nspecification. The processor ha s three CAN modules available. Tx and Rx ports are multip lexed with other \nI/O pins. See the IOMUXC chapter of the device refe rence manual to see which pins expose Tx and Rx \npins; these ports are named CAN_ TX and CAN_RX, respectively.\nPlease refer to Section 4.3.2.1, General purpose I/O (GPIO) AC parameters .\n4.9.6 LPUART electrical specifications\nPlease refer to Section 4.3.2.1, General purpose I/O (GPIO) AC parameters .\n4.9.7 USB PHY parameters\nThis section describes the USB-OTG PHY parameters.\nThe USB PHY meets the electrical co mpliance requirements defined in th e Universal Serial Bus Revision \n2.0 OTG with the following amendments.2\'-))?28#\x00\x08SOURCE\x00OF\x00DATA\t\n2\'-))?28$N\x00\x08N\x00\x1d\x00\x10\x00TO\x00\x13\x00\t\n2\'-))?28?#4,\n2\'-))?28#\x00\x08AT\x00RECEIVER\t)NTERNAL\x00DELAY\n4SETUP\x004 4\x00HOLD\x004\n4\x00SETUP\x002 4\x00HOLD\x00228$6 28%22\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 103• USB ENGINEERING CHANGE NOTICE\n— Title: 5V Short Circuit Wi thstand Requirement Change\n— Applies to: Universal Serial Bus Specification, Revision 2.0\n• Errata for USB Revision 2.0 April 27, 2000 as of 12/7/2000• USB ENGINEERING CHANGE NOTICE\n— Title: Pull-up/Pull-down resistors\n— Applies to: Universal Serial Bus Specification, Revision 2.0\n• USB ENGINEERING CHANGE NOTICE\n— Title: Suspend Current Limit Changes— Applies to: Universal Serial Bus Specification, Revision 2.0\n• USB ENGINEERING CHANGE NOTICE\n— Title: USB 2.0 Phase Locked SOFs— Applies to: Universal Serial Bus Specification, Revision 2.0\n• On-The-Go and Embedded Host Supplement  to the USB Revision 2.0 Specification\n— Revision 2.0 plus errata and ecn June 4, 2010\n• Battery Charging Specificati on (available from USB-IF)\n— Revision 1.2, December 7, 2010\n— Portable device only\n4.10 Timers\nThis section provides information on timers.\n4.10.1 Pulse Width Modula tor (PWM) characteristics\nThis section describes the electrical information of the PWM.\n4.10.2 Quad timer timing\nTable 97  lists the quad timer parameters.Table 96. PWM timing parameters\nParameter Symbol Typ Max Unit\nPWM Clock Frequency — — 240 MHz\nOutput skew — — 2 ns\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n104 NXP SemiconductorsElectrical characteristics\nFigure 52. Quad timer timing\n4.11 SNVS\nThis section provides parameters of SNVS.\n4.11.1 SNVS tamper\nTable 98  lists the SNVS tamper specifications.Table 97. Quad timer timing\nCharacteristic Symbo Min1\n1T = clock cycle. For 60 MH z operation, T = 16.7 ns.Max Unit See Figure\nTimer input period TIN 2T + 6 — ns\nTimer input high/low period TINHL 1T + 3 — ns\nTimer output period TOUT 33 — ns\nTimer output high/low period TOUTHL 16.7 — ns\nTable 98. SNVS tamper specifications\nParameters Min Typ Max Unit\nHigh Temp Tamper 125 130 135 \uf0b0C\nLow Temp Tamper -40 -30 -20 \uf0b0C\nLow Temp Tamper (Shelf mode) -60 -50 -40 \uf0b0C\nVbat LVD tamper 2.25 2.325 2.4 VVbat HVD tamper 4.25 4.375 4.5 VRegulator LVD tamper 1.48 1.58 1.68 VRegulator HVD tamper 1.86 1.96 2.06 V\nClock low freq tamper 15 20 25 kHz\nClock high freq tamper 40 52.5 80 kHz4/544/54(, 4/54(,4).4).(, 4).(,4IMER\x00)NPUTS  \n4IMER\x00/UTPUTS\nElectrical characteristics\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 105Table 99  lists DC specifications for Tamper pin.\nTable 99. DC specification for Tamper pin  \nParameter SymbolValue\nUnits Condition\nMin Typ Max\nPull-up / pull-down resistance RPU / RPD —3 0 0— k \uf057 —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n106 NXP SemiconductorsBoot mode configuration\n5 Boot mode configuration\nThis section provides information on boot mode configuration pins allo cation and boot devices interfaces \nallocation.\n5.1 Boot mode configuration pins\nTable 100  provides boot options, functionali ty, fuse values, and associated  pins. Several input pins are \nalso sampled at reset and can be used to override fuse values, de pending on the value of BT_FUSE_SEL \nfuse. The boot option pins are in effe ct when BT_FUSE_SEL fuse is ‘0’ (c leared, which is the case for an \nunblown fuse). For detailed boot m ode options configured by the boot  mode pins, see the i.MX RT1170 \nFuse Map and the System Boot chapter in i.MX RT1170 Reference Manual ( IMXRT1170RM ).\n5.2 Boot device interface allocation\nThe following tables list th e interfaces that can be us ed by the boot process in acc ordance with the specific \nboot mode configuration. The tables also describe the interface’s spec ific modes and IOMUXC allocation, \nwhich are configured during boot when appropriate.Table 100. Fuses and associated pins used for boot\nPad Default setting on reset eFuse name Details\nGPIO_LPSR_02 35 K pull-down BOOT_MODE[0]\nGPIO_LPSR_03 35 K pull-down BOOT_MODE[1]GPIO_DISP_B1_06 HighZ BT_CFG[0] Boot Options, Pin value overrides \nfuse settings for BT_FUSE_SEL = ‘0’. \nSignal Configuration as Fuse \nOverride Input at Power Up. These are special I/O lines that \ncontrol the boot up configuration \nduring product development. In production, the boot configuration can \nbe controlled by fuses.GPIO_DISP_B1_07 HighZ BT_CFG[1]\nGPIO_DISP_B1_08 HighZ BT_CFG[2]GPIO_DISP_B1_09 HighZ BT_CFG[3]GPIO_DISP_B1_10 HighZ BT_CFG[4]GPIO_DISP_B1_11 HighZ BT_CFG[5]GPIO_DISP_B2_00 HighZ BT_CFG[6]GPIO_DISP_B2_01 HighZ BT_CFG[7]GPIO_DISP_B2_02 HighZ BT_CFG[8]GPIO_DISP_B2_03 HighZ BT_CFG[9]GPIO_DISP_B2_04 H ighZ BT_CFG[10]\nGPIO_DISP_B2_05 H ighZ BT_CFG[11]\nTable 101. Boot through NAND\nPAD Name IO Function ALT Comments\nGPIO_EMC_B1_00 semc.DATA[0] ALT 0 —\nGPIO_EMC_B1_01 semc.DATA[1] ALT 0 —GPIO_EMC_B2_02 semc.DATA[2] ALT 0 —\nBoot mode configuration\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 107GPIO_EMC_B1_03 semc.DATA[3] ALT 0 —\nGPIO_EMC_B1_04 semc.DATA[4] ALT 0 —GPIO_EMC_B1_05 semc.DATA[5] ALT 0 —GPIO_EMC_B1_06 semc.DATA[6] ALT 0 —GPIO_EMC_B1_07 semc.DATA[7] ALT 0 —GPIO_EMC_B1_30 semc.DATA[8] ALT 0 —GPIO_EMC_B1_31 semc.DATA[9] ALT 0 —GPIO_EMC_B1_32 semc.DATA[10] ALT 0 —GPIO_EMC_B1_33 semc.DATA[11] ALT 0 —GPIO_EMC_B1_34 semc.DATA[12] ALT 0 —GPIO_EMC_B1_35 semc.DATA[13] ALT 0 —GPIO_EMC_B1_36 semc.DATA[14] ALT 0 —GPIO_EMC_B1_37 semc.DATA[15] ALT 0 —GPIO_EMC_B1_18 semc.ADDR[9] ALT 0 —GPIO_EMC_B1_19 semc.ADDR[11] ALT 0 —GPIO_EMC_B1_20 semc.ADDR[12] ALT 0 —GPIO_EMC_B1_22 semc.BA1 ALT 0 —GPIO_EMC_B1_41 semc.CSX[0] ALT 0 —\nTable 102. Boot through FlexSPI1\nPAD Name IO Function Mux Mode Comments\nGPIO_SD_B2_00 flexspi1.B_DATA[3] ALT 1 —\nGPIO_SD_B2_01 flexspi1.B_DATA[2] ALT 1 —GPIO_SD_B2_02 flexspi1.B_DATA[1] ALT 1 —GPIO_SD_B2_03 flexspi1.B_DATA[0] ALT 1 —GPIO_SD_B2_04 flexspi1.B_SCLK ALT 1 —GPIO_SD_B1_05 flexspi1.B_DQS ALT 8 —GPIO_SD_B1_04 flexspi1.B_SS0_B ALT 8 —GPIO_SD_B1_03 flexspi1.B_SS1_B ALT 9 —GPIO_SD_B2_05 flexspi1.A_DQS ALT 1 —\nGPIO_EMC_B2_18 flexspi1.A_DQS ALT 6 Secondary \noption for DQS\nGPIO_SD_B2_06 flexspi1.A_SS0_B ALT 1 —GPIO_SD_B1_02 flexspi1.A_SS1_B ALT 9 —Table 101. Boot through NAND\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n108 NXP SemiconductorsBoot mode configuration\nGPIO_SD_B2_07 flexspi1.A_SCLK ALT 1 —\nGPIO_SD_B2_08 flexspi1.A_DATA[0] ALT 1 —\nGPIO_SD_B2_09 flexspi1.A_DATA[1] ALT 1 —\nGPIO_SD_B2_10 flexspi1.A_DATA[2] ALT 1 —\nGPIO_SD_B2_11 flexspi1.A_DATA[3] ALT 1 —\nTable 103. Boot through FlexSPI2 (QSPI/HyperFLASH)\nPAD Name IO Function ALT Comments\nGPIO_EMC_B1_41 flexspi2.B_DATA[7] ALT 4 —\nGPIO_EMC_B2_00 flexspi2.B_DATA[6] ALT 4 —GPIO_EMC_B2_01 flexspi2.B_DATA[5] ALT 4 —GPIO_EMC_B2_02 flexspi2.B_DATA[4] ALT 4 —GPIO_EMC_B2_03 flexspi2.B_DATA[3] ALT 4 —GPIO_EMC_B2_04 flexspi2.B_DATA[2] ALT 4 —GPIO_EMC_B2_05 flexspi2.B_DATA[1] ALT 4 —GPIO_EMC_B2_06 flexspi2.B_DATA[0] ALT 4 —GPIO_EMC_B2_07 flexspi2.B_DQS ALT 4 —GPIO_EMC_B2_08 flexspi2.B_SS0_B ALT 4 —GPIO_EMC_B2_09 flexspi2.B_SCLK ALT 4 —GPIO_EMC_B2_10 flexspi2.A_SCLK ALT 4 —\nGPIO_EMC_B2_11 flexspi2.A_SS0_B ALT 4 —\nGPIO_EMC_B2_12 flexspi2.A_DQS ALT 4 —GPIO_EMC_B2_13 flexspi2.A_DATA[0] ALT 4 —GPIO_EMC_B2_14 flexspi2.A_DATA[1] ALT 4 —GPIO_EMC_B2_15 flexspi2.A_DATA[2] ALT 4 —GPIO_EMC_B2_16 flexspi2.A_DATA[3] ALT 4 —GPIO_EMC_B2_17 flexspi2.A_DATA[4] ALT 4 —GPIO_EMC_B2_18 flexspi2.A_DATA[5] ALT 4 —GPIO_EMC_B2_19 flexspi2.A_DATA[6] ALT 4 —GPIO_EMC_B2_20 flexspi2.A_DATA[7] ALT 4 —Table 102. Boot through FlexSPI1 (continued)\nPAD Name IO Function Mux Mode Comments\nBoot mode configuration\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 109Table 104. FlexSPI reset\nPAD Name IO Function Mux Mode Comments\nGPIO_SD_B1_00 gpio_mux4.IO[3] ALT 5 —\nGPIO_EMC_B1_40 gpio_mux2.IO[8] ALT 5 Secondary \noption\nTable 105. Boot through SAI1\nPAD Name IO Function Mux Mode Comments\nGPIO_AD_17 sai1.MCLK ALT 0 —\nGPIO_AD_18 sai1.RX_SYNC ALT 0 —GPIO_AD_19 sai1.RX_BCLK ALT 0 —GPIO_AD_20 sai1.RX_DATA[0] ALT 0 —GPIO_AD_21 sai1.TX_DATA[0] ALT 0 —GPIO_AD_22 sai1.TX_BCLK ALT 0 —GPIO_AD_23 sai1.TX_SYNC ALT 0 —\nTable 106. Boot through SD1\nPAD Name IO Function Mux Mode Comments\nGPIO_AD_32 usdhc1.CD_B ALT 4 —\nGPIO_AD_33 usdhc1.WP ALT 4 —GPIO_AD_34 usdhc1.VSELECT ALT 4 —GPIO_AD_35 usdhc1.RESET_B ALT 4 —\nGPIO_SD_B1_00 usdhc1.CMD ALT 0 —GPIO_SD_B1_01 usdhc1.CLK ALT 0 —GPIO_SD_B1_02 usdhc1.DATA0 ALT 0 —GPIO_SD_B1_03 usdhc1.DATA1 ALT 0 —GPIO_SD_B1_04 usdhc1.DATA2 ALT 0 —GPIO_SD_B1_05 usdhc1.DATA3 ALT 0 —\nTable 107. Boot through SD2\nPAD Name IO Function Mux Mode Comments\nGPIO_AD_26 usdhc2.CD_B ALT 11 —\nGPIO_AD_27 usdhc2.WP ALT 11 —GPIO_AD_28 usdhc2.VSELECT ALT 11 —\nGPIO_SD_B2_00 usdhc2.DATA3 ALT 0 —GPIO_SD_B2_01 usdhc2.DATA2 ALT 0 —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n110 NXP SemiconductorsBoot mode configuration\nGPIO_SD_B2_02 usdhc2.DATA1 ALT 0 —\nGPIO_SD_B2_03 usdhc2.DATA0 ALT 0 —\nGPIO_SD_B2_04 usdhc2.CLK ALT 0 —\nGPIO_SD_B2_05 usdhc2.CMD ALT 0 —GPIO_SD_B2_06 usdhc2.RESET_B ALT 0 —GPIO_SD_B2_08 usdhc2.DATA4 ALT 0 —GPIO_SD_B2_09 usdhc2.DATA5 ALT 0 —GPIO_SD_B2_10 usdhc2.DATA6 ALT 0 —\nGPIO_SD_B2_11 usdhc2.DATA7 ALT 0 —\nTable 108. Boot through SPI1\nPAD Name IO Function Mux Mode Comments\nGPIO_AD_28 lpspi1.SCK ALT 0 —\nGPIO_AD_29 lpspi1.PCS0 ALT 0 —GPIO_AD_30 lpspi1.SDO ALT 0 —GPIO_AD_31 lpspi1.SDI ALT 0 —\nTable 109. Boot through SPI2\nPAD Name IO Function Mux Mode Comments\nGPIO_SD_B2_07 lpspi2.SCK ALT 6 —\nGPIO_SD_B2_08 lpspi2.PCS0 ALT 6 —GPIO_SD_B2_09 lpspi2.SDO ALT 6 —GPIO_SD_B2_10 lpspi2.SDI ALT 6 —\nTable 110. Boot through SPI3\nPAD Name IO Function Mux Mode Comments\nGPIO_DISP_B1_04 lpspi3.SCK ALT 9 —\nGPIO_DISP_B1_07 lpspi3.PCS0 ALT 9 —GPIO_DISP_B1_06 lpspi3.SDO ALT 9 —GPIO_DISP_B1_05 lpspi3.SDI ALT 9 —Table 107. Boot through SD2 (continued)\nPAD Name IO Function Mux Mode Comments\nBoot mode configuration\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 111Table 111. Boot through SPI4\nPAD Name IO Function Mux Mode Comments\nGPIO_DISP_B2_12 lpspi4.SCK ALT 9 —\nGPIO_DISP_B2_15 lpspi4.PCS0 ALT 9 —GPIO_DISP_B2_14 lpspi4.SDO ALT 9 —GPIO_DISP_B2_13 lpspi4.SDI ALT 9 —\nTable 112. Boot through UART1\nPAD Name IO Function Mux Mode Comments\nGPIO_AD_24 lpuart1.TX ALT 0 —\nGPIO_AD_25 lpuart1.RX ALT 0 —GPIO_AD_26 lpuart1.CTS_B ALT 0 —GPIO_AD_27 lpuart1.RTS_B ALT 0 —\nTable 113. Boot through UART12\nPAD Name IO Function Mux Mode Comments\nGPIO_LPSR_04 lpuart12.RTS_B ALT 3 —\nGPIO_LPSR_05 lpuart12.CTS_B ALT 3 —GPIO_LPSR_06 lpuart12.TX ALT 3 —GPIO_LPSR_07 lpuart12.RX ALT 3 —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n112 NXP SemiconductorsPackage information and contact assignments\n6 Package information and contact assignments\nThis section includes the contact assignment information and mechanical package drawing.\n6.1 14 x 14 mm package information\n6.1.1 14 x 14 mm, 0.8 mm pitch, ball matrix\nFigure 53  shows the top, bottom, and side views of the 14 x 14 mm MAPBGA package.\nFigure 53. 14 x 14 mm BGA, case x package top, bottom, and side Views\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 1136.1.2 14 x 14 mm supplies contact assig nments and functional contact \nassignments\nTable 114  shows the device connection list for gr ound, sense, and reference contact signals.\nTable 114. 14 x 14 mm supplies contact assignment\nSupply Rail Name Ball(s) Position(s) Remark\nADC_VREFH G16 —\nDAC_OUT H16 —\nDCDC_ANA M7, M8 —\nDCDC_ANA_SENSE M6 —\nDCDC_DIG K8, K9, L8 —\nDCDC_DIG_SENSE L7 —\nDCDC_GND K6, K7, L6 —\nDCDC_IN M5, N5 —\nDCDC_IN_Q L5 —\nDCDC_LN T4, U4 —\nDCDC_LP T3, U3 —\nDCDC_MODE N4 —\nDCDC_PSWITCH P3 —\nNVCC_DISP1 D12 —\nNVCC_DISP2 E7 —\nNVCC_EMC1 F6, F7, G6 —\nNVCC_EMC2 H6, J6 —\nNVCC_GPIO M12 —\nNVCC_LPSR P7 —\nNVCC_SNVS U11 —\nNVCC_SD1 D14 —\nNVCC_SD2 G13 —\nVDD_LPSR_ANA P12 —\nVDD_LPSR_DIG P11 —\nVDD_LPSR_IN R12 —\nVDD_MIPI_1P0 F10 —\nVDD_MIPI_1P8 F9 —\nVDD_USB_1P8 H12 —\nVDD_USB_3P3 G12 —\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n114 NXP SemiconductorsPackage information and contact assignments\nTable 115  shows an alpha-sorted list of functional c ontact assignments of the 14 x 14 mm package.VDD_SOC_IN H8, H9, H10, J8, J9, J10, K10\nVDD_SNVS_ANA U14 —\nVDD_SNVS_DIG T14 —\nVDD_SNVS_IN U12 —\nVDDA_1P0 N11 —\nVDDA_1P8_IN M11 —\nVDDA_ADC_1P8 K15\nVDDA_ADC_3P3 J13 —\nVSS A1, A17, B7, C8, C10, C12, C14, D4 , F11, F12, F13, G3, G7, G8, G9, \nG10, G11, G15, H7, H11, J7, J11, K1 1, L3, L10, L11, L15, P4, P14, R4, \nR7, T12, U1, U17—\nTable 115. 14 x 14 mm functional contact assignment\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nCLK1_N T15 — — — — —\nCLK1_P U15 — — — — —\nGPIO_AD_00 N12 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX2_IO31 Input 35K PU1\nGPIO_AD_01 R14 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO0 Input 35K PU\nGPIO_AD_02 R13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO1 Input 35K PD2\nGPIO_AD_03 P15 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO2 Input 35K PD\nGPIO_AD_04 M13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO3 Input 35K PD\nGPIO_AD_05 P13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO4 Input 35K PD\nGPIO_AD_06 N13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO5 Input 35K PD\nGPIO_AD_07 T17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO6 Input 35K PD\nGPIO_AD_08 R15 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO7 Input 35K PDTable 114. 14 x 14 mm supplies contact assignment (continued)\nSupply Rail Name Ball(s) Position(s) Remark\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 115GPIO_AD_09 R16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO8 Input 35K PD\nGPIO_AD_10 R17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO9 Input 35K PD\nGPIO_AD_11 P16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO10 Input 35K PD\nGPIO_AD_12 P17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO11 Input 35K PD\nGPIO_AD_13 L12 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO12 Input 35K PD\nGPIO_AD_14 N14 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO13 Input 35K PD\nGPIO_AD_15 M14 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO14 Input 35K PD\nGPIO_AD_16 N17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO15 Input 35K PD\nGPIO_AD_17 N15 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO16 Input 35K PD\nGPIO_AD_18 M16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO17 Input 35K PU\nGPIO_AD_19 L16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO18 Input 35K PD\nGPIO_AD_20 K13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO19 Input 35K PD\nGPIO_AD_21 K14 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO20 Input 35K PD\nGPIO_AD_22 K12 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO21 Input 35K PD\nGPIO_AD_23 J12 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO22 Input 35K PD\nGPIO_AD_24 L13 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO23 Input 35K PD\nGPIO_AD_25 M15 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO24 Input 35K PD\nGPIO_AD_26 L14 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO25 Input 35K PU\nGPIO_AD_27 N16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO26 Input 35K PUTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n116 NXP SemiconductorsPackage information and contact assignments\nGPIO_AD_28 L17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO27 Input 35K PD\nGPIO_AD_29 M17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO28 Input 35K PD\nGPIO_AD_30 K17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO29 Input 35K PD\nGPIO_AD_31 J17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO30 Input 35K PD\nGPIO_AD_32 K16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX3_IO31 Input 35K PD\nGPIO_AD_33 H17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX4_IO0 Input 35K PD\nGPIO_AD_34 J16 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX4_IO1 Input 35K PD\nGPIO_AD_35 G17 NVCC_GPIO Digital \nGPIOALT 5 GPIO_MUX4_IO2 Input 35K PU\nGPIO_DISP_B1_00 E13 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO21 Input 50/35K \nPD3\nGPIO_DISP_B1_01 D13 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO22 Input 50/35K \nPD\nGPIO_DISP_B1_02 D11 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO23 Input 50/35K \nPD\nGPIO_DISP_B1_03 E11 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO24 Input 50/35K \nPD\nGPIO_DISP_B1_04 E10 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO25 Input 50/35K \nPD\nGPIO_DISP_B1_05 C11 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO26 Input 50/35K \nPD\nGPIO_DISP_B1_06 D10 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO27 Input Highz\nGPIO_DISP_B1_07 E12 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO28 Input Highz\nGPIO_DISP_B1_08 A15 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO29 Input Highz\nGPIO_DISP_B1_09 C13 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO30 Input Highz\nGPIO_DISP_B1_10 B14 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX4_IO31 Input HighzTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 117GPIO_DISP_B1_11 A14 NVCC_DISP1 Digital \nGPIOALT 5 GPIO_MUX5_IO0 Input Highz\nGPIO_DISP_B2_00 E8 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO1 Input Highz\nGPIO_DISP_B2_01 F8 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO2 Input Highz\nGPIO_DISP_B2_02 E9 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO3 Input Highz\nGPIO_DISP_B2_03 D7 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO4 Input Highz\nGPIO_DISP_B2_04 C7 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO5 Input Highz\nGPIO_DISP_B2_05 C9 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO6 Input Highz\nGPIO_DISP_B2_06 C6 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO7 Input 35K PD\nGPIO_DISP_B2_07 D6 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO8 Input 35K PD\nGPIO_DISP_B2_08 B5 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO9 Input 35K PD\nGPIO_DISP_B2_09 D8 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO10 Input 35K PD\nGPIO_DISP_B2_10 D9 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO11 Input 35K PD\nGPIO_DISP_B2_11 A6 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO12 Input 35K PD\nGPIO_DISP_B2_12 B6 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO13 Input 35K PD\nGPIO_DISP_B2_13 A5 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO14 Input 35K PD\nGPIO_DISP_B2_14 A7 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO15 Input 35K PD\nGPIO_DISP_B2_15 A4 N VCC_DISP2 Digital \nGPIOALT 5 GPIO_MUX5_IO16 Input 35K PU\nGPIO_EMC_B1_00 F3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO0 Input 50/35K \nPD\nGPIO_EMC_B1_01 F2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO1 Input 50/35K \nPDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n118 NXP SemiconductorsPackage information and contact assignments\nGPIO_EMC_B1_02 G4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO2 Input 50/35K \nPD\nGPIO_EMC_B1_03 E4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO3 Input 50/35K \nPD\nGPIO_EMC_B1_04 H5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO4 Input 50/35K \nPD\nGPIO_EMC_B1_05 F4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO5 Input 50/35K \nPD\nGPIO_EMC_B1_06 H4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO6 Input 50/35K \nPD\nGPIO_EMC_B1_07 H3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO7 Input 50/35K \nPD\nGPIO_EMC_B1_08 F5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO8 Input 50/35K \nPD\nGPIO_EMC_B1_09 A3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO9 Input 50/35K \nPD\nGPIO_EMC_B1_10 A2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO10 Input 50/35K \nPD\nGPIO_EMC_B1_11 C2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO11 Input 50/35K \nPD\nGPIO_EMC_B1_12 C5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO12 Input 50/35K \nPD\nGPIO_EMC_B1_13 D5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO13 Input 50/35K \nPD\nGPIO_EMC_B1_14 B1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO14 Input 50/35K \nPD\nGPIO_EMC_B1_15 C1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO15 Input 50/35K \nPD\nGPIO_EMC_B1_16 D3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO16 Input 50/35K \nPD\nGPIO_EMC_B1_17 B3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO17 Input 50/35K \nPD\nGPIO_EMC_B1_18 B4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO18 Input 50/35K \nPD\nGPIO_EMC_B1_19 C4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO19 Input 50/35K \nPD\nGPIO_EMC_B1_20 C3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO20 Input 50/35K \nPDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 119GPIO_EMC_B1_21 G2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO21 Input 50/35K \nPD\nGPIO_EMC_B1_22 H2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO22 Input 50/35K \nPD\nGPIO_EMC_B1_23 B2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO23 Input 50/35K \nPD\nGPIO_EMC_B1_24 J5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO24 Input 50/35K \nPD\nGPIO_EMC_B1_25 J4 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO25 Input 50/35K \nPD\nGPIO_EMC_B1_26 J3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO26 Input 50/35K \nPD\nGPIO_EMC_B1_27 G5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO27 Input 50/35K \nPD\nGPIO_EMC_B1_28 E5 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO28 Input 50/35K \nPD\nGPIO_EMC_B1_29 E6 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO29 Input 50/35K \nPD\nGPIO_EMC_B1_30 E3 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO30 Input 50/35K \nPD\nGPIO_EMC_B1_31 D2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX1_IO31 Input 50/35K \nPD\nGPIO_EMC_B1_32 D1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO0 Input 50/35K \nPD\nGPIO_EMC_B1_33 E2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO1 Input 50/35K \nPD\nGPIO_EMC_B1_34 E1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO2 Input 50/35K \nPD\nGPIO_EMC_B1_35 F1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO3 Input 50/35K \nPD\nGPIO_EMC_B1_36 G1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO4 Input 50/35K \nPD\nGPIO_EMC_B1_37 H1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO5 Input 50/35K \nPD\nGPIO_EMC_B1_38 J1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO6 Input 50/35K \nPD\nGPIO_EMC_B1_39 J2 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO7 Input 50/35K \nPDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n120 NXP SemiconductorsPackage information and contact assignments\nGPIO_EMC_B1_40 K1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO8 Input 50/35K \nPD\nGPIO_EMC_B1_41 L1 NVCC_EMC1 Digital \nGPIOALT 5 GPIO_MUX2_IO9 Input 50/35K \nPD\nGPIO_EMC_B2_00 K2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO10 Input 50/35K \nPD\nGPIO_EMC_B2_01 K4 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO11 Input 50/35K \nPD\nGPIO_EMC_B2_02 K3 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO12 Input 50/35K \nPD\nGPIO_EMC_B2_03 R1 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO13 Input 50/35K \nPD\nGPIO_EMC_B2_04 M1 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO14 Input 50/35K \nPD\nGPIO_EMC_B2_05 N1 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO15 Input 50/35K \nPD\nGPIO_EMC_B2_06 T1 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO16 Input 50/35K \nPD\nGPIO_EMC_B2_07 M3 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO17 Input 50/35K \nPD\nGPIO_EMC_B2_08 P1 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO18 Input 50/35K \nPU\nGPIO_EMC_B2_09 N2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO19 Input 50/35K \nPD\nGPIO_EMC_B2_10 R2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO20 Input 50/35K \nPD\nGPIO_EMC_B2_11 L4 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO21 Input 50/35K \nPU\nGPIO_EMC_B2_12 M2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO22 Input 50/35K \nPD\nGPIO_EMC_B2_13 K5 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO23 Input 50/35K \nPD\nGPIO_EMC_B2_14 M4 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO24 Input 50/35K \nPD\nGPIO_EMC_B2_15 L2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO25 Input 50/35K \nPD\nGPIO_EMC_B2_16 P2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO26 Input 50/35K \nPDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 121GPIO_EMC_B2_17 T2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO27 Input 50/35K \nPD\nGPIO_EMC_B2_18 N3 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO28 Input 50/35K \nPD\nGPIO_EMC_B2_19 U2 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO29 Input 50/35K \nPD\nGPIO_EMC_B2_20 R3 NVCC_EMC2 Digital \nGPIOALT 5 GPIO_MUX2_IO30 Input 50/35K \nPD\nGPIO_LPSR_00 N6 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO0 Input 35K PD\nGPIO_LPSR_01 R6 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO1 Input 35K PD\nGPIO_LPSR_02 P6 NVCC_LPSR Digital \nGPIOALT 0 BOOT_MODE0 Input 35K PD\nGPIO_LPSR_03 T7 NVCC_LPSR Digital \nGPIOALT 0 BOOT_MODE1 Input 35K PD\nGPIO_LPSR_04 N7 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO4 Input 35K PD\nGPIO_LPSR_05 N8 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO5 Input 35K PD\nGPIO_LPSR_06 P8 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO6 Input 35K PD\nGPIO_LPSR_07 R8 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO7 Input 35K PD\nGPIO_LPSR_08 U8 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO8 Input 35K PD\nGPIO_LPSR_09 P5 NVCC_LPSR Digital \nGPIOALT 10 GPIO12_IO9 Input 35K PD\nGPIO_LPSR_10 R5 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_TRSTB Input 35K PU\nGPIO_LPSR_11 T5 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_TDO Input Highz\nGPIO_LPSR_12 U5 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_TDI Input 35K PU\nGPIO_LPSR_13 U6 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_MOD Input 35K PD\nGPIO_LPSR_14 T6 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_TCK Input 35K PDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n122 NXP SemiconductorsPackage information and contact assignments\nGPIO_LPSR_15 U7 NVCC_LPSR Digital \nGPIOALT 0 JTAG_MUX_TMS Input 35K PU\nGPIO_SD_B1_00 B16 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO3 Input 50/35K \nPU\nGPIO_SD_B1_01 D15 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO4 Input 50/35K \nPD\nGPIO_SD_B1_02 C15 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO5 Input 50/35K \nPU\nGPIO_SD_B1_03 B17 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO6 Input 50/35K \nPU\nGPIO_SD_B1_04 B15 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO7 Input 50/35K \nPU\nGPIO_SD_B1_05 A16 NVCC_SD1 Digital \nGPIOALT 5 GPIO_MUX4_IO8 Input 50/35K \nPD\nGPIO_SD_B2_00 J15 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO9 Input 50/35K \nPD\nGPIO_SD_B2_01 J14 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO10 Input 50/35K \nPD\nGPIO_SD_B2_02 H13 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO11 Input 50/35K \nPD\nGPIO_SD_B2_03 E15 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO12 Input 50/35K \nPD\nGPIO_SD_B2_04 F14 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO13 Input 50/35K \nPU\nGPIO_SD_B2_05 E14 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO14 Input 50/35K \nPU\nGPIO_SD_B2_06 F17 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO15 Input 50/35K \nPU\nGPIO_SD_B2_07 G14 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO16 Input 50/35K \nPD\nGPIO_SD_B2_08 F15 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO17 Input 50/35K \nPD\nGPIO_SD_B2_09 H15 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO18 Input 50/35K \nPD\nGPIO_SD_B2_10 H14 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO19 Input 50/35K \nPD\nGPIO_SD_B2_11 F16 NVCC_SD2 Digital \nGPIOALT 5 GPIO_MUX4_IO20 Input 50/35K \nPDTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 123GPIO_SNVS_00 R10 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO3 Input PD\nGPIO_SNVS_01 P10 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO4 Input PD\nGPIO_SNVS_02 L9 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO5 Input PD\nGPIO_SNVS_03 M10 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO6 Input PD\nGPIO_SNVS_04 N10 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO7 Input PD\nGPIO_SNVS_05 P9 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO8 Input PD\nGPIO_SNVS_06 M9 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO9 Input PD\nGPIO_SNVS_07 R9 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO10 Input PD\nGPIO_SNVS_08 N9 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO11 Input PD\nGPIO_SNVS_09 R11 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO12 Input PD\nMIPI_CSI_CKP B12 VDD_MIPI_1P8 CSI — — — —\nMIPI_CSI_CKN A12 VDD_MIPI_1P8 CSI — — — —\nMIPI_CSI_DN0 A11 VDD_MIPI_1P8 CSI — — — —\nMIPI_CSI_DN1 A13 VDD_MIPI_1P8 CSI — — — —\nMIPI_CSI_DP0 B11 VDD_MIPI_1P8 CSI — — — —\nMIPI_CSI_DP1 B13 VDD_MIPI_1P8 CSI — — — —\nMIPI_DSI_CKP B9 VDD_MIPI_1P8 DSI — — — —\nMIPI_DSI_CKN A9 VDD_MIPI_1P8 DSI — — — —\nMIPI_DSI_DN0 A8 VDD_MIPI_1P8 DSI — — — —\nMIPI_DSI_DN1 A10 VDD_MIPI_1P8 DSI — — — —\nMIPI_DSI_DP0 B8 VDD_MIPI_1P8 DSI — — — —\nMIPI_DSI_DP1 B10 VDD_MIPI_1P8 DSI — — — —\nONOFF U10 NVCC_SNVS ANALOG \nGPIOALT 0 RESET_B Input PU\nPMIC_ON_REQ U9 NVCC_SNVS ANALOG \nGPIOALT 0 SNVS_LP_PMIC_ON\n_REQOutput Output \nhighTable 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n124 NXP SemiconductorsPackage information and contact assignments\nPMIC_STBY_REQ T9 NVCC_SNVS ANALOG \nGPIOALT 0 CCM_PMIC_VSTBY_\nREQOutput Output \nlow\nPOR_B T10 NVCC_SNVS ANALOG \nGPIOALT 0 POR_B —P U\nRTC_XTALI T13 — — — — — —\nRTC_XTALO U13 — — — — — —\nTEST_MODE T11 NVCC_SNVS ANALOG \nGPIOALT 0 TEST_MODE Input PD\nUSB1_DN E16 — — — — — —\nUSB1_DP E17 — — — — — —\nUSB2_DN C16 — — — — — —\nUSB2_DP C17 — — — — — —\nUSB1_VBUS D17 — — — — — —\nUSB2_VBUS D16 — — — — — —\nXTALI U16 — — — — — —\nXTALO T16 — — — — — —\nWAKEUP T8 NVCC_SNVS ANALOG \nGPIOALT 5 GPIO13_IO0 Input PU\n1Pull-up \n2Pull-down\n3Typical resistance value is 50 k \uf057 for 3.3 V and 35 k \uf057 for 1.8 V. The range is from 10 k \uf057 to 100 k\uf057 (3.3 V) and 20 k \uf057 to 50 k\uf057 \n(1.8 V). Table 115. 14 x 14 mm functional contact assignment (continued)\nBall name14 x 14 \nballPower groupBall \nTypesDefault setting\nDefault \nmodesDefault functionInput/\noutputNominal \nvalue\nPackage information and contact assignments\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 1256.1.3 14 x 14 mm, 0.8 mm pitch, ball map\nTable 116  shows the 14 x 14 mm, 0.8 mm pitch ball map for the i.MX RT1170.\nTable 116. 14 x 14 mm, 0.8 mm pitch, ball map\n123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7\nAVSS GPI\nO_E\nMC_\nB1_\n10GPI\nO_E\nMC_\nB1_\n09GPI\nO_D\nISP_\nB2_\n15GPI\nO_D\nISP_\nB2_\n13GPI\nO_D\nISP_\nB2_\n11GPI\nO_D\nISP_\nB2_\n14MIPI\n_\nDSI_\nDN0MIPI\n_\nDSI_\nCKNMIPI\n_\nDSI_\nDN1MIPI\n_\nCSI_\nDN0MIPI\n_\nCSI_\nCKNMIPI\n_\nCSI_\nDN1GPI\nO_D\nISP_\nB1_\n11GPI\nO_D\nISP_\nB1_\n08GPI\nO_S\nD_\nB1_\n05VSS\nBGPI\nO_E\nMC_\nB1_\n14GPI\nO_E\nMC_\nB1_\n23GPI\nO_E\nMC_\nB1_\n17GPI\nO_E\nMC_\nB1_\n18GPI\nO_D\nISP_\nB2_\n08GPI\nO_D\nISP_\nB2_\n12VSS MIPI\n_\nDSI_\nDP0MIPI\n_\nDSI_\nCKPMIPI\n_\nDSI_\nDP1MIPI\n_\nCSI_\nDP0MIPI\n_\nCSI_\nCKPMIPI\n_\nCSI_\nDP1GPI\nO_D\nISP_\nB1_\n10GPI\nO_S\nD_\nB1_\n04GPI\nO_S\nD_\nB1_\n00GPI\nO_S\nD_\nB1_\n03\nCGPI\nO_E\nMC_\nB1_\n15GPI\nO_E\nMC_\nB1_\n11GPI\nO_E\nMC_\nB1_\n20GPI\nO_E\nMC_\nB1_\n19GPI\nO_E\nMC_\nB1_\n12GPI\nO_D\nISP_\nB2_\n06GPI\nO_D\nISP_\nB2_\n04VSS GPI\nO_D\nISP_\nB2_\n05VSS GPI\nO_D\nISP_\nB1_\n05VSS GPI\nO_D\nISP_\nB1_\n09VSS GPI\nO_S\nD_\nB1_\n02USB\n2_D\nNUSB\n2_D\nP\nDGPI\nO_E\nMC_\nB1_\n32GPI\nO_E\nMC_\nB1_\n31GPI\nO_E\nMC_\nB1_\n16VSS GPI\nO_E\nMC_\nB1_\n13GPI\nO_D\nISP_\nB2_\n07GPI\nO_D\nISP_\nB2_\n03GPI\nO_D\nISP_\nB2_\n09GPI\nO_D\nISP_\nB2_\n10GPI\nO_D\nISP_\nB1_\n06GPI\nO_D\nISP_\nB1_\n02NVC\nC_D\nISP1GPI\nO_D\nISP_\nB1_\n01NVC\nC_S\nD1GPI\nO_S\nD_\nB1_\n01USB\n2_V\nBUSUSB\n1_V\nBUS\nEGPI\nO_E\nMC_\nB1_\n34GPI\nO_E\nMC_\nB1_\n33GPI\nO_E\nMC_\nB1_\n30GPI\nO_E\nMC_\nB1_\n03GPI\nO_E\nMC_\nB1_\n28GPI\nO_E\nMC_\nB1_\n29NVC\nC_D\nISP2GPI\nO_D\nISP_\nB2_\n00GPI\nO_D\nISP_\nB2_\n02GPI\nO_D\nISP_\nB1_\n04GPI\nO_D\nISP_\nB1_\n03GPI\nO_D\nISP_\nB1_\n07GPI\nO_D\nISP_\nB1_\n00GPI\nO_S\nD_\nB2_\n05GPI\nO_S\nD_\nB2_\n03USB\n1_D\nNUSB\n1_D\nP\nFGPI\nO_E\nMC_\nB1_\n35GPI\nO_E\nMC_\nB1_\n01GPI\nO_E\nMC_\nB1_\n00GPI\nO_E\nMC_\nB1_\n05GPI\nO_E\nMC_\nB1_\n08NVC\nC_E\nMC1NVC\nC_E\nMC1GPI\nO_D\nISP_\nB2_\n01VDD\n_MI\nPI_\n1P8VDD\n_MI\nPI_\n1P0VSS VSS VSS GPI\nO_S\nD_\nB2_\n04GPI\nO_S\nD_\nB2_\n08GPI\nO_S\nD_\nB2_\n11GPI\nO_S\nD_\nB2_\n06\nGGPI\nO_E\nMC_\nB1_\n36GPI\nO_E\nMC_\nB1_\n21VSS GPI\nO_E\nMC_\nB1_\n02GPI\nO_E\nMC_\nB1_\n27NVC\nC_E\nMC1VSS VSS VSS VSS VSS VDD\n_\nUSB\n_\n3P3NVC\nC_S\nD2GPI\nO_S\nD_\nB2_\n07VSS ADC\n_\nVRE\nFHGPI\nO_A\nD_3\n5\nHGPI\nO_E\nMC_\nB1_\n37GPI\nO_E\nMC_\nB1_\n22GPI\nO_E\nMC_\nB1_\n07GPI\nO_E\nMC_\nB1_\n06GPI\nO_E\nMC_\nB1_\n04NVC\nC_E\nMC2VSS VDD\n_\nSOC\n_\nINVDD\n_\nSOC\n_\nINVDD\n_\nSOC\n_\nINVSS VDD\n_\nUSB\n_\n1P8GPI\nO_S\nD_\nB2_\n02GPI\nO_S\nD_\nB2_\n10GPI\nO_S\nD_\nB2_\n09DAC\n_OU\nTGPI\nO_A\nD_3\n3\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n126 NXP SemiconductorsPackage information and contact assignments\nJGPI\nO_E\nMC_\nB1_\n38GPI\nO_E\nMC_\nB1_\n39GPI\nO_E\nMC_\nB1_\n26GPI\nO_E\nMC_\nB1_\n25GPI\nO_E\nMC_\nB1_\n24NVC\nC_E\nMC2VSS VDD\n_\nSOC\n_\nINVDD\n_\nSOC\n_\nINVDD\n_\nSOC\n_\nINVSS GPI\nO_A\nD_2\n3VDD\nA_A\nDC_\n3P3GPI\nO_S\nD_\nB2_\n01GPI\nO_S\nD_\nB2_\n00GPI\nO_A\nD_3\n4GPI\nO_A\nD_3\n1\nKGPI\nO_E\nMC_\nB1_\n40GPI\nO_E\nMC_\nB2_\n00GPI\nO_E\nMC_\nB2_\n02GPI\nO_E\nMC_\nB2_\n01GPI\nO_E\nMC_\nB2_\n13DCD\nC_G\nNDDCD\nC_G\nNDDCD\nC_D\nIGDCD\nC_D\nIGVDD\n_\nSOC\n_\nINVSS GPI\nO_A\nD_2\n2GPI\nO_A\nD_2\n0GPI\nO_A\nD_2\n1VDD\nA_A\nDC_\n1P8GPI\nO_A\nD_3\n2GPI\nO_A\nD_3\n0\nLGPI\nO_E\nMC_\nB1_\n41GPI\nO_E\nMC_\nB2_\n15VSS GPI\nO_E\nMC_\nB2_\n11DCD\nC_I\nN_QDCD\nC_G\nNDDCD\nC_D\nIG_\nSEN\nSEDCD\nC_D\nIGGPI\nO_S\nNVS\n_02VSS VSS GPI\nO_A\nD_1\n3GPI\nO_A\nD_2\n4GPI\nO_A\nD_2\n6VSS GPI\nO_A\nD_1\n9GPI\nO_A\nD_2\n8\nMGPI\nO_E\nMC_\nB2_\n04GPI\nO_E\nMC_\nB2_\n12GPI\nO_E\nMC_\nB2_\n07GPI\nO_E\nMC_\nB2_\n14DCD\nC_I\nNDCD\nC_ANA_\nSEN\nSEDCD\nC_A\nNADCD\nC_A\nNAGPI\nO_S\nNVS\n_06GPI\nO_S\nNVS\n_03VDD\nA_1\nP8_I\nNNVC\nC_G\nPIOGPI\nO_A\nD_0\n4GPI\nO_A\nD_1\n5GPI\nO_A\nD_2\n5GPI\nO_A\nD_1\n8GPI\nO_A\nD_2\n9\nNGPI\nO_E\nMC_\nB2_\n05GPI\nO_E\nMC_\nB2_\n09GPI\nO_E\nMC_\nB2_\n18DCD\nC_M\nODEDCD\nC_I\nNGPI\nO_L\nPSR\n_00GPI\nO_L\nPSR\n_04GPI\nO_L\nPSR\n_05GPI\nO_S\nNVS\n_08GPI\nO_S\nNVS\n_04VDD\nA_1\nP0GPI\nO_A\nD_0\n0GPI\nO_A\nD_0\n6GPI\nO_A\nD_1\n4GPI\nO_A\nD_1\n7GPI\nO_A\nD_2\n7GPI\nO_A\nD_1\n6\nPGPI\nO_E\nMC_\nB2_\n08GPI\nO_E\nMC_\nB2_\n16DCD\nC_P\nSWI\nTCHVSS GPI\nO_L\nPSR\n_09GPI\nO_L\nPSR\n_02NVC\nC_L\nPSRGPI\nO_L\nPSR\n_06GPI\nO_S\nNVS\n_05GPI\nO_S\nNVS\n_01VDD\n_\nLPS\nR_D\nIGVDD\n_\nLPS\nR_A\nNAGPI\nO_A\nD_0\n5VSS GPI\nO_A\nD_0\n3GPI\nO_A\nD_1\n1GPI\nO_A\nD_1\n2\nRGPI\nO_E\nMC_\nB2_\n03GPI\nO_E\nMC_\nB2_\n10GPI\nO_E\nMC_\nB2_\n20VSS GPI\nO_L\nPSR\n_10GPI\nO_L\nPSR\n_01VSS GPI\nO_L\nPSR\n_07GPI\nO_S\nNVS\n_07GPI\nO_S\nNVS\n_00GPI\nO_S\nNVS\n_09VDD\n_\nLPS\nR_I\nNGPI\nO_A\nD_0\n2GPI\nO_A\nD_0\n1GPI\nO_A\nD_0\n8GPI\nO_A\nD_0\n9GPI\nO_A\nD_1\n0\nTGPI\nO_E\nMC_\nB2_\n06GPI\nO_E\nMC_\nB2_\n17DCD\nC_L\nPDCD\nC_L\nNGPI\nO_L\nPSR\n_11GPI\nO_L\nPSR\n_14GPI\nO_L\nPSR\n_03WAK\nEUPPMI\nC_STBY\n_RE\nQPOR\n_BTES\nT_M\nODEVSS RTC\n_\nXTA\nLIVDD\n_\nSNV\nS_DI\nGCLK\n1_NXTA\nLOGPI\nO_A\nD_0\n7\nUVSS GPI\nO_E\nMC_\nB2_\n19DCD\nC_L\nPDCD\nC_L\nNGPI\nO_L\nPSR\n_12GPI\nO_L\nPSR\n_13GPI\nO_L\nPSR\n_15GPI\nO_L\nPSR\n_08PMI\nC_O\nN_\nREQON\nOFFNVC\nC_S\nNVSVDD\n_\nSNV\nS_INRTC\n_\nXTA\nLOVDD\n_\nSNV\nS_A\nNACLK\n1_PXTA\nLIVSS\n123456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7Table 116. 14 x 14 mm, 0.8 mm pitch, ball map (continued)\nRevision history\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 1277 Revision history\nTable 117  provides a revision history for this data sheet.\nTable 117. i.MX RT1170 Data Sheet document revision history (continued)\nRev.\nNumberDate Substantive Change(s)\nRev 3 07/2022  • In Table 50, SEMC input timing in SYNC mode (SEMC_MCR.DQSMD = 0x1) , changed the \nTIS value from 2 to 0.6.\n •I n  Table 4. Special signal considerations , in the signal “RTC_XTALI/RTC_XTALO” changed \nthe tolerance from ±10% to ±25%.\n •I n  Table 4. Special signal considerations , for the signal “RTX_XTALI/RTX_XTALO” changed \nVDD_SNVS_DIG to VDD_SNVS_ANA .\n • Updated the Figure 3, "i.MX RT1170 system block diagram" .\n • Updated the Table 1. Ordering information .\n •I n  Table 8, Absolute maximum ratings , updated the Storage Tem perature range from “-40 \nto 150” to “-55 to 150”.\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\n128 NXP SemiconductorsRevision history\nRev. 2 11/2021  • Updated the note in Section 1.1, Features\n • Updated Table 1. Ordering information\n • Updated Figure 3, "i.MX RT1170  system block diagram"\n • Updated SYS OSC and RTC OSC in Table 3. i.MX RT1170 modules list\n • Added GPIO signals in Table 4. Special signal considerations\n • Updated the on-chip termination of JTAG_TDO in Table 5. JTAG controller interface \nsummary\n • Added the USB VBUS supply in Table 11. Operating ranges\n • Updated the maximum current of DCDC_IN and VDD_MIPI_1P8 in Table 12. Maximum \nsupply currents\n • Updated Figure 4, "Power sequence"\n • Updated the restrictions and first note in Section 4.2.1.1, Power-up sequence\n • Added the descriptions about on-chip regula tors, input voltages, an d output voltages in \nSection 4.2.4, DCDC\n • Updated the comments of loading 1.8 V supply currents and a footnote in Table 22. DCDC \ncharacteristics\n • Updated the clock output range in Table 27. Arm PLL’s electrical parameters\n • Updated the descriptions about the RTC_XTALI in Section 4.2.6, On-chip oscillators\n • Updated the title and tstart descriptions in Table 28. 24 MHz system oscillator specifications\n • Updated the title and tstart descriptions in Table 29. 32 kHz oscillator specifications\n • Updated the tstart descriptions in Table 30. RC oscillator with 16 MHz internal reference \nfrequency\n • Updated the tstart descriptions in Table 31. RC oscillator with 48 MHz internal reference \nfrequency\n • Updated the tstart descriptions and unit of JPP-CC in Table 32. RC oscillator with 400 MHz \ninternal reference frequency\n • Updated Table 36. DC specification for GPIO_SNVS bank\n • Removed the INPSL values in Table 39. Dynamic input characteristics for \nGPIO_EMC_B1/GPIO_EMC_B2/GPIO_SD_ B1/GPIO_SD_B2/GP IO_DISP_B1 bank\n • Added the maximum frequency in Table 40. AC specifications for \nGPIO_AD/GPIO_LPSR/GPIO_DISP_B2 bank\n • Changed the WDOGn_B to WDOG_B in Section 4.4.2, WDOG re set timing parameters\n • Changed the VDD_ANA_18 to VDDA_ADC_1P8 in Table 74. ADC electrical specifications \n(VREFH = VDDA_ADC_1P8 and VADINmax ≤ VREFH) ; removed the values of VREFH , \nTUE, FSE, and ZSE from Table 74. ADC electrical specifications (VREFH = \nVDDA_ADC_1P8 and VADINmax ≤ VREFH) ; added gain error, offset  error and foot note in \nTable 74. ADC electrical specifications (VREFH = VDDA_ADC_1P8 and VADINmax ≤ \nVREFH) ; updated the min values of ENOB, INL, DNL, and footnote in Table 74. ADC \nelectrical specifications (VREFH = VDDA_ADC_1P8 and VADINmax ≤ VREFH)\n • Removed the values of VREFH ,TUE, FSE, and ZSE from Table 75. ADC electrical \nspecifications (VREFH = 1.68 V and VADINmax ≤ NVCC_GPIOmax) ; updated the typical \nvalue of CADIN, min values of ENOB, and footnote in Table 75. ADC electric al specifications \n(VREFH = 1.68 V and VADINmax ≤ NVCC_GPIOmax) ; added gain error and offset error in \nTable 75. ADC electrical specificati ons (VREFH = 1.68 V and VADINmax ≤ \nNVCC_GPIOmax)Rev.\nNumberDate Substantive Change(s)\nRevision history\ni.MX RT1170 Crossover Processors Data Sheet for Industrial Products, Rev. 3, 07/2022\nNXP Semiconductors 129Rev. 2 11/2021  • Updated the table title, INL, and DNL in Table 76. ADC electrical specifications (1 V ≤ \nVREFH < 1.71 V and VADINmax ≤ VREFH) ; removed the values of VREFH ,TUE, FSE, ZSE, \nand a footnote from Table 76. ADC electrical specifications (1 V ≤ VREFH < 1.71 V and \nVADINmax ≤ VREFH) ; added gain error, offset error, and footnote in Table 76. ADC \nelectrical specifications (1 V ≤ VREFH < 1.71 V and VADINmax ≤ VREFH) ; updated the min \nvalues of ENOB in Table 76. ADC electrical specifications (1 V ≤ VREFH < 1.71 V and \nVADINmax ≤ VREFH)\n • Updated Figure 34. ADC input impedance equivalent circuit diagram  and added equations \nin Section 4.8.1.1, 12-bit ADC input impedance equivalent circuit diagram\nRev. 1 05/2021  • Added new part numbers in Table 1. Ordering information\n • Updated Figure 1, "Part number nomenclature—i.MX RT11XX family"\n • Updated OCRAM and uSHDC descriptions in Table 3. i.MX RT1170 modules list\n • Updated the CLK1_P/CLK1_N, DCDC_PSWITCH, RTC_XTALI/RTC_XTALO, and NC \ndescriptions in Table 4. Special signal considerations\n • Updated Table 9. Electrostatic dischar ge and latch-up characteristics\n • Updated the comment for VDD_SOC_IN in Table 11. Operating ranges\n • Updated the test conditi on of Set Point #7 in Table 14. Typical power modes current and \npower consumption (Single core)\n • Updated the DCDC_PSWITCH note in Section 4.2.1.1, Power-up sequence\n • Updated the descriptions of Section 4.2.2, In ternal POR and power detect\n • Updated the maximum value of loading 1.0 V output in Table 22. DCDC characteristics\n • Updated the compliant information in Section 4.6.1, MIPI D-PHY el ectrical characteristics\n • Removed a footnote from Table 75. ADC electrical specifications (VREFH = 1.68 V and \nVADINmax ≤ NVCC_GPIOmax)\n • Added tADCSETUP  time in Table 75. ADC electrical specifications (VREFH = 1.68 V and \nVADINmax ≤ NVCC_GPIOmax)  and Table 76. ADC electrical specifications (1 V ≤ VREFH \n< 1.71 V and VADINmax ≤ VREFH)\n • Updated the note in Table 81. Temperature sensor parameters\nRev. 0 02/2021  • Initial versionRev.\nNumberDate Substantive Change(s)\nHow To Reach Us\nHome Page:\nnxp.com\nWeb Support:\nnxp.com/supportLimited warranty and liability  — Information in this document is believed to be accurate and reliable. However,\nNXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or\ncompleteness of such information and shall have no liability for the consequences of use of such information. NXP\nSemiconductors takes no responsibility for the content in this document if provided by an information source outside\nof NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special\nor consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related\nto the removal or replacement of any products or rework charges) whether or not such damages are based on tort\n(including negligence), warranty, breach of contract or any other legal theory.\nNotwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate\nand cumulative liability towards customer for the products described herein shall be limited in accordance with the\nTerms and conditions of commercial sale of NXP Semiconductors.\nRight to make changes  - NXP Semiconductors reserves the right to make changes to information published in this\ndocument, including without limitation specifications and product descriptions, at any time and without notice. This\ndocument supersedes and replaces all information supplied prior to the publication hereof.\nSecurity  — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities.\nCustomer is responsible for the design and operation of its applications and products throughout their lifecycles\nto reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also\nextends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications.\nNXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow\nup appropriately.\nCustomer shall select products with security features that best meet rules, regulations, and standards of the intended\napplication and make the ultimate design decisions regarding its products and is solely responsible for compliance\nwith all legal, regulatory, and security related requirements concerning its products, regardless of any information\nor support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable\nat PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of\nNXP products.\nSuitability for use  — NXP Semiconductors products are not designed, authorized or warranted to be suitable for\nuse in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction\nof an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property\nor environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of\nNXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the\ncustomer’s own risk.\nNon-automotive qualified products  — Unless this data sheet expressly states that this specific NXP\nSemiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified\nnor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability\nfor inclusion and/or use of non-automotive qualified products in automotive equipment or applications.\nIn the event that customer uses the product for design-in and use in automotive applications to automotive\nspecifications and standards, customer (a) shall use the product without NXP Semiconductors’ warranty of the product\nfor such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive\napplications beyond NXP Semiconductors’ specifications such use shall be solely at customer’s own risk, and (c)\ncustomer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from\ncustomer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty\nand NXP Semiconductors’ product specifications.\nApplications  — Applications that are described herein for any of these products are for illustrative purposes only.\nNXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use\nwithout further testing or modification.\nCustomers are responsible for the design and operation of their applications and products using NXP Semiconductors\nproducts, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design.\nTable continues on the next page...\nIt is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the\ncustomer’s applications and products planned, as well as for the planned application and use of customer’s third party\ncustomer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated\nwith their applications and products.\nNXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on\nany weakness or default in the customer’s applications or products, or the application or use by customer’s third party\ncustomer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using\nNXP Semiconductors products in order to avoid a default of the applications and the products or of the application or\nuse by customer’s third party customer(s). NXP does not accept any liability in this respect.\nLimiting values  — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of\nIEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation\nof the device at these or any other conditions above those given in the Recommended operating conditions section (if\npresent) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting\nvalues will permanently and irreversibly affect the quality and reliability of the device.\nTerms and conditions of commerical sale  — NXP Semiconductors products are sold subject to the general terms\nand conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a\nvalid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the\nrespective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general\nterms and conditions with regard to the purchase of NXP Semiconductors products by customer.\nNo offer to sell or license  — Nothing in this document may be interpreted or construed as an offer to sell products\nthat is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or\nother industrial or intellectual property rights.\nBare die  — All die are tested on compliance with their related technical specifications as stated in this data sheet up\nto the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation\nconditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There\nare no post-packing tests performed on individual die or wafers.\nNXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die.\nAccordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems\nafter third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and\nqualify their application in which the die is used. All die sales are conditioned upon and subject to the customer entering\ninto a written die sale agreement with NXP Semiconductors through its legal department.\nQuick reference data  — The Quick reference data is an extract of the product data given in the Limiting values and\nCharacteristics sections of this document, and as such is not complete, exhaustive or legally binding.\nExport control  — This document as well as the item(s) described herein may be subject to export control regulations.\nExport might require a prior authorization from competent authorities.\nTranslations  — A non-English (translated) version of a document is for reference only. The English version shall\nprevail in case of any discrepancy between the translated and English versions.\nNXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX,EMBRACE,  GREENCHIP,  HITAG,\nICODE,  JCOP,  LIFE, VIBES,  MIFARE,  MIFARE CLASSIC,  MIFARE DESFire, MIFARE PLUS,  MIFARE FLEX, MANTIS,  MIFARE\nULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS,\nUCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo,\nKinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure,\nthe SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform\nin a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP\nB.V. All other product or service names are the property of their respective owners.  AMBA, Arm, Arm7, Arm7TDMI,\nArm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali,\nMbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME,\nULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries)\nTable continues on the next page...\nin the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs\nand tr ade secr ets. Al l rights r eserv\ned. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The\nPower Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks\nand service marks licensed by Power.org. M, M Mobileye and other Mobileye trademarks or logos appearing herein are\ntrademarks of Mobileye Vision Technologies Ltd. in the United States, the EU and/or other jurisdictions.\n© NXP B.V. 202 2. All rights reserved.\nFor more information, please visit: http://www.nxp.com\nFor sales office addresses, please send an email to: salesaddresses@nxp.com\nDate of release: 02/2022 \nDocument identifier: IMXRT1170 IEC\n'}]
!==============================================================================!
### Component Summary: MIMXRT1176CVM8A

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Core Supply Voltage (VDD_SOC_IN): 1.1V to 1.15V (for 800 MHz operation)
  - LDO Supply Voltage (VDD_LPSR_IN): 3.0V to 3.6V
  - Various I/O voltages (1.8V, 3.3V)
  
- **Current Ratings**: 
  - Maximum current for DCDC_IN: 1000 mA
  - Typical power consumption varies based on operational mode (see power modes section for details).

- **Power Consumption**: 
  - Power consumption varies significantly based on operational frequency and mode. For example, in active mode at 800 MHz, power consumption can reach up to 476 mW.

- **Operating Temperature Range**: 
  - Junction Temperature (Tj): -40°C to 105°C

- **Package Type**: 
  - 289-pin MAPBGA, 14 x 14 mm, 0.8 mm pitch

- **Special Features**: 
  - Dual-core architecture with Arm Cortex-M7 (800 MHz) and Cortex-M4 (400 MHz).
  - Integrated power management with DCDC and LDO regulators.
  - Rich set of interfaces including USB, Ethernet, CAN, and various memory interfaces.
  - Advanced security features including High Assurance Boot (HAB) and Cryptographic Acceleration and Assurance Module (CAAM).

- **Moisture Sensitive Level**: 
  - Level 3 per JEDEC J-STD-020E.

#### Description:
The **MIMXRT1176CVM8A** is a high-performance crossover processor from NXP's i.MX RT1170 family. It features a dual-core architecture with an Arm Cortex-M7 core capable of operating at speeds up to 800 MHz and a Cortex-M4 core running at 400 MHz. This processor is designed for applications requiring high processing power combined with low power consumption, making it suitable for a variety of embedded applications.

#### Typical Applications:
- **Industrial Human Machine Interfaces (HMI)**: The processor's high performance and rich graphical capabilities make it ideal for HMI applications.
- **Motor Control**: The integrated PWM and timer modules facilitate precise motor control applications.
- **Home Appliances**: Its low power consumption and advanced features are suitable for smart home devices.
- **High-end Audio Appliances**: The processor supports various audio interfaces, making it suitable for high-fidelity audio applications.
- **Low-end Instrument Clusters**: The processor can be used in automotive applications for instrument clusters due to its processing capabilities and interfaces.
- **Point-of-Sale (PoS)**: The rich connectivity options and processing power make it suitable for PoS systems.

This summary encapsulates the essential specifications and applications of the MIMXRT1176CVM8A processor, highlighting its versatility and performance in various embedded systems.