{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708733578337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708733578337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 23 21:12:58 2024 " "Processing started: Fri Feb 23 21:12:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708733578337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708733578337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_matrix -c led_matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_matrix -c led_matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708733578337 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1708733578662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix.v 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix " "Found entity 1: led_matrix" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708733578717 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dif_freq.v " "Can't analyze file -- file dif_freq.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708733578726 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "divisor_frequencia_1_segundo.v " "Can't analyze file -- file divisor_frequencia_1_segundo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708733578728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_1_second.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_1_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_1_second " "Found entity 1: frequency_divider_1_second" {  } { { "frequency_divider_1_second.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_1_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708733578728 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/DeBounce.v " "Can't analyze file -- file output_files/DeBounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1708733578735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578740 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_dff " "Found entity 2: my_dff" {  } { { "DeBounce.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708733578740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_100_hz.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_100_hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_100_Hz " "Found entity 1: frequency_divider_100_Hz" {  } { { "frequency_divider_100_Hz.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/frequency_divider_100_Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708733578746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_matrix " "Elaborating entity \"led_matrix\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708733578776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_clk led_matrix.v(32) " "Verilog HDL or VHDL warning at led_matrix.v(32): object \"first_clk\" assigned a value but never read" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708733578780 "|led_matrix"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "frame led_matrix.v(39) " "Verilog HDL or VHDL warning at led_matrix.v(39): object \"frame\" assigned a value but never read" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708733578780 "|led_matrix"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_100_Hz frequency_divider_100_Hz:frequency_divider_100_Hz " "Elaborating entity \"frequency_divider_100_Hz\" for hierarchy \"frequency_divider_100_Hz:frequency_divider_100_Hz\"" {  } { { "led_matrix.v" "frequency_divider_100_Hz" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708733578899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_1_second frequency_divider_1_second:frequency_divider_1_second " "Elaborating entity \"frequency_divider_1_second\" for hierarchy \"frequency_divider_1_second:frequency_divider_1_second\"" {  } { { "led_matrix.v" "frequency_divider_1_second" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708733578907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce DeBounce:DeBounce_down " "Elaborating entity \"DeBounce\" for hierarchy \"DeBounce:DeBounce_down\"" {  } { { "led_matrix.v" "DeBounce_down" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708733578911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff DeBounce:DeBounce_down\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"DeBounce:DeBounce_down\|my_dff:d0\"" {  } { { "DeBounce.v" "d0" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/DeBounce.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708733578917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708733578957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708733578957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "led_matrix.v" "display" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708733578957 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "clk_out GND " "Pin \"clk_out\" is stuck at GND" {  } { { "led_matrix.v" "" { Text "C:/Users/lucas/Documents/GitHub/verilog_matriz_led_8x8/led_matrix.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708733580990 "|led_matrix|clk_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708733580990 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708733581152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1708733581877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708733581877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708733582009 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708733582009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708733582009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708733582009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708733582035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 23 21:13:02 2024 " "Processing ended: Fri Feb 23 21:13:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708733582035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708733582035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708733582035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708733582035 ""}
