 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: Q-2019.12
Date   : Tue Feb  6 17:20:30 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: CNT_reg[0] (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: Cover_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  CNT_reg[0]/CK (DFFSRX2)                  0.00       0.50 r
  CNT_reg[0]/Q (DFFSRX2)                   0.62       1.12 f
  U1600/Y (NAND2X1)                        0.30       1.43 r
  U1450/Y (OR2X4)                          0.33       1.76 r
  U1420/Y (INVX3)                          0.23       1.99 f
  U1444/Y (NAND2X1)                        0.21       2.20 r
  U1605/Y (CLKBUFX3)                       0.41       2.61 r
  U1556/Y (OAI22XL)                        0.27       2.89 f
  U1379/Y (NOR4XL)                         0.78       3.67 r
  U1495/Y (NAND2BX2)                       0.32       3.98 f
  U1533/Y (NOR2X2)                         0.26       4.24 r
  U1435/Y (CLKINVX1)                       0.23       4.47 f
  U1345/Y (OAI2BB1X1)                      0.32       4.80 r
  U1490/Y (AOI211X1)                       0.31       5.11 f
  U1624/Y (NOR2X2)                         0.34       5.44 r
  U1855/Y (CLKINVX1)                       0.29       5.74 f
  U1856/Y (AOI2BB2X2)                      0.33       6.07 f
  U1488/Y (OAI2BB2X2)                      0.28       6.35 r
  U1457/Y (INVX1)                          0.15       6.51 f
  U1858/Y (NOR2X1)                         0.22       6.72 r
  U1453/Y (NAND2X1)                        0.16       6.88 f
  U1861/Y (AOI21X1)                        0.31       7.18 r
  U1485/Y (OAI22X2)                        0.16       7.35 f
  U1403/Y (AND2X4)                         0.20       7.55 f
  U1426/Y (NOR2X4)                         0.22       7.77 r
  U1425/Y (INVX3)                          0.13       7.90 f
  U1621/Y (OAI22X1)                        0.21       8.11 r
  Cover_reg[1]/D (DFFRX1)                  0.00       8.11 r
  data arrival time                                   8.11

  clock CLK (rise edge)                    8.00       8.00
  clock network delay (ideal)              0.50       8.50
  clock uncertainty                       -0.10       8.40
  Cover_reg[1]/CK (DFFRX1)                 0.00       8.40 r
  library setup time                      -0.28       8.12
  data required time                                  8.12
  -----------------------------------------------------------
  data required time                                  8.12
  data arrival time                                  -8.11
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
