<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flasher Interface: Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f101xe.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flasher Interface
   &#160;<span id="projectnumber">0.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_abd4f9b8172cc3112c241dc9c58dda71.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="dir_019642185d9939c9e843e72378e9d0b7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f101xe.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f101xe_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __STM32F101xE_H</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __STM32F101xE_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#endif </span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">   50</a></span>&#160;<span class="preprocessor">#define __CM3_REV                  0x0200U  </span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   51</a></span>&#160;<span class="preprocessor"> #define __MPU_PRESENT             0U       </span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   52</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS           4U       </span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   53</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig     0U       </span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   69</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;{</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   72</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">   73</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>              = -13,    </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   74</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   75</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   76</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   77</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   78</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   79</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   80</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers *********************************************************/</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   83</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   84</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">   85</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a>                 = 2,      </div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">   86</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 3,      </div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   87</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   88</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   89</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   90</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   91</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   92</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   93</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">   94</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">   95</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">   96</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">   97</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">   98</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">   99</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">  100</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">  101</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a>                   = 18,     </div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">  102</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">  103</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>                   = 28,     </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">  104</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>                   = 29,     </div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">  105</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>                   = 30,     </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  106</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  107</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  108</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  109</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  110</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  111</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  112</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  113</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">  114</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a>                 = 39,     </div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  115</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  116</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">  117</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a>                   = 48,     </div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  118</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">  119</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a>                   = 51,     </div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">  120</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a>                  = 52,     </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">  121</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a>                  = 53,     </div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">  122</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>                   = 54,     </div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">  123</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>                   = 55,     </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">  124</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a>          = 56,     </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">  125</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a>          = 57,     </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">  126</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a>          = 58,     </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">  127</a></span>&#160;  <a class="code" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a>        = 59,     </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;} <a class="code" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#include &quot;core_cm3.h&quot;</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#include &quot;system_stm32f1xx.h&quot;</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;               </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;              </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;              </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  uint32_t  RESERVED[16];</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;               </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;} <a class="code" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  uint32_t  RESERVED0;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR1;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR2;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR3;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR4;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR5;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR6;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR7;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR8;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR9;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR10;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTCCR;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  uint32_t  RESERVED13[2];</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR11;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR12;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR13;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR14;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR15;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR16;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR17;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR18;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR19;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR20;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR21;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR22;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR23;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR24;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR25;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR26;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR27;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR28;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR29;</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR30;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR31;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR32;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR33;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR34;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR35;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR36;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR37;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR38;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR39;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR40;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR41;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR42;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;{</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;           </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;          </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  uint8_t       RESERVED0;    </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  uint16_t      RESERVED1;    </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;           </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;{</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;{</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;{</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNDTR;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPAR;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMAR;</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;{</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFCR;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;{</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;{</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RESERVED;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OBR;</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WRPR;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t RDP;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t USER;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data0;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t Data1;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP0;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP1;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP2;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t WRP3;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;{</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];   </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html">  368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;{</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">  370</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">PCR2</a>;       </div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">  371</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;        </div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">  372</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</a>;      </div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">  373</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">PATT2</a>;      </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  374</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;  </div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">  375</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</a>;      </div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">  376</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a>;  </div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  377</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;  </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">  378</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">PCR3</a>;       </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">  379</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">SR3</a>;        </div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">  380</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">PMEM3</a>;      </div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">  381</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">PATT3</a>;      </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">  382</a></span>&#160;  uint32_t      <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;  </div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">  383</a></span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">ECCR3</a>;      </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;} <a class="code" href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a>;  </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html">  390</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;{</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PCR4;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR4;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMEM4;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PATT4;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PIO4; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;} <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;{</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EVCR;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  uint32_t RESERVED0;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MAPR2;  </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;{</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;{</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;           </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;           </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;          </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;           </div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;{</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;{</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBENR;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160; </div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160; </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;{</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRH;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRL;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLH;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRLL;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVH;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIVL;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTH;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNTL;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRH;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRL;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;             </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;             </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;            </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;            </div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;              </div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;             </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;           </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;           </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;            </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;             </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;             </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;             </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;             </div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;            </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;            </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;            </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;            </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;            </div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;             </div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;            </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;              </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;}<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160; </div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;{</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160; </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;{</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160; </div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  586</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">  587</a></span>&#160;<span class="preprocessor">#define FLASH_BANK1_END       0x0807FFFFUL </span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">  588</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             0x20000000UL </span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  589</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  591</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          0x22000000UL </span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  592</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga679200df61ecb0695d72c030fdeb50a9">  594</a></span>&#160;<span class="preprocessor">#define FSMC_BASE             0x60000000UL </span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define FSMC_R_BASE           0xA0000000UL </span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x00002800UL)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x00002C00UL)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x00003C00UL)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x00004400UL)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x00004800UL)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x00004C00UL)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x00005000UL)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x00005400UL)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x00005800UL)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x00006C00UL)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x00007000UL)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x00007400UL)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x00000800UL)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x00000C00UL)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x00001400UL)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x00001800UL)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x00001C00UL)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x00002000UL)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x00002400UL)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x00003800UL)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160; </div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x00000000UL)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x00000008UL)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x0000001CUL)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x00000030UL)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x00000044UL)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x00000058UL)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x0000006CUL)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x00000080UL)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x00000400UL)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x00000408UL)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x0000041CUL)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x00000430UL)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x00000444UL)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x00000458UL)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x00001000UL)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x00003000UL)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">  653</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x00002000UL) </span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  654</a></span>&#160;<span class="preprocessor">#define FLASHSIZE_BASE        0x1FFFF7E0UL    </span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  655</a></span>&#160;<span class="preprocessor">#define UID_BASE              0x1FFFF7E8UL    </span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">  656</a></span>&#160;<span class="preprocessor">#define OB_BASE               0x1FFFF800UL    </span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad9f1205bd4a5a87047167cfd08c621be">  659</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1            (FSMC_BASE)               </span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab711931ab21fd2a4f74a673d5256e113">  660</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_1          (FSMC_BANK1)              </span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gadc659d72d6ff27f3b37b1acaa430655e">  661</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_2          (FSMC_BANK1 + 0x04000000UL) </span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga53c3a83da3ccbaf54880dde30df549e7">  662</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_3          (FSMC_BANK1 + 0x08000000UL) </span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4fe30cb75e7817aa7a1799ec5c18c842">  663</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_4          (FSMC_BANK1 + 0x0C000000UL) </span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab93ba8c33d13343280413dbd7831a76f">  665</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2            (FSMC_BASE + 0x10000000UL)  </span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga163dcfdb018a377ac2876f9d3d3c1479">  666</a></span>&#160;<span class="preprocessor">#define FSMC_BANK3            (FSMC_BASE + 0x20000000UL)  </span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga308474546151289034d64f28132546a6">  667</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4            (FSMC_BASE + 0x30000000UL)  </span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga48d8f80d608b64cb42e7ed223066f856">  669</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1_R_BASE     (FSMC_R_BASE + 0x00000000UL)    </span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa2ebab683a214fe3b0c628228bff3724">  670</a></span>&#160;<span class="preprocessor">#define FSMC_BANK1E_R_BASE    (FSMC_R_BASE + 0x00000104UL)    </span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3923d9e469864b8456338680880a6691">  671</a></span>&#160;<span class="preprocessor">#define FSMC_BANK2_3_R_BASE   (FSMC_R_BASE + 0x00000060UL)    </span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga97ecd08f0899bc818a84942826af2495">  672</a></span>&#160;<span class="preprocessor">#define FSMC_BANK4_R_BASE     (FSMC_R_BASE + 0x000000A0UL)    </span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  674</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE          0xE0042000UL </span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *)TIM2_BASE)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *)TIM3_BASE)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *)TIM4_BASE)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *)TIM5_BASE)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *)TIM6_BASE)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *)TIM7_BASE)</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *)RTC_BASE)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *)WWDG_BASE)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *)IWDG_BASE)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *)SPI2_BASE)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *)SPI3_BASE)</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *)USART2_BASE)</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *)USART3_BASE)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *)UART4_BASE)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *)UART5_BASE)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *)I2C1_BASE)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *)I2C2_BASE)</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define BKP                 ((BKP_TypeDef *)BKP_BASE)</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *)PWR_BASE)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define DAC1                ((DAC_TypeDef *)DAC_BASE)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *)DAC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define AFIO                ((AFIO_TypeDef *)AFIO_BASE)</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *)EXTI_BASE)</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *)GPIOA_BASE)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *)GPIOB_BASE)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *)GPIOC_BASE)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *)GPIOD_BASE)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *)GPIOE_BASE)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *)GPIOF_BASE)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *)GPIOG_BASE)</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *)ADC1_BASE)</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *)ADC1_BASE)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *)SPI1_BASE)</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *)USART1_BASE)</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *)DMA1_BASE)</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *)DMA2_BASE)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *)DMA2_Channel1_BASE)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *)DMA2_Channel2_BASE)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *)DMA2_Channel3_BASE)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *)DMA2_Channel4_BASE)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *)DMA2_Channel5_BASE)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *)RCC_BASE)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *)CRC_BASE)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *)FLASH_R_BASE)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *)OB_BASE)</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *)FSMC_BANK1_R_BASE)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *)FSMC_BANK1E_R_BASE)</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define FSMC_Bank2_3        ((FSMC_Bank2_3_TypeDef *)FSMC_BANK2_3_R_BASE)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *)FSMC_BANK4_R_BASE)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *)DBGMCU_BASE)</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  756</a></span>&#160;<span class="preprocessor">#define LSI_STARTUP_TIME                85U </span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160; </div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/*                       CRC calculation unit (CRC)                           */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160; </div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define CRC_DR_DR_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">  777</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR_Msk                       (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)     </span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">  778</a></span>&#160;<span class="preprocessor">#define CRC_DR_DR                           CRC_DR_DR_Msk                      </span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">  782</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR_Msk                     (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)         </span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">  783</a></span>&#160;<span class="preprocessor">#define CRC_IDR_IDR                         CRC_IDR_IDR_Msk                    </span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Pos                    (0U)                               </span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">  787</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET_Msk                    (0x1UL &lt;&lt; CRC_CR_RESET_Pos)         </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">  788</a></span>&#160;<span class="preprocessor">#define CRC_CR_RESET                        CRC_CR_RESET_Msk                   </span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Pos                     (0U)                               </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">  798</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS_Msk                     (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)          </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">  799</a></span>&#160;<span class="preprocessor">#define PWR_CR_LPDS                         PWR_CR_LPDS_Msk                    </span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Pos                     (1U)                               </span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">  801</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS_Msk                     (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)          </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">  802</a></span>&#160;<span class="preprocessor">#define PWR_CR_PDDS                         PWR_CR_PDDS_Msk                    </span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">  804</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF_Msk                     (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)          </span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">  805</a></span>&#160;<span class="preprocessor">#define PWR_CR_CWUF                         PWR_CR_CWUF_Msk                    </span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Pos                     (3U)                               </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">  807</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF_Msk                     (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)          </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">  808</a></span>&#160;<span class="preprocessor">#define PWR_CR_CSBF                         PWR_CR_CSBF_Msk                    </span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Pos                     (4U)                               </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">  810</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE_Msk                     (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)          </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">  811</a></span>&#160;<span class="preprocessor">#define PWR_CR_PVDE                         PWR_CR_PVDE_Msk                    </span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Pos                      (5U)                               </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">  814</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_Msk                      (0x7UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">  815</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS                          PWR_CR_PLS_Msk                     </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">  816</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_0                        (0x1UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">  817</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_1                        (0x2UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2                        (0x4UL &lt;&lt; PWR_CR_PLS_Pos)           </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">  821</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV0                      0x00000000U                           </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">  822</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV1                      0x00000020U                           </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">  823</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV2                      0x00000040U                           </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">  824</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV3                      0x00000060U                           </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">  825</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV4                      0x00000080U                           </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">  826</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV5                      0x000000A0U                           </span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">  827</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV6                      0x000000C0U                           </span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">  828</a></span>&#160;<span class="preprocessor">#define PWR_CR_PLS_LEV7                      0x000000E0U                           </span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V2                       PWR_CR_PLS_LEV0</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V3                       PWR_CR_PLS_LEV1</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V4                       PWR_CR_PLS_LEV2</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V5                       PWR_CR_PLS_LEV3</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V6                       PWR_CR_PLS_LEV4</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V7                       PWR_CR_PLS_LEV5</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V8                       PWR_CR_PLS_LEV6</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define PWR_CR_PLS_2V9                       PWR_CR_PLS_LEV7</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160; </div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Pos                      (8U)                               </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">  841</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP_Msk                      (0x1UL &lt;&lt; PWR_CR_DBP_Pos)           </span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">  842</a></span>&#160;<span class="preprocessor">#define PWR_CR_DBP                          PWR_CR_DBP_Msk                     </span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Pos                     (0U)                               </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">  847</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF_Msk                     (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)          </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">  848</a></span>&#160;<span class="preprocessor">#define PWR_CSR_WUF                         PWR_CSR_WUF_Msk                    </span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Pos                     (1U)                               </span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">  850</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF_Msk                     (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)          </span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">  851</a></span>&#160;<span class="preprocessor">#define PWR_CSR_SBF                         PWR_CSR_SBF_Msk                    </span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Pos                    (2U)                               </span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">  853</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO_Msk                    (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)         </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">  854</a></span>&#160;<span class="preprocessor">#define PWR_CSR_PVDO                        PWR_CSR_PVDO_Msk                   </span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Pos                    (8U)                               </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">  856</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP_Msk                    (0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)         </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">  857</a></span>&#160;<span class="preprocessor">#define PWR_CSR_EWUP                        PWR_CSR_EWUP_Msk                   </span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">/*                            Backup registers                                */</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160; </div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define BKP_DR1_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364">  867</a></span>&#160;<span class="preprocessor">#define BKP_DR1_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR1_D_Pos)         </span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">  868</a></span>&#160;<span class="preprocessor">#define BKP_DR1_D                           BKP_DR1_D_Msk                      </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BKP_DR2_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c">  872</a></span>&#160;<span class="preprocessor">#define BKP_DR2_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR2_D_Pos)         </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">  873</a></span>&#160;<span class="preprocessor">#define BKP_DR2_D                           BKP_DR2_D_Msk                      </span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BKP_DR3_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd">  877</a></span>&#160;<span class="preprocessor">#define BKP_DR3_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR3_D_Pos)         </span></div>
<div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">  878</a></span>&#160;<span class="preprocessor">#define BKP_DR3_D                           BKP_DR3_D_Msk                      </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define BKP_DR4_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d">  882</a></span>&#160;<span class="preprocessor">#define BKP_DR4_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR4_D_Pos)         </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">  883</a></span>&#160;<span class="preprocessor">#define BKP_DR4_D                           BKP_DR4_D_Msk                      </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BKP_DR5_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19">  887</a></span>&#160;<span class="preprocessor">#define BKP_DR5_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR5_D_Pos)         </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">  888</a></span>&#160;<span class="preprocessor">#define BKP_DR5_D                           BKP_DR5_D_Msk                      </span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define BKP_DR6_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc">  892</a></span>&#160;<span class="preprocessor">#define BKP_DR6_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR6_D_Pos)         </span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">  893</a></span>&#160;<span class="preprocessor">#define BKP_DR6_D                           BKP_DR6_D_Msk                      </span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define BKP_DR7_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8">  897</a></span>&#160;<span class="preprocessor">#define BKP_DR7_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR7_D_Pos)         </span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">  898</a></span>&#160;<span class="preprocessor">#define BKP_DR7_D                           BKP_DR7_D_Msk                      </span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define BKP_DR8_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea">  902</a></span>&#160;<span class="preprocessor">#define BKP_DR8_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR8_D_Pos)         </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">  903</a></span>&#160;<span class="preprocessor">#define BKP_DR8_D                           BKP_DR8_D_Msk                      </span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define BKP_DR9_D_Pos                       (0U)                               </span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab">  907</a></span>&#160;<span class="preprocessor">#define BKP_DR9_D_Msk                       (0xFFFFUL &lt;&lt; BKP_DR9_D_Pos)         </span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">  908</a></span>&#160;<span class="preprocessor">#define BKP_DR9_D                           BKP_DR9_D_Msk                      </span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define BKP_DR10_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1">  912</a></span>&#160;<span class="preprocessor">#define BKP_DR10_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR10_D_Pos)        </span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">  913</a></span>&#160;<span class="preprocessor">#define BKP_DR10_D                          BKP_DR10_D_Msk                     </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define BKP_DR11_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad205625892a5a0353e6220e466aa17fe">  917</a></span>&#160;<span class="preprocessor">#define BKP_DR11_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR11_D_Pos)        </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82">  918</a></span>&#160;<span class="preprocessor">#define BKP_DR11_D                          BKP_DR11_D_Msk                     </span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define BKP_DR12_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga444dd78a7b2b792acd330f080768c446">  922</a></span>&#160;<span class="preprocessor">#define BKP_DR12_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR12_D_Pos)        </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2">  923</a></span>&#160;<span class="preprocessor">#define BKP_DR12_D                          BKP_DR12_D_Msk                     </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define BKP_DR13_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4707e8ff19aa2a891e0e3c97d4b963a3">  927</a></span>&#160;<span class="preprocessor">#define BKP_DR13_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR13_D_Pos)        </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863">  928</a></span>&#160;<span class="preprocessor">#define BKP_DR13_D                          BKP_DR13_D_Msk                     </span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define BKP_DR14_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70556cac1791364e8ea96bf938c723a">  932</a></span>&#160;<span class="preprocessor">#define BKP_DR14_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR14_D_Pos)        </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585">  933</a></span>&#160;<span class="preprocessor">#define BKP_DR14_D                          BKP_DR14_D_Msk                     </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define BKP_DR15_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0370b703cf488f4c0d93811e99590b0">  937</a></span>&#160;<span class="preprocessor">#define BKP_DR15_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR15_D_Pos)        </span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5">  938</a></span>&#160;<span class="preprocessor">#define BKP_DR15_D                          BKP_DR15_D_Msk                     </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define BKP_DR16_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae8f003cba05f805fbc58e3c3b01203">  942</a></span>&#160;<span class="preprocessor">#define BKP_DR16_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR16_D_Pos)        </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb">  943</a></span>&#160;<span class="preprocessor">#define BKP_DR16_D                          BKP_DR16_D_Msk                     </span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define BKP_DR17_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57188434185ae30942495a6847084c98">  947</a></span>&#160;<span class="preprocessor">#define BKP_DR17_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR17_D_Pos)        </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8">  948</a></span>&#160;<span class="preprocessor">#define BKP_DR17_D                          BKP_DR17_D_Msk                     </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define BKP_DR18_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9188ac06669522cafd09fae1d74094bd">  952</a></span>&#160;<span class="preprocessor">#define BKP_DR18_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR18_D_Pos)        </span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0">  953</a></span>&#160;<span class="preprocessor">#define BKP_DR18_D                          BKP_DR18_D_Msk                     </span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define BKP_DR19_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga112aed214fc9d46b3d65d5e18df0825a">  957</a></span>&#160;<span class="preprocessor">#define BKP_DR19_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR19_D_Pos)        </span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf">  958</a></span>&#160;<span class="preprocessor">#define BKP_DR19_D                          BKP_DR19_D_Msk                     </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define BKP_DR20_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532e53a420089bd68e0f2fa9b30f49de">  962</a></span>&#160;<span class="preprocessor">#define BKP_DR20_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR20_D_Pos)        </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368">  963</a></span>&#160;<span class="preprocessor">#define BKP_DR20_D                          BKP_DR20_D_Msk                     </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define BKP_DR21_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453e492eaaa829d2f8ff3bfff826626d">  967</a></span>&#160;<span class="preprocessor">#define BKP_DR21_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR21_D_Pos)        </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d">  968</a></span>&#160;<span class="preprocessor">#define BKP_DR21_D                          BKP_DR21_D_Msk                     </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define BKP_DR22_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a24856aabb58e4343596f0ebb88dc0">  972</a></span>&#160;<span class="preprocessor">#define BKP_DR22_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR22_D_Pos)        </span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69">  973</a></span>&#160;<span class="preprocessor">#define BKP_DR22_D                          BKP_DR22_D_Msk                     </span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define BKP_DR23_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651ac85a0debf0134bce81bcbdb8c9b6">  977</a></span>&#160;<span class="preprocessor">#define BKP_DR23_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR23_D_Pos)        </span></div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43">  978</a></span>&#160;<span class="preprocessor">#define BKP_DR23_D                          BKP_DR23_D_Msk                     </span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define BKP_DR24_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afa5a6598b92a6e00bbfb54e4b1cf0">  982</a></span>&#160;<span class="preprocessor">#define BKP_DR24_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR24_D_Pos)        </span></div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d">  983</a></span>&#160;<span class="preprocessor">#define BKP_DR24_D                          BKP_DR24_D_Msk                     </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define BKP_DR25_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fad045bb886bd5d258a65830c60a4dd">  987</a></span>&#160;<span class="preprocessor">#define BKP_DR25_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR25_D_Pos)        </span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d">  988</a></span>&#160;<span class="preprocessor">#define BKP_DR25_D                          BKP_DR25_D_Msk                     </span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define BKP_DR26_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8ac63529b49754d375704eddd228805">  992</a></span>&#160;<span class="preprocessor">#define BKP_DR26_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR26_D_Pos)        </span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9">  993</a></span>&#160;<span class="preprocessor">#define BKP_DR26_D                          BKP_DR26_D_Msk                     </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define BKP_DR27_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3873a77a2638ac19af59551b1842edf5">  997</a></span>&#160;<span class="preprocessor">#define BKP_DR27_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR27_D_Pos)        </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0">  998</a></span>&#160;<span class="preprocessor">#define BKP_DR27_D                          BKP_DR27_D_Msk                     </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define BKP_DR28_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e4c2300d6f9ce05e67f16f5e1044f6b"> 1002</a></span>&#160;<span class="preprocessor">#define BKP_DR28_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR28_D_Pos)        </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692"> 1003</a></span>&#160;<span class="preprocessor">#define BKP_DR28_D                          BKP_DR28_D_Msk                     </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define BKP_DR29_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7969ae1467add9f21741d5e32dda327f"> 1007</a></span>&#160;<span class="preprocessor">#define BKP_DR29_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR29_D_Pos)        </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b"> 1008</a></span>&#160;<span class="preprocessor">#define BKP_DR29_D                          BKP_DR29_D_Msk                     </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define BKP_DR30_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0266733b6695937967b262617dcda1b"> 1012</a></span>&#160;<span class="preprocessor">#define BKP_DR30_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR30_D_Pos)        </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c"> 1013</a></span>&#160;<span class="preprocessor">#define BKP_DR30_D                          BKP_DR30_D_Msk                     </span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define BKP_DR31_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f736ad3b39fd719677f1a74fe16b5c"> 1017</a></span>&#160;<span class="preprocessor">#define BKP_DR31_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR31_D_Pos)        </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e"> 1018</a></span>&#160;<span class="preprocessor">#define BKP_DR31_D                          BKP_DR31_D_Msk                     </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define BKP_DR32_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743aa88c62bfcaf0e9c558017bc32ae2"> 1022</a></span>&#160;<span class="preprocessor">#define BKP_DR32_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR32_D_Pos)        </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079"> 1023</a></span>&#160;<span class="preprocessor">#define BKP_DR32_D                          BKP_DR32_D_Msk                     </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define BKP_DR33_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42420e6dbe1cdb6fa16ba4464394bdea"> 1027</a></span>&#160;<span class="preprocessor">#define BKP_DR33_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR33_D_Pos)        </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba"> 1028</a></span>&#160;<span class="preprocessor">#define BKP_DR33_D                          BKP_DR33_D_Msk                     </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define BKP_DR34_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga996e2837625f8d1c8b752f7df58c4981"> 1032</a></span>&#160;<span class="preprocessor">#define BKP_DR34_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR34_D_Pos)        </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3"> 1033</a></span>&#160;<span class="preprocessor">#define BKP_DR34_D                          BKP_DR34_D_Msk                     </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define BKP_DR35_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510fecefef4cf8eeb3dffda604f5edf6"> 1037</a></span>&#160;<span class="preprocessor">#define BKP_DR35_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR35_D_Pos)        </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"> 1038</a></span>&#160;<span class="preprocessor">#define BKP_DR35_D                          BKP_DR35_D_Msk                     </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define BKP_DR36_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38cbc24bf462e18cd56b116ec9a4c6f1"> 1042</a></span>&#160;<span class="preprocessor">#define BKP_DR36_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR36_D_Pos)        </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01"> 1043</a></span>&#160;<span class="preprocessor">#define BKP_DR36_D                          BKP_DR36_D_Msk                     </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BKP_DR37_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f7eef9db0ae13fd4602567ee2c1d7a6"> 1047</a></span>&#160;<span class="preprocessor">#define BKP_DR37_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR37_D_Pos)        </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0"> 1048</a></span>&#160;<span class="preprocessor">#define BKP_DR37_D                          BKP_DR37_D_Msk                     </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define BKP_DR38_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40d8efae74e12ec677e06f399ab214b"> 1052</a></span>&#160;<span class="preprocessor">#define BKP_DR38_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR38_D_Pos)        </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4"> 1053</a></span>&#160;<span class="preprocessor">#define BKP_DR38_D                          BKP_DR38_D_Msk                     </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define BKP_DR39_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842fc4e91612c353d6710297af59f7bf"> 1057</a></span>&#160;<span class="preprocessor">#define BKP_DR39_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR39_D_Pos)        </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2"> 1058</a></span>&#160;<span class="preprocessor">#define BKP_DR39_D                          BKP_DR39_D_Msk                     </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define BKP_DR40_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739370ee3fc7002494e830040203da57"> 1062</a></span>&#160;<span class="preprocessor">#define BKP_DR40_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR40_D_Pos)        </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9"> 1063</a></span>&#160;<span class="preprocessor">#define BKP_DR40_D                          BKP_DR40_D_Msk                     </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define BKP_DR41_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaccb8d1dfc8fb9f6eda65d113e14f4ee"> 1067</a></span>&#160;<span class="preprocessor">#define BKP_DR41_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR41_D_Pos)        </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7"> 1068</a></span>&#160;<span class="preprocessor">#define BKP_DR41_D                          BKP_DR41_D_Msk                     </span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define BKP_DR42_D_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371c9b47cb8a274027f7136fbe6e00d0"> 1072</a></span>&#160;<span class="preprocessor">#define BKP_DR42_D_Msk                      (0xFFFFUL &lt;&lt; BKP_DR42_D_Pos)        </span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4"> 1073</a></span>&#160;<span class="preprocessor">#define BKP_DR42_D                          BKP_DR42_D_Msk                     </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define RTC_BKP_NUMBER 42</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160; </div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL_Pos                   (0U)                               </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced"> 1079</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL_Msk                   (0x7FUL &lt;&lt; BKP_RTCCR_CAL_Pos)       </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857"> 1080</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CAL                       BKP_RTCCR_CAL_Msk                  </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO_Pos                   (7U)                               </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773"> 1082</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO_Msk                   (0x1UL &lt;&lt; BKP_RTCCR_CCO_Pos)        </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3"> 1083</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_CCO                       BKP_RTCCR_CCO_Msk                  </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d"> 1085</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE_Msk                  (0x1UL &lt;&lt; BKP_RTCCR_ASOE_Pos)       </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4"> 1086</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOE                      BKP_RTCCR_ASOE_Msk                 </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS_Pos                  (9U)                               </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544"> 1088</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS_Msk                  (0x1UL &lt;&lt; BKP_RTCCR_ASOS_Pos)       </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4"> 1089</a></span>&#160;<span class="preprocessor">#define BKP_RTCCR_ASOS                      BKP_RTCCR_ASOS_Msk                 </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define BKP_CR_TPE_Pos                      (0U)                               </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20"> 1093</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPE_Msk                      (0x1UL &lt;&lt; BKP_CR_TPE_Pos)           </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63"> 1094</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPE                          BKP_CR_TPE_Msk                     </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define BKP_CR_TPAL_Pos                     (1U)                               </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e"> 1096</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPAL_Msk                     (0x1UL &lt;&lt; BKP_CR_TPAL_Pos)          </span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320"> 1097</a></span>&#160;<span class="preprocessor">#define BKP_CR_TPAL                         BKP_CR_TPAL_Msk                    </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define BKP_CSR_CTE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5"> 1101</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTE_Msk                     (0x1UL &lt;&lt; BKP_CSR_CTE_Pos)          </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452"> 1102</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTE                         BKP_CSR_CTE_Msk                    </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define BKP_CSR_CTI_Pos                     (1U)                               </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02"> 1104</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTI_Msk                     (0x1UL &lt;&lt; BKP_CSR_CTI_Pos)          </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e"> 1105</a></span>&#160;<span class="preprocessor">#define BKP_CSR_CTI                         BKP_CSR_CTI_Msk                    </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956"> 1107</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE_Msk                    (0x1UL &lt;&lt; BKP_CSR_TPIE_Pos)         </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad"> 1108</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TPIE                        BKP_CSR_TPIE_Msk                   </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define BKP_CSR_TEF_Pos                     (8U)                               </span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4"> 1110</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TEF_Msk                     (0x1UL &lt;&lt; BKP_CSR_TEF_Pos)          </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d"> 1111</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TEF                         BKP_CSR_TEF_Msk                    </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define BKP_CSR_TIF_Pos                     (9U)                               </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858"> 1113</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TIF_Msk                     (0x1UL &lt;&lt; BKP_CSR_TIF_Pos)          </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8"> 1114</a></span>&#160;<span class="preprocessor">#define BKP_CSR_TIF                         BKP_CSR_TIF_Msk                    </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160; </div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Pos                     (0U)                              </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 1124</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION_Msk                     (0x1UL &lt;&lt; RCC_CR_HSION_Pos)        </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 1125</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION                         RCC_CR_HSION_Msk                  </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Pos                    (1U)                              </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 1127</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)       </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1128</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY                        RCC_CR_HSIRDY_Msk                 </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Pos                   (3U)                              </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 1130</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM_Msk                   (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)     </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 1131</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM                       RCC_CR_HSITRIM_Msk                </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Pos                    (8U)                              </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 1133</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL_Msk                    (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)      </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1134</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL                        RCC_CR_HSICAL_Msk                 </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Pos                     (16U)                             </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 1136</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON_Msk                     (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)        </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1137</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON                         RCC_CR_HSEON_Msk                  </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Pos                    (17U)                             </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 1139</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY_Msk                    (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)       </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 1140</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY                        RCC_CR_HSERDY_Msk                 </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Pos                    (18U)                             </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 1142</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP_Msk                    (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)       </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 1143</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP                        RCC_CR_HSEBYP_Msk                 </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Pos                     (19U)                             </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 1145</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON_Msk                     (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)        </span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 1146</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON                         RCC_CR_CSSON_Msk                  </span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 1148</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON_Msk                     (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)        </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1149</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON                         RCC_CR_PLLON_Msk                  </span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Pos                    (25U)                             </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 1151</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY_Msk                    (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)       </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 1152</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY                        RCC_CR_PLLRDY_Msk                 </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 1157</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Pos                      (0U)                              </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 1158</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_Msk                      (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1159</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW                          RCC_CFGR_SW_Msk                   </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 1160</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_0                        (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 1161</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_1                        (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)         </span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 1163</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSI                      0x00000000U                       </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 1164</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_HSE                      0x00000001U                       </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_PLL                      0x00000002U                       </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Pos                     (2U)                              </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 1169</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_Msk                     (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 1170</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS                         RCC_CFGR_SWS_Msk                  </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 1171</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_0                       (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 1172</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_1                       (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)        </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 1174</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSI                     0x00000000U                       </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 1175</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_HSE                     0x00000004U                       </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS_PLL                     0x00000008U                       </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Pos                    (4U)                              </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 1180</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_Msk                    (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 1181</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE                        RCC_CFGR_HPRE_Msk                 </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 1182</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_0                      (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 1183</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_1                      (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 1184</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_2                      (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 1185</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_3                      (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)       </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 1187</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                   0x00000000U                       </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 1188</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                   0x00000080U                       </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 1189</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                   0x00000090U                       </span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 1190</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                   0x000000A0U                       </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 1191</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                  0x000000B0U                       </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 1192</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                  0x000000C0U                       </span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 1193</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV128                 0x000000D0U                       </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 1194</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV256                 0x000000E0U                       </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE_DIV512                 0x000000F0U                       </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                   (8U)                              </span></div>
<div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 1199</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 1200</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1                       RCC_CFGR_PPRE1_Msk                </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 1201</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 1202</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 1203</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)      </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 1205</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                  0x00000000U                       </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 1206</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                  0x00000400U                       </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 1207</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                  0x00000500U                       </span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 1208</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                  0x00000600U                       </span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16                 0x00000700U                       </span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                   (11U)                             </span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 1213</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                   (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 1214</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2                       RCC_CFGR_PPRE2_Msk                </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 1215</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_0                     (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 1216</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_1                     (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 1217</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_2                     (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)      </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 1219</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                  0x00000000U                       </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 1220</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                  0x00002000U                       </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 1221</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                  0x00002800U                       </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 1222</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                  0x00003000U                       </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16                 0x00003800U                       </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Pos                  (14U)                             </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64"> 1227</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_Msk                  (0x3UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 1228</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE                      RCC_CFGR_ADCPRE_Msk               </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48"> 1229</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8"> 1230</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)     </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 1232</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV2                 0x00000000U                       </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 1233</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV4                 0x00004000U                       </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c"> 1234</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV6                 0x00008000U                       </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347"> 1235</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_ADCPRE_DIV8                 0x0000C000U                       </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Pos                  (16U)                             </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b"> 1238</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC_Msk                  (0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)     </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 1239</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLSRC                      RCC_CFGR_PLLSRC_Msk               </span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Pos                (17U)                             </span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a"> 1242</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)   </span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE                    RCC_CFGR_PLLXTPRE_Msk             </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_Pos                 (18U)                             </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488"> 1247</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_Msk                 (0xFUL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426"> 1248</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL                     RCC_CFGR_PLLMULL_Msk              </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5"> 1249</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_0                   (0x1UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c"> 1250</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_1                   (0x2UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791"> 1251</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_2                   (0x4UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130"> 1252</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL_3                   (0x8UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)    </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c"> 1254</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE                0x00000000U                      </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180cde8fba603992d102c51cc415073e"> 1255</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLXTPRE_HSE_DIV2           0x00020000U                      </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf"> 1257</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL2                    0x00000000U                       </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3_Pos                (18U)                             </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45"> 1259</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL3_Pos)   </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8"> 1260</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL3                    RCC_CFGR_PLLMULL3_Msk             </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4_Pos                (19U)                             </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec"> 1262</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL4_Pos)   </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976"> 1263</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL4                    RCC_CFGR_PLLMULL4_Msk             </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5_Pos                (18U)                             </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805"> 1265</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5_Msk                (0x3UL &lt;&lt; RCC_CFGR_PLLMULL5_Pos)   </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68"> 1266</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL5                    RCC_CFGR_PLLMULL5_Msk             </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6_Pos                (20U)                             </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6"> 1268</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6_Msk                (0x1UL &lt;&lt; RCC_CFGR_PLLMULL6_Pos)   </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb"> 1269</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL6                    RCC_CFGR_PLLMULL6_Msk             </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7_Pos                (18U)                             </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f"> 1271</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7_Msk                (0x5UL &lt;&lt; RCC_CFGR_PLLMULL7_Pos)   </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696"> 1272</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL7                    RCC_CFGR_PLLMULL7_Msk             </span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8_Pos                (19U)                             </span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65"> 1274</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8_Msk                (0x3UL &lt;&lt; RCC_CFGR_PLLMULL8_Pos)   </span></div>
<div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca"> 1275</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL8                    RCC_CFGR_PLLMULL8_Msk             </span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9_Pos                (18U)                             </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b"> 1277</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9_Msk                (0x7UL &lt;&lt; RCC_CFGR_PLLMULL9_Pos)   </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5"> 1278</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL9                    RCC_CFGR_PLLMULL9_Msk             </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10_Pos               (21U)                             </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2"> 1280</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10_Msk               (0x1UL &lt;&lt; RCC_CFGR_PLLMULL10_Pos)  </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f"> 1281</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL10                   RCC_CFGR_PLLMULL10_Msk            </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11_Pos               (18U)                             </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8"> 1283</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11_Msk               (0x9UL &lt;&lt; RCC_CFGR_PLLMULL11_Pos)  </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699"> 1284</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL11                   RCC_CFGR_PLLMULL11_Msk            </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12_Pos               (19U)                             </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0"> 1286</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12_Msk               (0x5UL &lt;&lt; RCC_CFGR_PLLMULL12_Pos)  </span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5"> 1287</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL12                   RCC_CFGR_PLLMULL12_Msk            </span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13_Pos               (18U)                             </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322"> 1289</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13_Msk               (0xBUL &lt;&lt; RCC_CFGR_PLLMULL13_Pos)  </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274"> 1290</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL13                   RCC_CFGR_PLLMULL13_Msk            </span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14_Pos               (20U)                             </span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2"> 1292</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14_Msk               (0x3UL &lt;&lt; RCC_CFGR_PLLMULL14_Pos)  </span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c"> 1293</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL14                   RCC_CFGR_PLLMULL14_Msk            </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15_Pos               (18U)                             </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93"> 1295</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15_Msk               (0xDUL &lt;&lt; RCC_CFGR_PLLMULL15_Pos)  </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 1296</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL15                   RCC_CFGR_PLLMULL15_Msk            </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16_Pos               (19U)                             </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93"> 1298</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16_Msk               (0x7UL &lt;&lt; RCC_CFGR_PLLMULL16_Pos)  </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define RCC_CFGR_PLLMULL16                   RCC_CFGR_PLLMULL16_Msk            </span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736"> 1303</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_Msk                     (0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 1304</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO                         RCC_CFGR_MCO_Msk                  </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 1305</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_0                       (0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 1306</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_1                       (0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 1307</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_2                       (0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)        </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 1309</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_NOCLOCK                 0x00000000U                        </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 1310</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_SYSCLK                  0x04000000U                        </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 1311</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSI                     0x05000000U                        </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 1312</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_HSE                     0x06000000U                        </span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3"> 1313</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO_PLLCLK_DIV2             0x07000000U                        </span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160; <span class="comment">/* Reference defines */</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL                      RCC_CFGR_MCO</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_0                    RCC_CFGR_MCO_0</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_1                    RCC_CFGR_MCO_1</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_2                    RCC_CFGR_MCO_2</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_NOCLOCK              RCC_CFGR_MCO_NOCLOCK</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_SYSCLK               RCC_CFGR_MCO_SYSCLK</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_HSI                  RCC_CFGR_MCO_HSI</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_HSE                  RCC_CFGR_MCO_HSE</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor"> #define RCC_CFGR_MCOSEL_PLL_DIV2             RCC_CFGR_MCO_PLLCLK_DIV2</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                  (0U)                              </span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 1328</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)     </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 1329</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF                      RCC_CIR_LSIRDYF_Msk               </span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                  (1U)                              </span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 1331</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)     </span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 1332</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF                      RCC_CIR_LSERDYF_Msk               </span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                  (2U)                              </span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 1334</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)     </span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 1335</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF                      RCC_CIR_HSIRDYF_Msk               </span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                  (3U)                              </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 1337</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)     </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 1338</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF                      RCC_CIR_HSERDYF_Msk               </span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                  (4U)                              </span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 1340</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                  (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)     </span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 1341</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF                      RCC_CIR_PLLRDYF_Msk               </span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Pos                     (7U)                              </span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 1343</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF_Msk                     (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)        </span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 1344</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF                         RCC_CIR_CSSF_Msk                  </span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos                 (8U)                              </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 1346</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)    </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 1347</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE                     RCC_CIR_LSIRDYIE_Msk              </span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos                 (9U)                              </span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 1349</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)    </span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 1350</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE                     RCC_CIR_LSERDYIE_Msk              </span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos                 (10U)                             </span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 1352</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)    </span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 1353</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE                     RCC_CIR_HSIRDYIE_Msk              </span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos                 (11U)                             </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 1355</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)    </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 1356</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE                     RCC_CIR_HSERDYIE_Msk              </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos                 (12U)                             </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 1358</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk                 (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)    </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 1359</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE                     RCC_CIR_PLLRDYIE_Msk              </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                  (16U)                             </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 1361</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)     </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 1362</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC                      RCC_CIR_LSIRDYC_Msk               </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                  (17U)                             </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 1364</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)     </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 1365</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC                      RCC_CIR_LSERDYC_Msk               </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                  (18U)                             </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 1367</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)     </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 1368</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC                      RCC_CIR_HSIRDYC_Msk               </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                  (19U)                             </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 1370</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)     </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 1371</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC                      RCC_CIR_HSERDYC_Msk               </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                  (20U)                             </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 1373</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                  (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)     </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 1374</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC                      RCC_CIR_PLLRDYC_Msk               </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Pos                     (23U)                             </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 1376</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC_Msk                     (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)        </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 1377</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSC                         RCC_CIR_CSSC_Msk                  </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST_Pos             (0U)                              </span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0"> 1382</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_AFIORST_Pos) </span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165"> 1383</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_AFIORST                 RCC_APB2RSTR_AFIORST_Msk          </span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST_Pos             (2U)                              </span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da"> 1385</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPARST_Pos) </span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde"> 1386</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPARST                 RCC_APB2RSTR_IOPARST_Msk          </span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST_Pos             (3U)                              </span></div>
<div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac"> 1388</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPBRST_Pos) </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8"> 1389</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPBRST                 RCC_APB2RSTR_IOPBRST_Msk          </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST_Pos             (4U)                              </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0"> 1391</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPCRST_Pos) </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9"> 1392</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPCRST                 RCC_APB2RSTR_IOPCRST_Msk          </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST_Pos             (5U)                              </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b"> 1394</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPDRST_Pos) </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df"> 1395</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPDRST                 RCC_APB2RSTR_IOPDRST_Msk          </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Pos             (9U)                              </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac"> 1397</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos) </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 1398</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC1RST                 RCC_APB2RSTR_ADC1RST_Msk          </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos             (11U)                             </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 1402</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos) </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 1403</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1RST                 RCC_APB2RSTR_TIM1RST_Msk          </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos             (12U)                             </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 1405</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos) </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 1406</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1RST                 RCC_APB2RSTR_SPI1RST_Msk          </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos           (14U)                             </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 1408</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 1409</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1RST               RCC_APB2RSTR_USART1RST_Msk        </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST_Pos             (6U)                              </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d5b8fe1bd62d4f8878c55c546d56f2"> 1413</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPERST_Pos) </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8"> 1414</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPERST                 RCC_APB2RSTR_IOPERST_Msk          </span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST_Pos             (7U)                              </span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e094b9fc9278584d098d9f61ed1a5be"> 1417</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPFRST_Pos) </span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf521ea67482ea73540f02db44d2f0e"> 1418</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPFRST                 RCC_APB2RSTR_IOPFRST_Msk          </span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST_Pos             (8U)                              </span></div>
<div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8945e3f58eb7ebab93b0f1c2f05e1a"> 1420</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST_Msk             (0x1UL &lt;&lt; RCC_APB2RSTR_IOPGRST_Pos) </span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5909d3306f632f4f3fcaa1d3319b3506"> 1421</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_IOPGRST                 RCC_APB2RSTR_IOPGRST_Msk          </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Pos             (0U)                              </span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb"> 1427</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos) </span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 1428</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2RST                 RCC_APB1RSTR_TIM2RST_Msk          </span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Pos             (1U)                              </span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1"> 1430</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos) </span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 1431</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3RST                 RCC_APB1RSTR_TIM3RST_Msk          </span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos             (11U)                             </span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 1433</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos) </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 1434</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDGRST                 RCC_APB1RSTR_WWDGRST_Msk          </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos           (17U)                             </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 1436</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 1437</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2RST               RCC_APB1RSTR_USART2RST_Msk        </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos             (21U)                             </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 1439</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos) </span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 1440</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1RST                 RCC_APB1RSTR_I2C1RST_Msk          </span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST_Pos              (27U)                             </span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103"> 1444</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_BKPRST_Pos) </span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0"> 1445</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_BKPRST                  RCC_APB1RSTR_BKPRST_Msk           </span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos              (28U)                             </span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 1447</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos) </span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 1448</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWRRST                  RCC_APB1RSTR_PWRRST_Msk           </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Pos             (2U)                              </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1adc26ee7ca9aeb6316ca372633c95e"> 1451</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM4RST_Pos) </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 1452</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4RST                 RCC_APB1RSTR_TIM4RST_Msk          </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos             (14U)                             </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 1454</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos) </span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 1455</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2RST                 RCC_APB1RSTR_SPI2RST_Msk          </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Pos           (18U)                             </span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf"> 1457</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_USART3RST_Pos) </span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 1458</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3RST               RCC_APB1RSTR_USART3RST_Msk        </span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos             (22U)                             </span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 1460</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos) </span></div>
<div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 1461</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2RST                 RCC_APB1RSTR_I2C2RST_Msk          </span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos             (3U)                              </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 1465</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos) </span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552"> 1466</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5RST                 RCC_APB1RSTR_TIM5RST_Msk          </span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos             (4U)                              </span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 1468</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos) </span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383"> 1469</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6RST                 RCC_APB1RSTR_TIM6RST_Msk          </span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Pos             (5U)                              </span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748"> 1471</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_TIM7RST_Pos) </span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760"> 1472</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7RST                 RCC_APB1RSTR_TIM7RST_Msk          </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Pos             (15U)                             </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0566a08a6cbd33046ff893d7c3b7bf1"> 1474</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST_Msk             (0x1UL &lt;&lt; RCC_APB1RSTR_SPI3RST_Pos) </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b"> 1475</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3RST                 RCC_APB1RSTR_SPI3RST_Msk          </span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Pos            (19U)                             </span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c84c3ac04f075c4571c4518e9dc6f5d"> 1477</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_UART4RST_Pos) </span></div>
<div class="line"><a name="l01478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0802e99fa9eb9388393af3135ca2cb2b"> 1478</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4RST                RCC_APB1RSTR_UART4RST_Msk         </span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Pos            (20U)                             </span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aaecac95d9e201eb6a3ee127881381b"> 1480</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_UART5RST_Pos) </span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e4d54359192c58725e5ece2b539f8ee"> 1481</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5RST                RCC_APB1RSTR_UART5RST_Msk         </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos              (29U)                             </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 1487</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk              (0x1UL &lt;&lt; RCC_APB1RSTR_DACRST_Pos) </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564"> 1488</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DACRST                  RCC_APB1RSTR_DACRST_Msk           </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Pos                (0U)                              </span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7"> 1492</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)   </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 1493</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA1EN                    RCC_AHBENR_DMA1EN_Msk             </span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Pos                (2U)                              </span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff"> 1495</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos)   </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 1496</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_SRAMEN                    RCC_AHBENR_SRAMEN_Msk             </span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9"> 1498</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN_Msk               (0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos)  </span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 1499</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FLITFEN                   RCC_AHBENR_FLITFEN_Msk            </span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Pos                 (6U)                              </span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0"> 1501</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN_Msk                 (0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)    </span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 1502</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_CRCEN                     RCC_AHBENR_CRCEN_Msk              </span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Pos                (1U)                              </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4933bbd71927f2e9f8e009fc160e5389"> 1505</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_DMA2EN_Pos)   </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1919d23da5027f6d44fda6963fc984"> 1506</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_DMA2EN                    RCC_AHBENR_DMA2EN_Msk             </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN_Pos                (8U)                              </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2943cd2b3796b6bb6187b4020f20ad"> 1509</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN_Msk                (0x1UL &lt;&lt; RCC_AHBENR_FSMCEN_Pos)   </span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea"> 1510</a></span>&#160;<span class="preprocessor">#define RCC_AHBENR_FSMCEN                    RCC_AHBENR_FSMCEN_Msk             </span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN_Pos               (0U)                              </span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998"> 1515</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_AFIOEN_Pos)  </span></div>
<div class="line"><a name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6"> 1516</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_AFIOEN                   RCC_APB2ENR_AFIOEN_Msk            </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN_Pos               (2U)                              </span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816"> 1518</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPAEN_Pos)  </span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27"> 1519</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPAEN                   RCC_APB2ENR_IOPAEN_Msk            </span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN_Pos               (3U)                              </span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447"> 1521</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPBEN_Pos)  </span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9"> 1522</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPBEN                   RCC_APB2ENR_IOPBEN_Msk            </span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b"> 1524</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPCEN_Pos)  </span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c"> 1525</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPCEN                   RCC_APB2ENR_IOPCEN_Msk            </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN_Pos               (5U)                              </span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12"> 1527</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPDEN_Pos)  </span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83"> 1528</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPDEN                   RCC_APB2ENR_IOPDEN_Msk            </span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos               (9U)                              </span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 1530</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)  </span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 1531</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_ADC1EN                   RCC_APB2ENR_ADC1EN_Msk            </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos               (11U)                             </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 1535</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)  </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 1536</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_TIM1EN                   RCC_APB2ENR_TIM1EN_Msk            </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos               (12U)                             </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 1538</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)  </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 1539</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SPI1EN                   RCC_APB2ENR_SPI1EN_Msk            </span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos             (14U)                             </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 1541</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos) </span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 1542</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_USART1EN                 RCC_APB2ENR_USART1EN_Msk          </span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN_Pos               (6U)                              </span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ce36682f13ae9ff00113cb586b9df3"> 1546</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPEEN_Pos)  </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d"> 1547</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPEEN                   RCC_APB2ENR_IOPEEN_Msk            </span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN_Pos               (7U)                              </span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd196cc3313e0da0d19d445635c8463f"> 1550</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPFEN_Pos)  </span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362395fa4b2b8375717f4bf521411596"> 1551</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPFEN                   RCC_APB2ENR_IOPFEN_Msk            </span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN_Pos               (8U)                              </span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe5b15716ea4008b762a0122d0d123"> 1553</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN_Msk               (0x1UL &lt;&lt; RCC_APB2ENR_IOPGEN_Pos)  </span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3456ae618be58c593cff70c4b04e15cc"> 1554</a></span>&#160;<span class="preprocessor">#define RCC_APB2ENR_IOPGEN                   RCC_APB2ENR_IOPGEN_Msk            </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Pos               (0U)                              </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a"> 1560</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)  </span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 1561</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM2EN                   RCC_APB1ENR_TIM2EN_Msk            </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Pos               (1U)                              </span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c"> 1563</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)  </span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 1564</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM3EN                   RCC_APB1ENR_TIM3EN_Msk            </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos               (11U)                             </span></div>
<div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 1566</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)  </span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 1567</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_WWDGEN                   RCC_APB1ENR_WWDGEN_Msk            </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos             (17U)                             </span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 1569</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos) </span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 1570</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART2EN                 RCC_APB1ENR_USART2EN_Msk          </span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos               (21U)                             </span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 1572</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)  </span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 1573</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C1EN                   RCC_APB1ENR_I2C1EN_Msk            </span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN_Pos                (27U)                             </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95"> 1577</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_BKPEN_Pos)   </span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54"> 1578</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_BKPEN                    RCC_APB1ENR_BKPEN_Msk             </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos                (28U)                             </span></div>
<div class="line"><a name="l01580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 1580</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)   </span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 1581</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_PWREN                    RCC_APB1ENR_PWREN_Msk             </span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Pos               (2U)                              </span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef489da1fe7bd776d2fc27eb689fd9c4"> 1584</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM4EN_Pos)  </span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 1585</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM4EN                   RCC_APB1ENR_TIM4EN_Msk            </span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos               (14U)                             </span></div>
<div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 1587</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)  </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 1588</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI2EN                   RCC_APB1ENR_SPI2EN_Msk            </span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Pos             (18U)                             </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2"> 1590</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_USART3EN_Pos) </span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 1591</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_USART3EN                 RCC_APB1ENR_USART3EN_Msk          </span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos               (22U)                             </span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 1593</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)  </span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 1594</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_I2C2EN                   RCC_APB1ENR_I2C2EN_Msk            </span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos               (3U)                              </span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 1598</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)  </span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4"> 1599</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM5EN                   RCC_APB1ENR_TIM5EN_Msk            </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos               (4U)                              </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 1601</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)  </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c"> 1602</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM6EN                   RCC_APB1ENR_TIM6EN_Msk            </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Pos               (5U)                              </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721"> 1604</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_TIM7EN_Pos)  </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990"> 1605</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_TIM7EN                   RCC_APB1ENR_TIM7EN_Msk            </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Pos               (15U)                             </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3852cf58a863e5b0133d5bc84bcede3f"> 1607</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN_Msk               (0x1UL &lt;&lt; RCC_APB1ENR_SPI3EN_Pos)  </span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083"> 1608</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_SPI3EN                   RCC_APB1ENR_SPI3EN_Msk            </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Pos              (19U)                             </span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f02158e2eaba91c9cbc6e499aa4471"> 1610</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_UART4EN_Pos) </span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0fe571aa29ed30389f87bdbf37b46"> 1611</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART4EN                  RCC_APB1ENR_UART4EN_Msk           </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Pos              (20U)                             </span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01815c1b0ced6d002d1b7590e9b8b15"> 1613</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_UART5EN_Pos) </span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a9eea153892405f53007f521efee2e"> 1614</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_UART5EN                  RCC_APB1ENR_UART5EN_Msk           </span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos                (29U)                             </span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 1620</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk                (0x1UL &lt;&lt; RCC_APB1ENR_DACEN_Pos)   </span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132"> 1621</a></span>&#160;<span class="preprocessor">#define RCC_APB1ENR_DACEN                    RCC_APB1ENR_DACEN_Msk             </span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Pos                   (0U)                              </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 1625</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON_Msk                   (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)      </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 1626</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON                       RCC_BDCR_LSEON_Msk                </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                  (1U)                              </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 1628</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)     </span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 1629</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY                      RCC_BDCR_LSERDY_Msk               </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                  (2U)                              </span></div>
<div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 1631</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                  (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)     </span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 1632</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP                      RCC_BDCR_LSEBYP_Msk               </span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                  (8U)                              </span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 1635</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                  (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 1636</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL                      RCC_BDCR_RTCSEL_Msk               </span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 1637</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_0                    (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_1                    (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)     </span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 1641</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_NOCLOCK              0x00000000U                       </span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 1642</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSE                  0x00000100U                       </span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 1643</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_LSI                  0x00000200U                       </span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 1644</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL_HSE                  0x00000300U                       </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                   (15U)                             </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 1647</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                   (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)      </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 1648</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN                       RCC_BDCR_RTCEN_Msk                </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Pos                   (16U)                             </span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 1650</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST_Msk                   (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)      </span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 1651</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST                       RCC_BDCR_BDRST_Msk                </span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span>  </div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 1655</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION_Msk                    (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)       </span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 1656</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION                        RCC_CSR_LSION_Msk                 </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                   (1U)                              </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 1658</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                   (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)      </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 1659</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY                       RCC_CSR_LSIRDY_Msk                </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Pos                     (24U)                             </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 1661</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF_Msk                     (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)        </span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 1662</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF                         RCC_CSR_RMVF_Msk                  </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                  (26U)                             </span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 1664</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)     </span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 1665</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF                      RCC_CSR_PINRSTF_Msk               </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                  (27U)                             </span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 1667</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)     </span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 1668</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF                      RCC_CSR_PORRSTF_Msk               </span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                  (28U)                             </span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 1670</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                  (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)     </span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 1671</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF                      RCC_CSR_SFTRSTF_Msk               </span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos                 (29U)                             </span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 1673</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)    </span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 1674</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF                     RCC_CSR_IWDGRSTF_Msk              </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos                 (30U)                             </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 1676</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)    </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 1677</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF                     RCC_CSR_WWDGRSTF_Msk              </span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos                 (31U)                             </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 1679</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk                 (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)    </span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 1680</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF                     RCC_CSR_LPWRRSTF_Msk              </span></div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/*                General Purpose and Alternate Function I/O                  */</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160; </div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d"> 1692</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE_Msk                    (0x33333333UL &lt;&lt; GPIO_CRL_MODE_Pos) </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1"> 1693</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE                        GPIO_CRL_MODE_Msk                 </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718"> 1696</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b"> 1697</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0                       GPIO_CRL_MODE0_Msk                </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6"> 1698</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e"> 1699</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE0_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE0_Pos)      </span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_Pos                   (4U)                              </span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c"> 1702</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328"> 1703</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1                       GPIO_CRL_MODE1_Msk                </span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6"> 1704</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc"> 1705</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE1_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE1_Pos)      </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_Pos                   (8U)                              </span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1"> 1708</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b"> 1709</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2                       GPIO_CRL_MODE2_Msk                </span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d"> 1710</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343"> 1711</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE2_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE2_Pos)      </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_Pos                   (12U)                             </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2"> 1714</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7"> 1715</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3                       GPIO_CRL_MODE3_Msk                </span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291"> 1716</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37"> 1717</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE3_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE3_Pos)      </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_Pos                   (16U)                             </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080"> 1720</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b"> 1721</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4                       GPIO_CRL_MODE4_Msk                </span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e"> 1722</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b"> 1723</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE4_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE4_Pos)      </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_Pos                   (20U)                             </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706"> 1726</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9"> 1727</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5                       GPIO_CRL_MODE5_Msk                </span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6"> 1728</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7"> 1729</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE5_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE5_Pos)      </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_Pos                   (24U)                             </span></div>
<div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5"> 1732</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6"> 1733</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6                       GPIO_CRL_MODE6_Msk                </span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6"> 1734</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0"> 1735</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE6_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE6_Pos)      </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_Pos                   (28U)                             </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7"> 1738</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_Msk                   (0x3UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1"> 1739</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7                       GPIO_CRL_MODE7_Msk                </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052"> 1740</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_0                     (0x1UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e"> 1741</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_MODE7_1                     (0x2UL &lt;&lt; GPIO_CRL_MODE7_Pos)      </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF_Pos                     (2U)                              </span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9"> 1744</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF_Msk                     (0x33333333UL &lt;&lt; GPIO_CRL_CNF_Pos) </span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c"> 1745</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF                         GPIO_CRL_CNF_Msk                  </span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_Pos                    (2U)                              </span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7"> 1748</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903"> 1749</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0                        GPIO_CRL_CNF0_Msk                 </span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8"> 1750</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59"> 1751</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF0_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF0_Pos)       </span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_Pos                    (6U)                              </span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1"> 1754</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b"> 1755</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1                        GPIO_CRL_CNF1_Msk                 </span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2"> 1756</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a"> 1757</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF1_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF1_Pos)       </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_Pos                    (10U)                             </span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac"> 1760</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac"> 1761</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2                        GPIO_CRL_CNF2_Msk                 </span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e"> 1762</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05"> 1763</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF2_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF2_Pos)       </span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_Pos                    (14U)                             </span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486"> 1766</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2"> 1767</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3                        GPIO_CRL_CNF3_Msk                 </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6"> 1768</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be"> 1769</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF3_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF3_Pos)       </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_Pos                    (18U)                             </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64"> 1772</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d"> 1773</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4                        GPIO_CRL_CNF4_Msk                 </span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e"> 1774</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591"> 1775</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF4_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF4_Pos)       </span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_Pos                    (22U)                             </span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2"> 1778</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115"> 1779</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5                        GPIO_CRL_CNF5_Msk                 </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949"> 1780</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb"> 1781</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF5_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF5_Pos)       </span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_Pos                    (26U)                             </span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186"> 1784</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a"> 1785</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6                        GPIO_CRL_CNF6_Msk                 </span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c"> 1786</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6"> 1787</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF6_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF6_Pos)       </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_Pos                    (30U)                             </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d"> 1790</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_Msk                    (0x3UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd"> 1791</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7                        GPIO_CRL_CNF7_Msk                 </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6"> 1792</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_0                      (0x1UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347"> 1793</a></span>&#160;<span class="preprocessor">#define GPIO_CRL_CNF7_1                      (0x2UL &lt;&lt; GPIO_CRL_CNF7_Pos)       </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d"> 1797</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE_Msk                    (0x33333333UL &lt;&lt; GPIO_CRH_MODE_Pos) </span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07"> 1798</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE                        GPIO_CRH_MODE_Msk                 </span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_Pos                   (0U)                              </span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23"> 1801</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_Msk                   (0x3UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1"> 1802</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8                       GPIO_CRH_MODE8_Msk                </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78"> 1803</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_0                     (0x1UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6"> 1804</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE8_1                     (0x2UL &lt;&lt; GPIO_CRH_MODE8_Pos)      </span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_Pos                   (4U)                              </span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa"> 1807</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_Msk                   (0x3UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1"> 1808</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9                       GPIO_CRH_MODE9_Msk                </span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56"> 1809</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_0                     (0x1UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1"> 1810</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE9_1                     (0x2UL &lt;&lt; GPIO_CRH_MODE9_Pos)      </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_Pos                  (8U)                              </span></div>
<div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c"> 1813</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b"> 1814</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10                      GPIO_CRH_MODE10_Msk               </span></div>
<div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a"> 1815</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd"> 1816</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE10_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE10_Pos)     </span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_Pos                  (12U)                             </span></div>
<div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf"> 1819</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69"> 1820</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11                      GPIO_CRH_MODE11_Msk               </span></div>
<div class="line"><a name="l01821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a"> 1821</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113"> 1822</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE11_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE11_Pos)     </span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_Pos                  (16U)                             </span></div>
<div class="line"><a name="l01825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616"> 1825</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd"> 1826</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12                      GPIO_CRH_MODE12_Msk               </span></div>
<div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c"> 1827</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531"> 1828</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE12_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE12_Pos)     </span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_Pos                  (20U)                             </span></div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e"> 1831</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c"> 1832</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13                      GPIO_CRH_MODE13_Msk               </span></div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24"> 1833</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c"> 1834</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE13_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE13_Pos)     </span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_Pos                  (24U)                             </span></div>
<div class="line"><a name="l01837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c"> 1837</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299"> 1838</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14                      GPIO_CRH_MODE14_Msk               </span></div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b"> 1839</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l01840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2"> 1840</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE14_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE14_Pos)     </span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_Pos                  (28U)                             </span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c"> 1843</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_Msk                  (0x3UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l01844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14"> 1844</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15                      GPIO_CRH_MODE15_Msk               </span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1"> 1845</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_0                    (0x1UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8"> 1846</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_MODE15_1                    (0x2UL &lt;&lt; GPIO_CRH_MODE15_Pos)     </span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF_Pos                     (2U)                              </span></div>
<div class="line"><a name="l01849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d"> 1849</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF_Msk                     (0x33333333UL &lt;&lt; GPIO_CRH_CNF_Pos) </span></div>
<div class="line"><a name="l01850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2"> 1850</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF                         GPIO_CRH_CNF_Msk                  </span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_Pos                    (2U)                              </span></div>
<div class="line"><a name="l01853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12"> 1853</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_Msk                    (0x3UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l01854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16"> 1854</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8                        GPIO_CRH_CNF8_Msk                 </span></div>
<div class="line"><a name="l01855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb"> 1855</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_0                      (0x1UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63"> 1856</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF8_1                      (0x2UL &lt;&lt; GPIO_CRH_CNF8_Pos)       </span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_Pos                    (6U)                              </span></div>
<div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5"> 1859</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_Msk                    (0x3UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l01860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378"> 1860</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9                        GPIO_CRH_CNF9_Msk                 </span></div>
<div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d"> 1861</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_0                      (0x1UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0"> 1862</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF9_1                      (0x2UL &lt;&lt; GPIO_CRH_CNF9_Pos)       </span></div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa"> 1865</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800"> 1866</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10                       GPIO_CRH_CNF10_Msk                </span></div>
<div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb"> 1867</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a"> 1868</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF10_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF10_Pos)      </span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_Pos                   (14U)                             </span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e"> 1871</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563"> 1872</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11                       GPIO_CRH_CNF11_Msk                </span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12"> 1873</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6"> 1874</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF11_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF11_Pos)      </span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_Pos                   (18U)                             </span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a"> 1877</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936"> 1878</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12                       GPIO_CRH_CNF12_Msk                </span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b"> 1879</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328"> 1880</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF12_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF12_Pos)      </span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_Pos                   (22U)                             </span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167"> 1883</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1"> 1884</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13                       GPIO_CRH_CNF13_Msk                </span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee"> 1885</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e"> 1886</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF13_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF13_Pos)      </span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_Pos                   (26U)                             </span></div>
<div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1"> 1889</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a"> 1890</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14                       GPIO_CRH_CNF14_Msk                </span></div>
<div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109"> 1891</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b"> 1892</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF14_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF14_Pos)      </span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_Pos                   (30U)                             </span></div>
<div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e"> 1895</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_Msk                   (0x3UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9"> 1896</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15                       GPIO_CRH_CNF15_Msk                </span></div>
<div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c"> 1897</a></span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_0                     (0x1UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">#define GPIO_CRH_CNF15_1                     (0x2UL &lt;&lt; GPIO_CRH_CNF15_Pos)      </span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b"> 1902</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR0_Pos)       </span></div>
<div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11"> 1903</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                        GPIO_IDR_IDR0_Msk                 </span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd"> 1905</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR1_Pos)       </span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019"> 1906</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1                        GPIO_IDR_IDR1_Msk                 </span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87"> 1908</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR2_Pos)       </span></div>
<div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4"> 1909</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2                        GPIO_IDR_IDR2_Msk                 </span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912"> 1911</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR3_Pos)       </span></div>
<div class="line"><a name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8"> 1912</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3                        GPIO_IDR_IDR3_Msk                 </span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l01914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467"> 1914</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR4_Pos)       </span></div>
<div class="line"><a name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7"> 1915</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4                        GPIO_IDR_IDR4_Msk                 </span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l01917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20"> 1917</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR5_Pos)       </span></div>
<div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26"> 1918</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5                        GPIO_IDR_IDR5_Msk                 </span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l01920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720"> 1920</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR6_Pos)       </span></div>
<div class="line"><a name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912"> 1921</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6                        GPIO_IDR_IDR6_Msk                 </span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9"> 1923</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR7_Pos)       </span></div>
<div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2"> 1924</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7                        GPIO_IDR_IDR7_Msk                 </span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76"> 1926</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR8_Pos)       </span></div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969"> 1927</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8                        GPIO_IDR_IDR8_Msk                 </span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l01929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776"> 1929</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9_Msk                    (0x1UL &lt;&lt; GPIO_IDR_IDR9_Pos)       </span></div>
<div class="line"><a name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253"> 1930</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9                        GPIO_IDR_IDR9_Msk                 </span></div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l01932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc"> 1932</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR10_Pos)      </span></div>
<div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9"> 1933</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10                       GPIO_IDR_IDR10_Msk                </span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd"> 1935</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR11_Pos)      </span></div>
<div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 1936</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11                       GPIO_IDR_IDR11_Msk                </span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l01938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444"> 1938</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR12_Pos)      </span></div>
<div class="line"><a name="l01939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18"> 1939</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12                       GPIO_IDR_IDR12_Msk                </span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l01941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a"> 1941</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR13_Pos)      </span></div>
<div class="line"><a name="l01942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00"> 1942</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13                       GPIO_IDR_IDR13_Msk                </span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l01944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5"> 1944</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR14_Pos)      </span></div>
<div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851"> 1945</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14                       GPIO_IDR_IDR14_Msk                </span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l01947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2"> 1947</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15_Msk                   (0x1UL &lt;&lt; GPIO_IDR_IDR15_Pos)      </span></div>
<div class="line"><a name="l01948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45"> 1948</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15                       GPIO_IDR_IDR15_Msk                </span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9"> 1952</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR0_Pos)       </span></div>
<div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51"> 1953</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                        GPIO_ODR_ODR0_Msk                 </span></div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l01955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c"> 1955</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR1_Pos)       </span></div>
<div class="line"><a name="l01956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e"> 1956</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1                        GPIO_ODR_ODR1_Msk                 </span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l01958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa"> 1958</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR2_Pos)       </span></div>
<div class="line"><a name="l01959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb"> 1959</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2                        GPIO_ODR_ODR2_Msk                 </span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e"> 1961</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR3_Pos)       </span></div>
<div class="line"><a name="l01962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2"> 1962</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3                        GPIO_ODR_ODR3_Msk                 </span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l01964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5"> 1964</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR4_Pos)       </span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2"> 1965</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4                        GPIO_ODR_ODR4_Msk                 </span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b"> 1967</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR5_Pos)       </span></div>
<div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd"> 1968</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5                        GPIO_ODR_ODR5_Msk                 </span></div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac"> 1970</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR6_Pos)       </span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230"> 1971</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6                        GPIO_ODR_ODR6_Msk                 </span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9"> 1973</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR7_Pos)       </span></div>
<div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c"> 1974</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7                        GPIO_ODR_ODR7_Msk                 </span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb"> 1976</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR8_Pos)       </span></div>
<div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377"> 1977</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8                        GPIO_ODR_ODR8_Msk                 </span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da"> 1979</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9_Msk                    (0x1UL &lt;&lt; GPIO_ODR_ODR9_Pos)       </span></div>
<div class="line"><a name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58"> 1980</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9                        GPIO_ODR_ODR9_Msk                 </span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053"> 1982</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR10_Pos)      </span></div>
<div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a"> 1983</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10                       GPIO_ODR_ODR10_Msk                </span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde"> 1985</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR11_Pos)      </span></div>
<div class="line"><a name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254"> 1986</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11                       GPIO_ODR_ODR11_Msk                </span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374"> 1988</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR12_Pos)      </span></div>
<div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0"> 1989</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12                       GPIO_ODR_ODR12_Msk                </span></div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252"> 1991</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR13_Pos)      </span></div>
<div class="line"><a name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d"> 1992</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13                       GPIO_ODR_ODR13_Msk                </span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f"> 1994</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR14_Pos)      </span></div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3"> 1995</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14                       GPIO_ODR_ODR14_Msk                </span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0"> 1997</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15_Msk                   (0x1UL &lt;&lt; GPIO_ODR_ODR15_Pos)      </span></div>
<div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab"> 1998</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15                       GPIO_ODR_ODR15_Msk                </span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 2002</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)       </span></div>
<div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 2003</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                        GPIO_BSRR_BS0_Msk                 </span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Pos                    (1U)                              </span></div>
<div class="line"><a name="l02005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 2005</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)       </span></div>
<div class="line"><a name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 2006</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                        GPIO_BSRR_BS1_Msk                 </span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Pos                    (2U)                              </span></div>
<div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 2008</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)       </span></div>
<div class="line"><a name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 2009</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                        GPIO_BSRR_BS2_Msk                 </span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Pos                    (3U)                              </span></div>
<div class="line"><a name="l02011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 2011</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)       </span></div>
<div class="line"><a name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 2012</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                        GPIO_BSRR_BS3_Msk                 </span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Pos                    (4U)                              </span></div>
<div class="line"><a name="l02014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 2014</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)       </span></div>
<div class="line"><a name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 2015</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                        GPIO_BSRR_BS4_Msk                 </span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Pos                    (5U)                              </span></div>
<div class="line"><a name="l02017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 2017</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)       </span></div>
<div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 2018</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                        GPIO_BSRR_BS5_Msk                 </span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Pos                    (6U)                              </span></div>
<div class="line"><a name="l02020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 2020</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)       </span></div>
<div class="line"><a name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 2021</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                        GPIO_BSRR_BS6_Msk                 </span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Pos                    (7U)                              </span></div>
<div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 2023</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)       </span></div>
<div class="line"><a name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 2024</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                        GPIO_BSRR_BS7_Msk                 </span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Pos                    (8U)                              </span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 2026</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)       </span></div>
<div class="line"><a name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 2027</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                        GPIO_BSRR_BS8_Msk                 </span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Pos                    (9U)                              </span></div>
<div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 2029</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)       </span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 2030</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                        GPIO_BSRR_BS9_Msk                 </span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Pos                   (10U)                             </span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 2032</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)      </span></div>
<div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 2033</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                       GPIO_BSRR_BS10_Msk                </span></div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Pos                   (11U)                             </span></div>
<div class="line"><a name="l02035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 2035</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)      </span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 2036</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                       GPIO_BSRR_BS11_Msk                </span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Pos                   (12U)                             </span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 2038</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)      </span></div>
<div class="line"><a name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 2039</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                       GPIO_BSRR_BS12_Msk                </span></div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Pos                   (13U)                             </span></div>
<div class="line"><a name="l02041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 2041</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)      </span></div>
<div class="line"><a name="l02042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 2042</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                       GPIO_BSRR_BS13_Msk                </span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Pos                   (14U)                             </span></div>
<div class="line"><a name="l02044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 2044</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)      </span></div>
<div class="line"><a name="l02045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 2045</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                       GPIO_BSRR_BS14_Msk                </span></div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Pos                   (15U)                             </span></div>
<div class="line"><a name="l02047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 2047</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)      </span></div>
<div class="line"><a name="l02048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 2048</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                       GPIO_BSRR_BS15_Msk                </span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Pos                    (16U)                             </span></div>
<div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 2051</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)       </span></div>
<div class="line"><a name="l02052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 2052</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                        GPIO_BSRR_BR0_Msk                 </span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Pos                    (17U)                             </span></div>
<div class="line"><a name="l02054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 2054</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)       </span></div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 2055</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                        GPIO_BSRR_BR1_Msk                 </span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Pos                    (18U)                             </span></div>
<div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 2057</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)       </span></div>
<div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 2058</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                        GPIO_BSRR_BR2_Msk                 </span></div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Pos                    (19U)                             </span></div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 2060</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)       </span></div>
<div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 2061</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                        GPIO_BSRR_BR3_Msk                 </span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Pos                    (20U)                             </span></div>
<div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 2063</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)       </span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 2064</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                        GPIO_BSRR_BR4_Msk                 </span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Pos                    (21U)                             </span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 2066</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)       </span></div>
<div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 2067</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                        GPIO_BSRR_BR5_Msk                 </span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Pos                    (22U)                             </span></div>
<div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 2069</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)       </span></div>
<div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 2070</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                        GPIO_BSRR_BR6_Msk                 </span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Pos                    (23U)                             </span></div>
<div class="line"><a name="l02072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 2072</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)       </span></div>
<div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 2073</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                        GPIO_BSRR_BR7_Msk                 </span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Pos                    (24U)                             </span></div>
<div class="line"><a name="l02075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 2075</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)       </span></div>
<div class="line"><a name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 2076</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                        GPIO_BSRR_BR8_Msk                 </span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Pos                    (25U)                             </span></div>
<div class="line"><a name="l02078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 2078</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9_Msk                    (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)       </span></div>
<div class="line"><a name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 2079</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                        GPIO_BSRR_BR9_Msk                 </span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Pos                   (26U)                             </span></div>
<div class="line"><a name="l02081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 2081</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)      </span></div>
<div class="line"><a name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 2082</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                       GPIO_BSRR_BR10_Msk                </span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Pos                   (27U)                             </span></div>
<div class="line"><a name="l02084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 2084</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)      </span></div>
<div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 2085</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                       GPIO_BSRR_BR11_Msk                </span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Pos                   (28U)                             </span></div>
<div class="line"><a name="l02087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 2087</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)      </span></div>
<div class="line"><a name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 2088</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                       GPIO_BSRR_BR12_Msk                </span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Pos                   (29U)                             </span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 2090</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)      </span></div>
<div class="line"><a name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 2091</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                       GPIO_BSRR_BR13_Msk                </span></div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Pos                   (30U)                             </span></div>
<div class="line"><a name="l02093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 2093</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)      </span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 2094</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                       GPIO_BSRR_BR14_Msk                </span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Pos                   (31U)                             </span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 2096</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15_Msk                   (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)      </span></div>
<div class="line"><a name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 2097</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                       GPIO_BSRR_BR15_Msk                </span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Pos                     (0U)                              </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f"> 2101</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)        </span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 2102</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                         GPIO_BRR_BR0_Msk                  </span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Pos                     (1U)                              </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454"> 2104</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)        </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 2105</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                         GPIO_BRR_BR1_Msk                  </span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Pos                     (2U)                              </span></div>
<div class="line"><a name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895"> 2107</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)        </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 2108</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                         GPIO_BRR_BR2_Msk                  </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Pos                     (3U)                              </span></div>
<div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64"> 2110</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)        </span></div>
<div class="line"><a name="l02111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 2111</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                         GPIO_BRR_BR3_Msk                  </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Pos                     (4U)                              </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803"> 2113</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)        </span></div>
<div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 2114</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                         GPIO_BRR_BR4_Msk                  </span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Pos                     (5U)                              </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e"> 2116</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)        </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 2117</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                         GPIO_BRR_BR5_Msk                  </span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Pos                     (6U)                              </span></div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc"> 2119</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)        </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 2120</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                         GPIO_BRR_BR6_Msk                  </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Pos                     (7U)                              </span></div>
<div class="line"><a name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0"> 2122</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)        </span></div>
<div class="line"><a name="l02123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 2123</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                         GPIO_BRR_BR7_Msk                  </span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Pos                     (8U)                              </span></div>
<div class="line"><a name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77"> 2125</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)        </span></div>
<div class="line"><a name="l02126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 2126</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                         GPIO_BRR_BR8_Msk                  </span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Pos                     (9U)                              </span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d"> 2128</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9_Msk                     (0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)        </span></div>
<div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 2129</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                         GPIO_BRR_BR9_Msk                  </span></div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Pos                    (10U)                             </span></div>
<div class="line"><a name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023"> 2131</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)       </span></div>
<div class="line"><a name="l02132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 2132</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                        GPIO_BRR_BR10_Msk                 </span></div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Pos                    (11U)                             </span></div>
<div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a"> 2134</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)       </span></div>
<div class="line"><a name="l02135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 2135</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                        GPIO_BRR_BR11_Msk                 </span></div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Pos                    (12U)                             </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca"> 2137</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)       </span></div>
<div class="line"><a name="l02138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 2138</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                        GPIO_BRR_BR12_Msk                 </span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Pos                    (13U)                             </span></div>
<div class="line"><a name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f"> 2140</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)       </span></div>
<div class="line"><a name="l02141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 2141</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                        GPIO_BRR_BR13_Msk                 </span></div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Pos                    (14U)                             </span></div>
<div class="line"><a name="l02143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724"> 2143</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)       </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 2144</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                        GPIO_BRR_BR14_Msk                 </span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Pos                    (15U)                             </span></div>
<div class="line"><a name="l02146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e"> 2146</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15_Msk                    (0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)       </span></div>
<div class="line"><a name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 2147</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                        GPIO_BRR_BR15_Msk                 </span></div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Pos                   (0U)                              </span></div>
<div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 2151</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)      </span></div>
<div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 2152</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       GPIO_LCKR_LCK0_Msk                </span></div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Pos                   (1U)                              </span></div>
<div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 2154</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)      </span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 2155</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       GPIO_LCKR_LCK1_Msk                </span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Pos                   (2U)                              </span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 2157</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)      </span></div>
<div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 2158</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       GPIO_LCKR_LCK2_Msk                </span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Pos                   (3U)                              </span></div>
<div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 2160</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)      </span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 2161</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       GPIO_LCKR_LCK3_Msk                </span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Pos                   (4U)                              </span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 2163</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)      </span></div>
<div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 2164</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       GPIO_LCKR_LCK4_Msk                </span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Pos                   (5U)                              </span></div>
<div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 2166</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)      </span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 2167</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       GPIO_LCKR_LCK5_Msk                </span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Pos                   (6U)                              </span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 2169</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)      </span></div>
<div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 2170</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       GPIO_LCKR_LCK6_Msk                </span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Pos                   (7U)                              </span></div>
<div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 2172</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)      </span></div>
<div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 2173</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       GPIO_LCKR_LCK7_Msk                </span></div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Pos                   (8U)                              </span></div>
<div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 2175</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)      </span></div>
<div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 2176</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       GPIO_LCKR_LCK8_Msk                </span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Pos                   (9U)                              </span></div>
<div class="line"><a name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 2178</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)      </span></div>
<div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 2179</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       GPIO_LCKR_LCK9_Msk                </span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Pos                  (10U)                             </span></div>
<div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 2181</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)     </span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 2182</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      GPIO_LCKR_LCK10_Msk               </span></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Pos                  (11U)                             </span></div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 2184</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)     </span></div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 2185</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      GPIO_LCKR_LCK11_Msk               </span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Pos                  (12U)                             </span></div>
<div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 2187</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)     </span></div>
<div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 2188</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      GPIO_LCKR_LCK12_Msk               </span></div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Pos                  (13U)                             </span></div>
<div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 2190</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)     </span></div>
<div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 2191</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      GPIO_LCKR_LCK13_Msk               </span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Pos                  (14U)                             </span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 2193</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)     </span></div>
<div class="line"><a name="l02194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 2194</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      GPIO_LCKR_LCK14_Msk               </span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Pos                  (15U)                             </span></div>
<div class="line"><a name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 2196</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15_Msk                  (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)     </span></div>
<div class="line"><a name="l02197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 2197</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      GPIO_LCKR_LCK15_Msk               </span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Pos                   (16U)                             </span></div>
<div class="line"><a name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 2199</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK_Msk                   (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)      </span></div>
<div class="line"><a name="l02200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 2200</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       GPIO_LCKR_LCKK_Msk                </span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160; </div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span></div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_Pos                    (0U)                              </span></div>
<div class="line"><a name="l02206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39"> 2206</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_Msk                    (0xFUL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676"> 2207</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN                        AFIO_EVCR_PIN_Msk                 </span></div>
<div class="line"><a name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8"> 2208</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_0                      (0x1UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"> 2209</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_1                      (0x2UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163"> 2210</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_2                      (0x4UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_3                      (0x8UL &lt;&lt; AFIO_EVCR_PIN_Pos)       </span></div>
<div class="line"><a name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93"> 2214</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    0x00000000U                       </span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1_Pos                (0U)                              </span></div>
<div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705"> 2216</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX1_Pos)   </span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9"> 2217</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    AFIO_EVCR_PIN_PX1_Msk             </span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2_Pos                (1U)                              </span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad"> 2219</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX2_Pos)   </span></div>
<div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7"> 2220</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    AFIO_EVCR_PIN_PX2_Msk             </span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3_Pos                (0U)                              </span></div>
<div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967"> 2222</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX3_Pos)   </span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227"> 2223</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    AFIO_EVCR_PIN_PX3_Msk             </span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4_Pos                (2U)                              </span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703"> 2225</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX4_Pos)   </span></div>
<div class="line"><a name="l02226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da"> 2226</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    AFIO_EVCR_PIN_PX4_Msk             </span></div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5_Pos                (0U)                              </span></div>
<div class="line"><a name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657"> 2228</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5_Msk                (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX5_Pos)   </span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013"> 2229</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    AFIO_EVCR_PIN_PX5_Msk             </span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6_Pos                (1U)                              </span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf"> 2231</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX6_Pos)   </span></div>
<div class="line"><a name="l02232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157"> 2232</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    AFIO_EVCR_PIN_PX6_Msk             </span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7_Pos                (0U)                              </span></div>
<div class="line"><a name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f"> 2234</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7_Msk                (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX7_Pos)   </span></div>
<div class="line"><a name="l02235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4"> 2235</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    AFIO_EVCR_PIN_PX7_Msk             </span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8_Pos                (3U)                              </span></div>
<div class="line"><a name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40"> 2237</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PIN_PX8_Pos)   </span></div>
<div class="line"><a name="l02238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b"> 2238</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    AFIO_EVCR_PIN_PX8_Msk             </span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9_Pos                (0U)                              </span></div>
<div class="line"><a name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d"> 2240</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9_Msk                (0x9UL &lt;&lt; AFIO_EVCR_PIN_PX9_Pos)   </span></div>
<div class="line"><a name="l02241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df"> 2241</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    AFIO_EVCR_PIN_PX9_Msk             </span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10_Pos               (1U)                              </span></div>
<div class="line"><a name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060"> 2243</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10_Msk               (0x5UL &lt;&lt; AFIO_EVCR_PIN_PX10_Pos)  </span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744"> 2244</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   AFIO_EVCR_PIN_PX10_Msk            </span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11_Pos               (0U)                              </span></div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974"> 2246</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11_Msk               (0xBUL &lt;&lt; AFIO_EVCR_PIN_PX11_Pos)  </span></div>
<div class="line"><a name="l02247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e"> 2247</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   AFIO_EVCR_PIN_PX11_Msk            </span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12_Pos               (2U)                              </span></div>
<div class="line"><a name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c"> 2249</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12_Msk               (0x3UL &lt;&lt; AFIO_EVCR_PIN_PX12_Pos)  </span></div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8"> 2250</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   AFIO_EVCR_PIN_PX12_Msk            </span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13_Pos               (0U)                              </span></div>
<div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea"> 2252</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13_Msk               (0xDUL &lt;&lt; AFIO_EVCR_PIN_PX13_Pos)  </span></div>
<div class="line"><a name="l02253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6"> 2253</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   AFIO_EVCR_PIN_PX13_Msk            </span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14_Pos               (1U)                              </span></div>
<div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea"> 2255</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14_Msk               (0x7UL &lt;&lt; AFIO_EVCR_PIN_PX14_Pos)  </span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643"> 2256</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   AFIO_EVCR_PIN_PX14_Msk            </span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15_Pos               (0U)                              </span></div>
<div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62"> 2258</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15_Msk               (0xFUL &lt;&lt; AFIO_EVCR_PIN_PX15_Pos)  </span></div>
<div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9"> 2259</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   AFIO_EVCR_PIN_PX15_Msk            </span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_Pos                   (4U)                              </span></div>
<div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2"> 2262</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_Msk                   (0x7UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6"> 2263</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT                       AFIO_EVCR_PORT_Msk                </span></div>
<div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6"> 2264</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_0                     (0x1UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb"> 2265</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_1                     (0x2UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_2                     (0x4UL &lt;&lt; AFIO_EVCR_PORT_Pos)      </span></div>
<div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3"> 2269</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PA                    0x00000000                        </span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB_Pos                (4U)                              </span></div>
<div class="line"><a name="l02271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7"> 2271</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PB_Pos)   </span></div>
<div class="line"><a name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef"> 2272</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB                    AFIO_EVCR_PORT_PB_Msk             </span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC_Pos                (5U)                              </span></div>
<div class="line"><a name="l02274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3"> 2274</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PC_Pos)   </span></div>
<div class="line"><a name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f"> 2275</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC                    AFIO_EVCR_PORT_PC_Msk             </span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD_Pos                (4U)                              </span></div>
<div class="line"><a name="l02277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc"> 2277</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD_Msk                (0x3UL &lt;&lt; AFIO_EVCR_PORT_PD_Pos)   </span></div>
<div class="line"><a name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d"> 2278</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD                    AFIO_EVCR_PORT_PD_Msk             </span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE_Pos                (6U)                              </span></div>
<div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308"> 2280</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE_Msk                (0x1UL &lt;&lt; AFIO_EVCR_PORT_PE_Pos)   </span></div>
<div class="line"><a name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a"> 2281</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE                    AFIO_EVCR_PORT_PE_Msk             </span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE_Pos                   (7U)                              </span></div>
<div class="line"><a name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80"> 2284</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE_Msk                   (0x1UL &lt;&lt; AFIO_EVCR_EVOE_Pos)      </span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79"> 2285</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE                       AFIO_EVCR_EVOE_Msk                </span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP_Pos             (0U)                              </span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94"> 2289</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_SPI1_REMAP_Pos) </span></div>
<div class="line"><a name="l02290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d"> 2290</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP                 AFIO_MAPR_SPI1_REMAP_Msk          </span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP_Pos             (1U)                              </span></div>
<div class="line"><a name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3"> 2292</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_I2C1_REMAP_Pos) </span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a"> 2293</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 AFIO_MAPR_I2C1_REMAP_Msk          </span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP_Pos           (2U)                              </span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a"> 2295</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR_USART1_REMAP_Pos) </span></div>
<div class="line"><a name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41"> 2296</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               AFIO_MAPR_USART1_REMAP_Msk        </span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP_Pos           (3U)                              </span></div>
<div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6"> 2298</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP_Msk           (0x1UL &lt;&lt; AFIO_MAPR_USART2_REMAP_Pos) </span></div>
<div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525"> 2299</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               AFIO_MAPR_USART2_REMAP_Msk        </span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_Pos           (4U)                              </span></div>
<div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga522ece5adc07e8c876834d1d93ee1aff"> 2302</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_Msk           (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4"> 2303</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               AFIO_MAPR_USART3_REMAP_Msk        </span></div>
<div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed"> 2304</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605"> 2305</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             (0x2UL &lt;&lt; AFIO_MAPR_USART3_REMAP_Pos) </span></div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="comment">/* USART3_REMAP configuration */</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151"> 2308</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       0x00000000U                          </span></div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)                           </span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaca8d2e026eb3493c3a046a0b47ebc7"> 2310</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28"> 2311</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)                              </span></div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d83da9435998f48ec69edb226df17cc"> 2313</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3UL &lt;&lt; AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd"> 2314</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_Pos             (6U)                              </span></div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092"> 2317</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a"> 2318</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 AFIO_MAPR_TIM1_REMAP_Msk          </span></div>
<div class="line"><a name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b"> 2319</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos) </span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa"> 2323</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)                             </span></div>
<div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f"> 2325</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408"> 2326</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos   (6U)                              </span></div>
<div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b"> 2328</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592"> 2329</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_Pos             (8U)                              </span></div>
<div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d"> 2332</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b"> 2333</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 AFIO_MAPR_TIM2_REMAP_Msk          </span></div>
<div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5"> 2334</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos) </span></div>
<div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc"> 2338</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)                            </span></div>
<div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c"> 2340</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) </span></div>
<div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a"> 2341</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk </span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)                            </span></div>
<div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87"> 2343</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) </span></div>
<div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df"> 2344</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk </span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos   (8U)                              </span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e"> 2346</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691"> 2347</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_Pos             (10U)                             </span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1"> 2350</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_Msk             (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c"> 2351</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 AFIO_MAPR_TIM3_REMAP_Msk          </span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8"> 2352</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               (0x2UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos) </span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38"> 2356</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         0x00000000U                          </span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)                            </span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef"> 2358</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) </span></div>
<div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c"> 2359</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk </span></div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos   (10U)                             </span></div>
<div class="line"><a name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad"> 2361</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk   (0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) </span></div>
<div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71"> 2362</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk </span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP_Pos             (12U)                             </span></div>
<div class="line"><a name="l02365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21e755b0d467ea3393e1fa15b918a5d1"> 2365</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_TIM4_REMAP_Pos) </span></div>
<div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277"> 2366</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 AFIO_MAPR_TIM4_REMAP_Msk          </span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP_Pos             (15U)                             </span></div>
<div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e"> 2370</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP_Msk             (0x1UL &lt;&lt; AFIO_MAPR_PD01_REMAP_Pos) </span></div>
<div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112"> 2371</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 AFIO_MAPR_PD01_REMAP_Msk          </span></div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP_Pos         (16U)                             </span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2078a9d139eea4ef30d2a9bc5fcc6c64"> 2373</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP_Msk         (0x1UL &lt;&lt; AFIO_MAPR_TIM5CH4_IREMAP_Pos) </span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             AFIO_MAPR_TIM5CH4_IREMAP_Msk      </span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_Pos                (24U)                             </span></div>
<div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424"> 2378</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_Msk                (0x7UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec"> 2379</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    AFIO_MAPR_SWJ_CFG_Msk             </span></div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172"> 2380</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361"> 2381</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  (0x2UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68"> 2382</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  (0x4UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)   </span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8"> 2384</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              0x00000000U                          </span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos       (24U)                             </span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065"> 2386</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk       (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) </span></div>
<div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b"> 2387</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk    </span></div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos    (25U)                             </span></div>
<div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d"> 2389</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk    (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) </span></div>
<div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04"> 2390</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk </span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE_Pos        (26U)                             </span></div>
<div class="line"><a name="l02392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90"> 2392</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE_Msk        (0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_DISABLE_Pos) </span></div>
<div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e"> 2393</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            AFIO_MAPR_SWJ_CFG_DISABLE_Msk     </span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_Pos               (0U)                              </span></div>
<div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3"> 2398</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI0_Pos)  </span></div>
<div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d"> 2399</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   AFIO_EXTICR1_EXTI0_Msk            </span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_Pos               (4U)                              </span></div>
<div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff"> 2401</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI1_Pos)  </span></div>
<div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf"> 2402</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   AFIO_EXTICR1_EXTI1_Msk            </span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_Pos               (8U)                              </span></div>
<div class="line"><a name="l02404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690"> 2404</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI2_Pos)  </span></div>
<div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539"> 2405</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   AFIO_EXTICR1_EXTI2_Msk            </span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_Pos               (12U)                             </span></div>
<div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9"> 2407</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_Msk               (0xFUL &lt;&lt; AFIO_EXTICR1_EXTI3_Pos)  </span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   AFIO_EXTICR1_EXTI3_Msk            </span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4"> 2411</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5"> 2413</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PB_Pos) </span></div>
<div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 2414</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                AFIO_EXTICR1_EXTI0_PB_Msk         </span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75"> 2416</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PC_Pos) </span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568"> 2417</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                AFIO_EXTICR1_EXTI0_PC_Msk         </span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d"> 2419</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PD_Pos) </span></div>
<div class="line"><a name="l02420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40"> 2420</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                AFIO_EXTICR1_EXTI0_PD_Msk         </span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c"> 2422</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PE_Pos) </span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc"> 2423</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                AFIO_EXTICR1_EXTI0_PE_Msk         </span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d"> 2425</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI0_PF_Pos) </span></div>
<div class="line"><a name="l02426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0"> 2426</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                AFIO_EXTICR1_EXTI0_PF_Msk         </span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2"> 2428</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PG_Pos) </span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                AFIO_EXTICR1_EXTI0_PG_Msk         </span></div>
<div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4"> 2432</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259"> 2434</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PB_Pos) </span></div>
<div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6"> 2435</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                AFIO_EXTICR1_EXTI1_PB_Msk         </span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0"> 2437</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PC_Pos) </span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383"> 2438</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                AFIO_EXTICR1_EXTI1_PC_Msk         </span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688"> 2440</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PD_Pos) </span></div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb"> 2441</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                AFIO_EXTICR1_EXTI1_PD_Msk         </span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2"> 2443</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PE_Pos) </span></div>
<div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f"> 2444</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                AFIO_EXTICR1_EXTI1_PE_Msk         </span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941"> 2446</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI1_PF_Pos) </span></div>
<div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50"> 2447</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                AFIO_EXTICR1_EXTI1_PF_Msk         </span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126"> 2449</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PG_Pos) </span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                AFIO_EXTICR1_EXTI1_PG_Msk         </span></div>
<div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e"> 2453</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB_Pos            (8U)                              </span></div>
<div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44"> 2455</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PB_Pos) </span></div>
<div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646"> 2456</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                AFIO_EXTICR1_EXTI2_PB_Msk         </span></div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC_Pos            (9U)                              </span></div>
<div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e"> 2458</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PC_Pos) </span></div>
<div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86"> 2459</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                AFIO_EXTICR1_EXTI2_PC_Msk         </span></div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD_Pos            (8U)                              </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5"> 2461</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PD_Pos) </span></div>
<div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce"> 2462</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                AFIO_EXTICR1_EXTI2_PD_Msk         </span></div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE_Pos            (10U)                             </span></div>
<div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492"> 2464</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PE_Pos) </span></div>
<div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880"> 2465</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                AFIO_EXTICR1_EXTI2_PE_Msk         </span></div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF_Pos            (8U)                              </span></div>
<div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35"> 2467</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI2_PF_Pos) </span></div>
<div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8"> 2468</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                AFIO_EXTICR1_EXTI2_PF_Msk         </span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG_Pos            (9U)                              </span></div>
<div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"> 2470</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PG_Pos) </span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                AFIO_EXTICR1_EXTI2_PG_Msk         </span></div>
<div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5"> 2474</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB_Pos            (12U)                             </span></div>
<div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d"> 2476</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PB_Pos) </span></div>
<div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2"> 2477</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                AFIO_EXTICR1_EXTI3_PB_Msk         </span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC_Pos            (13U)                             </span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9"> 2479</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PC_Pos) </span></div>
<div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e"> 2480</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                AFIO_EXTICR1_EXTI3_PC_Msk         </span></div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD_Pos            (12U)                             </span></div>
<div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c"> 2482</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PD_Pos) </span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb"> 2483</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                AFIO_EXTICR1_EXTI3_PD_Msk         </span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE_Pos            (14U)                             </span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031"> 2485</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PE_Pos) </span></div>
<div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a"> 2486</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                AFIO_EXTICR1_EXTI3_PE_Msk         </span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF_Pos            (12U)                             </span></div>
<div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec"> 2488</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR1_EXTI3_PF_Pos) </span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad"> 2489</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                AFIO_EXTICR1_EXTI3_PF_Msk         </span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG_Pos            (13U)                             </span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520"> 2491</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PG_Pos) </span></div>
<div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2"> 2492</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                AFIO_EXTICR1_EXTI3_PG_Msk         </span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_Pos               (0U)                              </span></div>
<div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90"> 2496</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI4_Pos)  </span></div>
<div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c"> 2497</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   AFIO_EXTICR2_EXTI4_Msk            </span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_Pos               (4U)                              </span></div>
<div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902"> 2499</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI5_Pos)  </span></div>
<div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a"> 2500</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   AFIO_EXTICR2_EXTI5_Msk            </span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_Pos               (8U)                              </span></div>
<div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2"> 2502</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI6_Pos)  </span></div>
<div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b"> 2503</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   AFIO_EXTICR2_EXTI6_Msk            </span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_Pos               (12U)                             </span></div>
<div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753"> 2505</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_Msk               (0xFUL &lt;&lt; AFIO_EXTICR2_EXTI7_Pos)  </span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   AFIO_EXTICR2_EXTI7_Msk            </span></div>
<div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e"> 2509</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e"> 2511</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PB_Pos) </span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172"> 2512</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                AFIO_EXTICR2_EXTI4_PB_Msk         </span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947"> 2514</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PC_Pos) </span></div>
<div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a"> 2515</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                AFIO_EXTICR2_EXTI4_PC_Msk         </span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2"> 2517</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PD_Pos) </span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d"> 2518</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                AFIO_EXTICR2_EXTI4_PD_Msk         </span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5"> 2520</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PE_Pos) </span></div>
<div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e"> 2521</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                AFIO_EXTICR2_EXTI4_PE_Msk         </span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03"> 2523</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI4_PF_Pos) </span></div>
<div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d"> 2524</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                AFIO_EXTICR2_EXTI4_PF_Msk         </span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd"> 2526</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PG_Pos) </span></div>
<div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a"> 2527</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                AFIO_EXTICR2_EXTI4_PG_Msk         </span></div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="comment">/* EXTI5 configuration */</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300"> 2530</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256"> 2532</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PB_Pos) </span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb"> 2533</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                AFIO_EXTICR2_EXTI5_PB_Msk         </span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266"> 2535</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PC_Pos) </span></div>
<div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422"> 2536</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                AFIO_EXTICR2_EXTI5_PC_Msk         </span></div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343"> 2538</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PD_Pos) </span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e"> 2539</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                AFIO_EXTICR2_EXTI5_PD_Msk         </span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a"> 2541</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PE_Pos) </span></div>
<div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58"> 2542</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                AFIO_EXTICR2_EXTI5_PE_Msk         </span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5"> 2544</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI5_PF_Pos) </span></div>
<div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9"> 2545</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                AFIO_EXTICR2_EXTI5_PF_Msk         </span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c"> 2547</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PG_Pos) </span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                AFIO_EXTICR2_EXTI5_PG_Msk         </span></div>
<div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e"> 2551</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB_Pos            (8U)                              </span></div>
<div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b"> 2553</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PB_Pos) </span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716"> 2554</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                AFIO_EXTICR2_EXTI6_PB_Msk         </span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC_Pos            (9U)                              </span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde"> 2556</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PC_Pos) </span></div>
<div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b"> 2557</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                AFIO_EXTICR2_EXTI6_PC_Msk         </span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD_Pos            (8U)                              </span></div>
<div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94"> 2559</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PD_Pos) </span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72"> 2560</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                AFIO_EXTICR2_EXTI6_PD_Msk         </span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE_Pos            (10U)                             </span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53"> 2562</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PE_Pos) </span></div>
<div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669"> 2563</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                AFIO_EXTICR2_EXTI6_PE_Msk         </span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF_Pos            (8U)                              </span></div>
<div class="line"><a name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d"> 2565</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI6_PF_Pos) </span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9"> 2566</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                AFIO_EXTICR2_EXTI6_PF_Msk         </span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG_Pos            (9U)                              </span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636"> 2568</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PG_Pos) </span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                AFIO_EXTICR2_EXTI6_PG_Msk         </span></div>
<div class="line"><a name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405"> 2572</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB_Pos            (12U)                             </span></div>
<div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11"> 2574</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PB_Pos) </span></div>
<div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79"> 2575</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                AFIO_EXTICR2_EXTI7_PB_Msk         </span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC_Pos            (13U)                             </span></div>
<div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd"> 2577</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PC_Pos) </span></div>
<div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e"> 2578</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                AFIO_EXTICR2_EXTI7_PC_Msk         </span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD_Pos            (12U)                             </span></div>
<div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71"> 2580</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PD_Pos) </span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769"> 2581</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                AFIO_EXTICR2_EXTI7_PD_Msk         </span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE_Pos            (14U)                             </span></div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b"> 2583</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PE_Pos) </span></div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5"> 2584</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                AFIO_EXTICR2_EXTI7_PE_Msk         </span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF_Pos            (12U)                             </span></div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8"> 2586</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR2_EXTI7_PF_Pos) </span></div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02"> 2587</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                AFIO_EXTICR2_EXTI7_PF_Msk         </span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG_Pos            (13U)                             </span></div>
<div class="line"><a name="l02589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0"> 2589</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PG_Pos) </span></div>
<div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea"> 2590</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                AFIO_EXTICR2_EXTI7_PG_Msk         </span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_Pos               (0U)                              </span></div>
<div class="line"><a name="l02594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa"> 2594</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_Msk               (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI8_Pos)  </span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42"> 2595</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   AFIO_EXTICR3_EXTI8_Msk            </span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_Pos               (4U)                              </span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417"> 2597</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_Msk               (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI9_Pos)  </span></div>
<div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee"> 2598</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   AFIO_EXTICR3_EXTI9_Msk            </span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_Pos              (8U)                              </span></div>
<div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970"> 2600</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_Msk              (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a"> 2601</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  AFIO_EXTICR3_EXTI10_Msk           </span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_Pos              (12U)                             </span></div>
<div class="line"><a name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9"> 2603</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_Msk              (0xFUL &lt;&lt; AFIO_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  AFIO_EXTICR3_EXTI11_Msk           </span></div>
<div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8"> 2607</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB_Pos            (0U)                              </span></div>
<div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b"> 2609</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PB_Pos) </span></div>
<div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86"> 2610</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                AFIO_EXTICR3_EXTI8_PB_Msk         </span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC_Pos            (1U)                              </span></div>
<div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45"> 2612</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PC_Pos) </span></div>
<div class="line"><a name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365"> 2613</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                AFIO_EXTICR3_EXTI8_PC_Msk         </span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD_Pos            (0U)                              </span></div>
<div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d"> 2615</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PD_Pos) </span></div>
<div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48"> 2616</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                AFIO_EXTICR3_EXTI8_PD_Msk         </span></div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE_Pos            (2U)                              </span></div>
<div class="line"><a name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5"> 2618</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PE_Pos) </span></div>
<div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208"> 2619</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                AFIO_EXTICR3_EXTI8_PE_Msk         </span></div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF_Pos            (0U)                              </span></div>
<div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8"> 2621</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI8_PF_Pos) </span></div>
<div class="line"><a name="l02622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9"> 2622</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                AFIO_EXTICR3_EXTI8_PF_Msk         </span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG_Pos            (1U)                              </span></div>
<div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b"> 2624</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PG_Pos) </span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                AFIO_EXTICR3_EXTI8_PG_Msk         </span></div>
<div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b"> 2628</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                0x00000000U                          </span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB_Pos            (4U)                              </span></div>
<div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071"> 2630</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PB_Pos) </span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464"> 2631</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                AFIO_EXTICR3_EXTI9_PB_Msk         </span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC_Pos            (5U)                              </span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d"> 2633</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PC_Pos) </span></div>
<div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6"> 2634</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                AFIO_EXTICR3_EXTI9_PC_Msk         </span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD_Pos            (4U)                              </span></div>
<div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3"> 2636</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PD_Pos) </span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458"> 2637</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                AFIO_EXTICR3_EXTI9_PD_Msk         </span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE_Pos            (6U)                              </span></div>
<div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109"> 2639</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE_Msk            (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PE_Pos) </span></div>
<div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f"> 2640</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                AFIO_EXTICR3_EXTI9_PE_Msk         </span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF_Pos            (4U)                              </span></div>
<div class="line"><a name="l02642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65"> 2642</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF_Msk            (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI9_PF_Pos) </span></div>
<div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7"> 2643</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                AFIO_EXTICR3_EXTI9_PF_Msk         </span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG_Pos            (5U)                              </span></div>
<div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde"> 2645</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG_Msk            (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PG_Pos) </span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                AFIO_EXTICR3_EXTI9_PG_Msk         </span></div>
<div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d"> 2649</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB_Pos           (8U)                              </span></div>
<div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b"> 2651</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PB_Pos) </span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551"> 2652</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               AFIO_EXTICR3_EXTI10_PB_Msk        </span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC_Pos           (9U)                              </span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9"> 2654</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PC_Pos) </span></div>
<div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c"> 2655</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               AFIO_EXTICR3_EXTI10_PC_Msk        </span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD_Pos           (8U)                              </span></div>
<div class="line"><a name="l02657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754"> 2657</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PD_Pos) </span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24"> 2658</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               AFIO_EXTICR3_EXTI10_PD_Msk        </span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE_Pos           (10U)                             </span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d"> 2660</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PE_Pos) </span></div>
<div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5"> 2661</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               AFIO_EXTICR3_EXTI10_PE_Msk        </span></div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF_Pos           (8U)                              </span></div>
<div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c"> 2663</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI10_PF_Pos) </span></div>
<div class="line"><a name="l02664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059"> 2664</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               AFIO_EXTICR3_EXTI10_PF_Msk        </span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG_Pos           (9U)                              </span></div>
<div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151"> 2666</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PG_Pos) </span></div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               AFIO_EXTICR3_EXTI10_PG_Msk        </span></div>
<div class="line"><a name="l02670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435"> 2670</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB_Pos           (12U)                             </span></div>
<div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df"> 2672</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PB_Pos) </span></div>
<div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa"> 2673</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               AFIO_EXTICR3_EXTI11_PB_Msk        </span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC_Pos           (13U)                             </span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30"> 2675</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PC_Pos) </span></div>
<div class="line"><a name="l02676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b"> 2676</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               AFIO_EXTICR3_EXTI11_PC_Msk        </span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD_Pos           (12U)                             </span></div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c"> 2678</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PD_Pos) </span></div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f"> 2679</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               AFIO_EXTICR3_EXTI11_PD_Msk        </span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE_Pos           (14U)                             </span></div>
<div class="line"><a name="l02681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f"> 2681</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PE_Pos) </span></div>
<div class="line"><a name="l02682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07"> 2682</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               AFIO_EXTICR3_EXTI11_PE_Msk        </span></div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF_Pos           (12U)                             </span></div>
<div class="line"><a name="l02684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9"> 2684</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR3_EXTI11_PF_Pos) </span></div>
<div class="line"><a name="l02685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74"> 2685</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               AFIO_EXTICR3_EXTI11_PF_Msk        </span></div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG_Pos           (13U)                             </span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d"> 2687</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PG_Pos) </span></div>
<div class="line"><a name="l02688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6"> 2688</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               AFIO_EXTICR3_EXTI11_PG_Msk        </span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_Pos              (0U)                              </span></div>
<div class="line"><a name="l02692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1"> 2692</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a name="l02693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de"> 2693</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  AFIO_EXTICR4_EXTI12_Msk           </span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_Pos              (4U)                              </span></div>
<div class="line"><a name="l02695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62"> 2695</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2"> 2696</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  AFIO_EXTICR4_EXTI13_Msk           </span></div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_Pos              (8U)                              </span></div>
<div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c"> 2698</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88"> 2699</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  AFIO_EXTICR4_EXTI14_Msk           </span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_Pos              (12U)                             </span></div>
<div class="line"><a name="l02701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167"> 2701</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_Msk              (0xFUL &lt;&lt; AFIO_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a name="l02702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae"> 2702</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  AFIO_EXTICR4_EXTI15_Msk           </span></div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">/* EXTI12 configuration */</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424"> 2705</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB_Pos           (0U)                              </span></div>
<div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b"> 2707</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PB_Pos) </span></div>
<div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b"> 2708</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               AFIO_EXTICR4_EXTI12_PB_Msk        </span></div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC_Pos           (1U)                              </span></div>
<div class="line"><a name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d"> 2710</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PC_Pos) </span></div>
<div class="line"><a name="l02711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b"> 2711</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               AFIO_EXTICR4_EXTI12_PC_Msk        </span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD_Pos           (0U)                              </span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13"> 2713</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PD_Pos) </span></div>
<div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2"> 2714</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               AFIO_EXTICR4_EXTI12_PD_Msk        </span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE_Pos           (2U)                              </span></div>
<div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad"> 2716</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PE_Pos) </span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62"> 2717</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               AFIO_EXTICR4_EXTI12_PE_Msk        </span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF_Pos           (0U)                              </span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd"> 2719</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI12_PF_Pos) </span></div>
<div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266"> 2720</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               AFIO_EXTICR4_EXTI12_PF_Msk        </span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG_Pos           (1U)                              </span></div>
<div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246"> 2722</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PG_Pos) </span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2"> 2723</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               AFIO_EXTICR4_EXTI12_PG_Msk        </span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="comment">/* EXTI13 configuration */</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8"> 2726</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB_Pos           (4U)                              </span></div>
<div class="line"><a name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f"> 2728</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PB_Pos) </span></div>
<div class="line"><a name="l02729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772"> 2729</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               AFIO_EXTICR4_EXTI13_PB_Msk        </span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC_Pos           (5U)                              </span></div>
<div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2"> 2731</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PC_Pos) </span></div>
<div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8"> 2732</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               AFIO_EXTICR4_EXTI13_PC_Msk        </span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD_Pos           (4U)                              </span></div>
<div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083"> 2734</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PD_Pos) </span></div>
<div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3"> 2735</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               AFIO_EXTICR4_EXTI13_PD_Msk        </span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE_Pos           (6U)                              </span></div>
<div class="line"><a name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53"> 2737</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PE_Pos) </span></div>
<div class="line"><a name="l02738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124"> 2738</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               AFIO_EXTICR4_EXTI13_PE_Msk        </span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF_Pos           (4U)                              </span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d"> 2740</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI13_PF_Pos) </span></div>
<div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962"> 2741</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               AFIO_EXTICR4_EXTI13_PF_Msk        </span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG_Pos           (5U)                              </span></div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496"> 2743</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PG_Pos) </span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               AFIO_EXTICR4_EXTI13_PG_Msk        </span></div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275"> 2747</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB_Pos           (8U)                              </span></div>
<div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c"> 2749</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PB_Pos) </span></div>
<div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2"> 2750</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               AFIO_EXTICR4_EXTI14_PB_Msk        </span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC_Pos           (9U)                              </span></div>
<div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee"> 2752</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PC_Pos) </span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae"> 2753</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               AFIO_EXTICR4_EXTI14_PC_Msk        </span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD_Pos           (8U)                              </span></div>
<div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1"> 2755</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PD_Pos) </span></div>
<div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"> 2756</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               AFIO_EXTICR4_EXTI14_PD_Msk        </span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE_Pos           (10U)                             </span></div>
<div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d"> 2758</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PE_Pos) </span></div>
<div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80"> 2759</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               AFIO_EXTICR4_EXTI14_PE_Msk        </span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF_Pos           (8U)                              </span></div>
<div class="line"><a name="l02761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6"> 2761</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI14_PF_Pos) </span></div>
<div class="line"><a name="l02762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41"> 2762</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               AFIO_EXTICR4_EXTI14_PF_Msk        </span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG_Pos           (9U)                              </span></div>
<div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390"> 2764</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PG_Pos) </span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               AFIO_EXTICR4_EXTI14_PG_Msk        </span></div>
<div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5"> 2768</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               0x00000000U                          </span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB_Pos           (12U)                             </span></div>
<div class="line"><a name="l02770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d"> 2770</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PB_Pos) </span></div>
<div class="line"><a name="l02771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8"> 2771</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               AFIO_EXTICR4_EXTI15_PB_Msk        </span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC_Pos           (13U)                             </span></div>
<div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383"> 2773</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PC_Pos) </span></div>
<div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1"> 2774</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               AFIO_EXTICR4_EXTI15_PC_Msk        </span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD_Pos           (12U)                             </span></div>
<div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef"> 2776</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PD_Pos) </span></div>
<div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd"> 2777</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               AFIO_EXTICR4_EXTI15_PD_Msk        </span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE_Pos           (14U)                             </span></div>
<div class="line"><a name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed"> 2779</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE_Msk           (0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PE_Pos) </span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15"> 2780</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               AFIO_EXTICR4_EXTI15_PE_Msk        </span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF_Pos           (12U)                             </span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6"> 2782</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF_Msk           (0x5UL &lt;&lt; AFIO_EXTICR4_EXTI15_PF_Pos) </span></div>
<div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d"> 2783</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               AFIO_EXTICR4_EXTI15_PF_Msk        </span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG_Pos           (13U)                             </span></div>
<div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75"> 2785</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG_Msk           (0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PG_Pos) </span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3"> 2786</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               AFIO_EXTICR4_EXTI15_PG_Msk        </span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160; </div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160; </div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP_Pos       (10U)                             </span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21268bd5dbaf18ec76a1ab75d97e3fc7"> 2792</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP_Msk       (0x1UL &lt;&lt; AFIO_MAPR2_FSMC_NADV_REMAP_Pos) </span></div>
<div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02f3d4d881b9d3e7049f44c9b2696aaa"> 2793</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           AFIO_MAPR2_FSMC_NADV_REMAP_Msk    </span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160; </div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Pos                    (0U)                               </span></div>
<div class="line"><a name="l02803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 2803</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)         </span></div>
<div class="line"><a name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 2804</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR0                        EXTI_IMR_MR0_Msk                   </span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 2806</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)         </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 2807</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR1                        EXTI_IMR_MR1_Msk                   </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Pos                    (2U)                               </span></div>
<div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 2809</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)         </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 2810</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR2                        EXTI_IMR_MR2_Msk                   </span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Pos                    (3U)                               </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 2812</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)         </span></div>
<div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 2813</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR3                        EXTI_IMR_MR3_Msk                   </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Pos                    (4U)                               </span></div>
<div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 2815</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)         </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 2816</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR4                        EXTI_IMR_MR4_Msk                   </span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Pos                    (5U)                               </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 2818</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)         </span></div>
<div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 2819</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR5                        EXTI_IMR_MR5_Msk                   </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Pos                    (6U)                               </span></div>
<div class="line"><a name="l02821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 2821</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)         </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 2822</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR6                        EXTI_IMR_MR6_Msk                   </span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Pos                    (7U)                               </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 2824</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)         </span></div>
<div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 2825</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR7                        EXTI_IMR_MR7_Msk                   </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Pos                    (8U)                               </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 2827</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)         </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 2828</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR8                        EXTI_IMR_MR8_Msk                   </span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Pos                    (9U)                               </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 2830</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9_Msk                    (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)         </span></div>
<div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 2831</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR9                        EXTI_IMR_MR9_Msk                   </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Pos                   (10U)                              </span></div>
<div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 2833</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)        </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 2834</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR10                       EXTI_IMR_MR10_Msk                  </span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Pos                   (11U)                              </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 2836</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)        </span></div>
<div class="line"><a name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 2837</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR11                       EXTI_IMR_MR11_Msk                  </span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Pos                   (12U)                              </span></div>
<div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 2839</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)        </span></div>
<div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 2840</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR12                       EXTI_IMR_MR12_Msk                  </span></div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Pos                   (13U)                              </span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 2842</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)        </span></div>
<div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 2843</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR13                       EXTI_IMR_MR13_Msk                  </span></div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Pos                   (14U)                              </span></div>
<div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 2845</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)        </span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 2846</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR14                       EXTI_IMR_MR14_Msk                  </span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Pos                   (15U)                              </span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 2848</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)        </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 2849</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR15                       EXTI_IMR_MR15_Msk                  </span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Pos                   (16U)                              </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 2851</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)        </span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 2852</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR16                       EXTI_IMR_MR16_Msk                  </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Pos                   (17U)                              </span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 2854</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)        </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 2855</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR17                       EXTI_IMR_MR17_Msk                  </span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Pos                   (18U)                              </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 2857</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18_Msk                   (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)        </span></div>
<div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 2858</a></span>&#160;<span class="preprocessor">#define EXTI_IMR_MR18                       EXTI_IMR_MR18_Msk                  </span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM0 EXTI_IMR_MR0</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM1 EXTI_IMR_MR1</span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM2 EXTI_IMR_MR2</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM3 EXTI_IMR_MR3</span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM4 EXTI_IMR_MR4</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM5 EXTI_IMR_MR5</span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM6 EXTI_IMR_MR6</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM7 EXTI_IMR_MR7</span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM8 EXTI_IMR_MR8</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM9 EXTI_IMR_MR9</span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM10 EXTI_IMR_MR10</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM11 EXTI_IMR_MR11</span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM12 EXTI_IMR_MR12</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM13 EXTI_IMR_MR13</span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM14 EXTI_IMR_MR14</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM15 EXTI_IMR_MR15</span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM16 EXTI_IMR_MR16</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM17 EXTI_IMR_MR17</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM18 EXTI_IMR_MR18</span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 2880</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_IM   0x0007FFFFU        </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Pos                    (0U)                               </span></div>
<div class="line"><a name="l02884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 2884</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)         </span></div>
<div class="line"><a name="l02885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 2885</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR0                        EXTI_EMR_MR0_Msk                   </span></div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l02887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 2887</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)         </span></div>
<div class="line"><a name="l02888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 2888</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR1                        EXTI_EMR_MR1_Msk                   </span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Pos                    (2U)                               </span></div>
<div class="line"><a name="l02890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 2890</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)         </span></div>
<div class="line"><a name="l02891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 2891</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR2                        EXTI_EMR_MR2_Msk                   </span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Pos                    (3U)                               </span></div>
<div class="line"><a name="l02893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 2893</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)         </span></div>
<div class="line"><a name="l02894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 2894</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR3                        EXTI_EMR_MR3_Msk                   </span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Pos                    (4U)                               </span></div>
<div class="line"><a name="l02896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 2896</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)         </span></div>
<div class="line"><a name="l02897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 2897</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR4                        EXTI_EMR_MR4_Msk                   </span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Pos                    (5U)                               </span></div>
<div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 2899</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)         </span></div>
<div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 2900</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR5                        EXTI_EMR_MR5_Msk                   </span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Pos                    (6U)                               </span></div>
<div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 2902</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)         </span></div>
<div class="line"><a name="l02903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 2903</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR6                        EXTI_EMR_MR6_Msk                   </span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Pos                    (7U)                               </span></div>
<div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 2905</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)         </span></div>
<div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 2906</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR7                        EXTI_EMR_MR7_Msk                   </span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Pos                    (8U)                               </span></div>
<div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 2908</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)         </span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 2909</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR8                        EXTI_EMR_MR8_Msk                   </span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Pos                    (9U)                               </span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 2911</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9_Msk                    (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)         </span></div>
<div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 2912</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR9                        EXTI_EMR_MR9_Msk                   </span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Pos                   (10U)                              </span></div>
<div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 2914</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)        </span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2915</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR10                       EXTI_EMR_MR10_Msk                  </span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Pos                   (11U)                              </span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 2917</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)        </span></div>
<div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2918</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR11                       EXTI_EMR_MR11_Msk                  </span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Pos                   (12U)                              </span></div>
<div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 2920</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)        </span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 2921</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR12                       EXTI_EMR_MR12_Msk                  </span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Pos                   (13U)                              </span></div>
<div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 2923</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)        </span></div>
<div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2924</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR13                       EXTI_EMR_MR13_Msk                  </span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Pos                   (14U)                              </span></div>
<div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 2926</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)        </span></div>
<div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2927</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR14                       EXTI_EMR_MR14_Msk                  </span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Pos                   (15U)                              </span></div>
<div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 2929</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)        </span></div>
<div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2930</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR15                       EXTI_EMR_MR15_Msk                  </span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Pos                   (16U)                              </span></div>
<div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 2932</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)        </span></div>
<div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 2933</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR16                       EXTI_EMR_MR16_Msk                  </span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Pos                   (17U)                              </span></div>
<div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 2935</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)        </span></div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2936</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR17                       EXTI_EMR_MR17_Msk                  </span></div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Pos                   (18U)                              </span></div>
<div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 2938</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18_Msk                   (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)        </span></div>
<div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 2939</a></span>&#160;<span class="preprocessor">#define EXTI_EMR_MR18                       EXTI_EMR_MR18_Msk                  </span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM0 EXTI_EMR_MR0</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM1 EXTI_EMR_MR1</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM2 EXTI_EMR_MR2</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM3 EXTI_EMR_MR3</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM4 EXTI_EMR_MR4</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM5 EXTI_EMR_MR5</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM6 EXTI_EMR_MR6</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM7 EXTI_EMR_MR7</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM8 EXTI_EMR_MR8</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM9 EXTI_EMR_MR9</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM10 EXTI_EMR_MR10</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM11 EXTI_EMR_MR11</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM12 EXTI_EMR_MR12</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM13 EXTI_EMR_MR13</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM14 EXTI_EMR_MR14</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM15 EXTI_EMR_MR15</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM16 EXTI_EMR_MR16</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM17 EXTI_EMR_MR17</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">#define  EXTI_EMR_EM18 EXTI_EMR_MR18</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160; </div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 2964</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)        </span></div>
<div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2965</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR0                       EXTI_RTSR_TR0_Msk                  </span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 2967</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)        </span></div>
<div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2968</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR1                       EXTI_RTSR_TR1_Msk                  </span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 2970</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)        </span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2971</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR2                       EXTI_RTSR_TR2_Msk                  </span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 2973</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)        </span></div>
<div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2974</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR3                       EXTI_RTSR_TR3_Msk                  </span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 2976</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)        </span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2977</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR4                       EXTI_RTSR_TR4_Msk                  </span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 2979</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)        </span></div>
<div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2980</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR5                       EXTI_RTSR_TR5_Msk                  </span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 2982</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)        </span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2983</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR6                       EXTI_RTSR_TR6_Msk                  </span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 2985</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)        </span></div>
<div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2986</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR7                       EXTI_RTSR_TR7_Msk                  </span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 2988</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)        </span></div>
<div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2989</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR8                       EXTI_RTSR_TR8_Msk                  </span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l02991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 2991</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9_Msk                   (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)        </span></div>
<div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2992</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR9                       EXTI_RTSR_TR9_Msk                  </span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Pos                  (10U)                              </span></div>
<div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 2994</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)       </span></div>
<div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2995</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR10                      EXTI_RTSR_TR10_Msk                 </span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Pos                  (11U)                              </span></div>
<div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 2997</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)       </span></div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2998</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR11                      EXTI_RTSR_TR11_Msk                 </span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 3000</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)       </span></div>
<div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 3001</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR12                      EXTI_RTSR_TR12_Msk                 </span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Pos                  (13U)                              </span></div>
<div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 3003</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)       </span></div>
<div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 3004</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR13                      EXTI_RTSR_TR13_Msk                 </span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Pos                  (14U)                              </span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 3006</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)       </span></div>
<div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 3007</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR14                      EXTI_RTSR_TR14_Msk                 </span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Pos                  (15U)                              </span></div>
<div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 3009</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)       </span></div>
<div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 3010</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR15                      EXTI_RTSR_TR15_Msk                 </span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 3012</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)       </span></div>
<div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 3013</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR16                      EXTI_RTSR_TR16_Msk                 </span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 3015</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)       </span></div>
<div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 3016</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR17                      EXTI_RTSR_TR17_Msk                 </span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Pos                  (18U)                              </span></div>
<div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 3018</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18_Msk                  (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)       </span></div>
<div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 3019</a></span>&#160;<span class="preprocessor">#define EXTI_RTSR_TR18                      EXTI_RTSR_TR18_Msk                 </span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT0 EXTI_RTSR_TR0</span></div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT1 EXTI_RTSR_TR1</span></div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT2 EXTI_RTSR_TR2</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT3 EXTI_RTSR_TR3</span></div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT4 EXTI_RTSR_TR4</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT5 EXTI_RTSR_TR5</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT6 EXTI_RTSR_TR6</span></div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT7 EXTI_RTSR_TR7</span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT8 EXTI_RTSR_TR8</span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT9 EXTI_RTSR_TR9</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT10 EXTI_RTSR_TR10</span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT11 EXTI_RTSR_TR11</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT12 EXTI_RTSR_TR12</span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT13 EXTI_RTSR_TR13</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT14 EXTI_RTSR_TR14</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT15 EXTI_RTSR_TR15</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT16 EXTI_RTSR_TR16</span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT17 EXTI_RTSR_TR17</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define  EXTI_RTSR_RT18 EXTI_RTSR_TR18</span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160; </div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 3044</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)        </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 3045</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR0                       EXTI_FTSR_TR0_Msk                  </span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 3047</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)        </span></div>
<div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 3048</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR1                       EXTI_FTSR_TR1_Msk                  </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 3050</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)        </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 3051</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR2                       EXTI_FTSR_TR2_Msk                  </span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 3053</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)        </span></div>
<div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 3054</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR3                       EXTI_FTSR_TR3_Msk                  </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 3056</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)        </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 3057</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR4                       EXTI_FTSR_TR4_Msk                  </span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 3059</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)        </span></div>
<div class="line"><a name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 3060</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR5                       EXTI_FTSR_TR5_Msk                  </span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 3062</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)        </span></div>
<div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 3063</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR6                       EXTI_FTSR_TR6_Msk                  </span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 3065</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)        </span></div>
<div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 3066</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR7                       EXTI_FTSR_TR7_Msk                  </span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 3068</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)        </span></div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 3069</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR8                       EXTI_FTSR_TR8_Msk                  </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 3071</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9_Msk                   (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)        </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 3072</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR9                       EXTI_FTSR_TR9_Msk                  </span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Pos                  (10U)                              </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 3074</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)       </span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 3075</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR10                      EXTI_FTSR_TR10_Msk                 </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Pos                  (11U)                              </span></div>
<div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 3077</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)       </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 3078</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR11                      EXTI_FTSR_TR11_Msk                 </span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 3080</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)       </span></div>
<div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 3081</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR12                      EXTI_FTSR_TR12_Msk                 </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Pos                  (13U)                              </span></div>
<div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 3083</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)       </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 3084</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR13                      EXTI_FTSR_TR13_Msk                 </span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Pos                  (14U)                              </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 3086</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)       </span></div>
<div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 3087</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR14                      EXTI_FTSR_TR14_Msk                 </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Pos                  (15U)                              </span></div>
<div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 3089</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)       </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 3090</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR15                      EXTI_FTSR_TR15_Msk                 </span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 3092</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)       </span></div>
<div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 3093</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR16                      EXTI_FTSR_TR16_Msk                 </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 3095</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)       </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 3096</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR17                      EXTI_FTSR_TR17_Msk                 </span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Pos                  (18U)                              </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 3098</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18_Msk                  (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)       </span></div>
<div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 3099</a></span>&#160;<span class="preprocessor">#define EXTI_FTSR_TR18                      EXTI_FTSR_TR18_Msk                 </span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT0 EXTI_FTSR_TR0</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT1 EXTI_FTSR_TR1</span></div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT2 EXTI_FTSR_TR2</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT3 EXTI_FTSR_TR3</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT4 EXTI_FTSR_TR4</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT5 EXTI_FTSR_TR5</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT6 EXTI_FTSR_TR6</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT7 EXTI_FTSR_TR7</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT8 EXTI_FTSR_TR8</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT9 EXTI_FTSR_TR9</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT10 EXTI_FTSR_TR10</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT11 EXTI_FTSR_TR11</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT12 EXTI_FTSR_TR12</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT13 EXTI_FTSR_TR13</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT14 EXTI_FTSR_TR14</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT15 EXTI_FTSR_TR15</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT16 EXTI_FTSR_TR16</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT17 EXTI_FTSR_TR17</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define  EXTI_FTSR_FT18 EXTI_FTSR_TR18</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160; </div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos               (0U)                               </span></div>
<div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 3124</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)    </span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 3125</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER0                   EXTI_SWIER_SWIER0_Msk              </span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos               (1U)                               </span></div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 3127</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)    </span></div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 3128</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER1                   EXTI_SWIER_SWIER1_Msk              </span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos               (2U)                               </span></div>
<div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 3130</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)    </span></div>
<div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 3131</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER2                   EXTI_SWIER_SWIER2_Msk              </span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos               (3U)                               </span></div>
<div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 3133</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)    </span></div>
<div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 3134</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER3                   EXTI_SWIER_SWIER3_Msk              </span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos               (4U)                               </span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 3136</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)    </span></div>
<div class="line"><a name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 3137</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER4                   EXTI_SWIER_SWIER4_Msk              </span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos               (5U)                               </span></div>
<div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 3139</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)    </span></div>
<div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 3140</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER5                   EXTI_SWIER_SWIER5_Msk              </span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos               (6U)                               </span></div>
<div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 3142</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)    </span></div>
<div class="line"><a name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 3143</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER6                   EXTI_SWIER_SWIER6_Msk              </span></div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos               (7U)                               </span></div>
<div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 3145</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)    </span></div>
<div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 3146</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER7                   EXTI_SWIER_SWIER7_Msk              </span></div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos               (8U)                               </span></div>
<div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 3148</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)    </span></div>
<div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 3149</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER8                   EXTI_SWIER_SWIER8_Msk              </span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos               (9U)                               </span></div>
<div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 3151</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk               (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)    </span></div>
<div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 3152</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER9                   EXTI_SWIER_SWIER9_Msk              </span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos              (10U)                              </span></div>
<div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 3154</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)   </span></div>
<div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 3155</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER10                  EXTI_SWIER_SWIER10_Msk             </span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos              (11U)                              </span></div>
<div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 3157</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)   </span></div>
<div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 3158</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER11                  EXTI_SWIER_SWIER11_Msk             </span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos              (12U)                              </span></div>
<div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 3160</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)   </span></div>
<div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 3161</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER12                  EXTI_SWIER_SWIER12_Msk             </span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos              (13U)                              </span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 3163</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)   </span></div>
<div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 3164</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER13                  EXTI_SWIER_SWIER13_Msk             </span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos              (14U)                              </span></div>
<div class="line"><a name="l03166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 3166</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)   </span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 3167</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER14                  EXTI_SWIER_SWIER14_Msk             </span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos              (15U)                              </span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 3169</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)   </span></div>
<div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 3170</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER15                  EXTI_SWIER_SWIER15_Msk             </span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos              (16U)                              </span></div>
<div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 3172</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)   </span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 3173</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER16                  EXTI_SWIER_SWIER16_Msk             </span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos              (17U)                              </span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 3175</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)   </span></div>
<div class="line"><a name="l03176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 3176</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER17                  EXTI_SWIER_SWIER17_Msk             </span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos              (18U)                              </span></div>
<div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 3178</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk              (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)   </span></div>
<div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 3179</a></span>&#160;<span class="preprocessor">#define EXTI_SWIER_SWIER18                  EXTI_SWIER_SWIER18_Msk             </span></div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1</span></div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2</span></div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5</span></div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6</span></div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7</span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10</span></div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11</span></div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12</span></div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13</span></div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14</span></div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160; </div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 3204</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)          </span></div>
<div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 3205</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR0                         EXTI_PR_PR0_Msk                    </span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Pos                     (1U)                               </span></div>
<div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 3207</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)          </span></div>
<div class="line"><a name="l03208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 3208</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR1                         EXTI_PR_PR1_Msk                    </span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 3210</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)          </span></div>
<div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 3211</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR2                         EXTI_PR_PR2_Msk                    </span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Pos                     (3U)                               </span></div>
<div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 3213</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)          </span></div>
<div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 3214</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR3                         EXTI_PR_PR3_Msk                    </span></div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 3216</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)          </span></div>
<div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 3217</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR4                         EXTI_PR_PR4_Msk                    </span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Pos                     (5U)                               </span></div>
<div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 3219</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)          </span></div>
<div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 3220</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR5                         EXTI_PR_PR5_Msk                    </span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Pos                     (6U)                               </span></div>
<div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 3222</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)          </span></div>
<div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 3223</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR6                         EXTI_PR_PR6_Msk                    </span></div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Pos                     (7U)                               </span></div>
<div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 3225</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)          </span></div>
<div class="line"><a name="l03226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 3226</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR7                         EXTI_PR_PR7_Msk                    </span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Pos                     (8U)                               </span></div>
<div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 3228</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)          </span></div>
<div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 3229</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR8                         EXTI_PR_PR8_Msk                    </span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Pos                     (9U)                               </span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 3231</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9_Msk                     (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)          </span></div>
<div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 3232</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR9                         EXTI_PR_PR9_Msk                    </span></div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Pos                    (10U)                              </span></div>
<div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 3234</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)         </span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 3235</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR10                        EXTI_PR_PR10_Msk                   </span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Pos                    (11U)                              </span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 3237</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)         </span></div>
<div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 3238</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR11                        EXTI_PR_PR11_Msk                   </span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Pos                    (12U)                              </span></div>
<div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 3240</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)         </span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 3241</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR12                        EXTI_PR_PR12_Msk                   </span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Pos                    (13U)                              </span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 3243</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)         </span></div>
<div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 3244</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR13                        EXTI_PR_PR13_Msk                   </span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Pos                    (14U)                              </span></div>
<div class="line"><a name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 3246</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)         </span></div>
<div class="line"><a name="l03247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 3247</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR14                        EXTI_PR_PR14_Msk                   </span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Pos                    (15U)                              </span></div>
<div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 3249</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)         </span></div>
<div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 3250</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR15                        EXTI_PR_PR15_Msk                   </span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Pos                    (16U)                              </span></div>
<div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 3252</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)         </span></div>
<div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 3253</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR16                        EXTI_PR_PR16_Msk                   </span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Pos                    (17U)                              </span></div>
<div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 3255</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)         </span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 3256</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR17                        EXTI_PR_PR17_Msk                   </span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Pos                    (18U)                              </span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 3258</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18_Msk                    (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)         </span></div>
<div class="line"><a name="l03259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 3259</a></span>&#160;<span class="preprocessor">#define EXTI_PR_PR18                        EXTI_PR_PR18_Msk                   </span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">/* References Defines */</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF0 EXTI_PR_PR0</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF1 EXTI_PR_PR1</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF2 EXTI_PR_PR2</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF3 EXTI_PR_PR3</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF4 EXTI_PR_PR4</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF5 EXTI_PR_PR5</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF6 EXTI_PR_PR6</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF7 EXTI_PR_PR7</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF8 EXTI_PR_PR8</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF9 EXTI_PR_PR9</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF10 EXTI_PR_PR10</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF11 EXTI_PR_PR11</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF12 EXTI_PR_PR12</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF13 EXTI_PR_PR13</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF14 EXTI_PR_PR14</span></div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF15 EXTI_PR_PR15</span></div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF16 EXTI_PR_PR16</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF17 EXTI_PR_PR17</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">#define  EXTI_PR_PIF18 EXTI_PR_PR18</span></div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160; </div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160; </div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d"> 3290</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)         </span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 3291</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF1                        DMA_ISR_GIF1_Msk                   </span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb"> 3293</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)        </span></div>
<div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 3294</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF1                       DMA_ISR_TCIF1_Msk                  </span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Pos                   (2U)                               </span></div>
<div class="line"><a name="l03296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295"> 3296</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)        </span></div>
<div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 3297</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF1                       DMA_ISR_HTIF1_Msk                  </span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Pos                   (3U)                               </span></div>
<div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8"> 3299</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)        </span></div>
<div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 3300</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF1                       DMA_ISR_TEIF1_Msk                  </span></div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Pos                    (4U)                               </span></div>
<div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781"> 3302</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)         </span></div>
<div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 3303</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF2                        DMA_ISR_GIF2_Msk                   </span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6"> 3305</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)        </span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 3306</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF2                       DMA_ISR_TCIF2_Msk                  </span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400"> 3308</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)        </span></div>
<div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 3309</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF2                       DMA_ISR_HTIF2_Msk                  </span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Pos                   (7U)                               </span></div>
<div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2"> 3311</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)        </span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 3312</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF2                       DMA_ISR_TEIF2_Msk                  </span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71"> 3314</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)         </span></div>
<div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 3315</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF3                        DMA_ISR_GIF3_Msk                   </span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Pos                   (9U)                               </span></div>
<div class="line"><a name="l03317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432"> 3317</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)        </span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 3318</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF3                       DMA_ISR_TCIF3_Msk                  </span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0"> 3320</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)        </span></div>
<div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 3321</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF3                       DMA_ISR_HTIF3_Msk                  </span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389"> 3323</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)        </span></div>
<div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 3324</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF3                       DMA_ISR_TEIF3_Msk                  </span></div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Pos                    (12U)                              </span></div>
<div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9"> 3326</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)         </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 3327</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF4                        DMA_ISR_GIF4_Msk                   </span></div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Pos                   (13U)                              </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512"> 3329</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)        </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 3330</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF4                       DMA_ISR_TCIF4_Msk                  </span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Pos                   (14U)                              </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6"> 3332</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)        </span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 3333</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF4                       DMA_ISR_HTIF4_Msk                  </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4"> 3335</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)        </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 3336</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF4                       DMA_ISR_TEIF4_Msk                  </span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Pos                    (16U)                              </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c"> 3338</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)         </span></div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 3339</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF5                        DMA_ISR_GIF5_Msk                   </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Pos                   (17U)                              </span></div>
<div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e"> 3341</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)        </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 3342</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF5                       DMA_ISR_TCIF5_Msk                  </span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Pos                   (18U)                              </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4"> 3344</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)        </span></div>
<div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 3345</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF5                       DMA_ISR_HTIF5_Msk                  </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Pos                   (19U)                              </span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1"> 3347</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)        </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 3348</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF5                       DMA_ISR_TEIF5_Msk                  </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Pos                    (20U)                              </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e"> 3350</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)         </span></div>
<div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 3351</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF6                        DMA_ISR_GIF6_Msk                   </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Pos                   (21U)                              </span></div>
<div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62"> 3353</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)        </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 3354</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF6                       DMA_ISR_TCIF6_Msk                  </span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Pos                   (22U)                              </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90"> 3356</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)        </span></div>
<div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 3357</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF6                       DMA_ISR_HTIF6_Msk                  </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Pos                   (23U)                              </span></div>
<div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e"> 3359</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)        </span></div>
<div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 3360</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF6                       DMA_ISR_TEIF6_Msk                  </span></div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Pos                    (24U)                              </span></div>
<div class="line"><a name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb"> 3362</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7_Msk                    (0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)         </span></div>
<div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 3363</a></span>&#160;<span class="preprocessor">#define DMA_ISR_GIF7                        DMA_ISR_GIF7_Msk                   </span></div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Pos                   (25U)                              </span></div>
<div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02"> 3365</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)        </span></div>
<div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 3366</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TCIF7                       DMA_ISR_TCIF7_Msk                  </span></div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Pos                   (26U)                              </span></div>
<div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da"> 3368</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)        </span></div>
<div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 3369</a></span>&#160;<span class="preprocessor">#define DMA_ISR_HTIF7                       DMA_ISR_HTIF7_Msk                  </span></div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Pos                   (27U)                              </span></div>
<div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde"> 3371</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7_Msk                   (0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)        </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 3372</a></span>&#160;<span class="preprocessor">#define DMA_ISR_TEIF7                       DMA_ISR_TEIF7_Msk                  </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Pos                  (0U)                               </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a"> 3376</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)       </span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 3377</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF1                      DMA_IFCR_CGIF1_Msk                 </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Pos                 (1U)                               </span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893"> 3379</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)      </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 3380</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF1                     DMA_IFCR_CTCIF1_Msk                </span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Pos                 (2U)                               </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4"> 3382</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)      </span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 3383</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF1                     DMA_IFCR_CHTIF1_Msk                </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Pos                 (3U)                               </span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5"> 3385</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)      </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 3386</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF1                     DMA_IFCR_CTEIF1_Msk                </span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Pos                  (4U)                               </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd"> 3388</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)       </span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 3389</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF2                      DMA_IFCR_CGIF2_Msk                 </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Pos                 (5U)                               </span></div>
<div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a"> 3391</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)      </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 3392</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF2                     DMA_IFCR_CTCIF2_Msk                </span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Pos                 (6U)                               </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04"> 3394</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)      </span></div>
<div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 3395</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF2                     DMA_IFCR_CHTIF2_Msk                </span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Pos                 (7U)                               </span></div>
<div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104"> 3397</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)      </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 3398</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF2                     DMA_IFCR_CTEIF2_Msk                </span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Pos                  (8U)                               </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705"> 3400</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)       </span></div>
<div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 3401</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF3                      DMA_IFCR_CGIF3_Msk                 </span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Pos                 (9U)                               </span></div>
<div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0"> 3403</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)      </span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 3404</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF3                     DMA_IFCR_CTCIF3_Msk                </span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Pos                 (10U)                              </span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f"> 3406</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)      </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 3407</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF3                     DMA_IFCR_CHTIF3_Msk                </span></div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Pos                 (11U)                              </span></div>
<div class="line"><a name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3"> 3409</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)      </span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 3410</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF3                     DMA_IFCR_CTEIF3_Msk                </span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87"> 3412</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)       </span></div>
<div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 3413</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF4                      DMA_IFCR_CGIF4_Msk                 </span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Pos                 (13U)                              </span></div>
<div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c"> 3415</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)      </span></div>
<div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 3416</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF4                     DMA_IFCR_CTCIF4_Msk                </span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Pos                 (14U)                              </span></div>
<div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3"> 3418</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)      </span></div>
<div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 3419</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF4                     DMA_IFCR_CHTIF4_Msk                </span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Pos                 (15U)                              </span></div>
<div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544"> 3421</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)      </span></div>
<div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 3422</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF4                     DMA_IFCR_CTEIF4_Msk                </span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Pos                  (16U)                              </span></div>
<div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a"> 3424</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)       </span></div>
<div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 3425</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF5                      DMA_IFCR_CGIF5_Msk                 </span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Pos                 (17U)                              </span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684"> 3427</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)      </span></div>
<div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 3428</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF5                     DMA_IFCR_CTCIF5_Msk                </span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Pos                 (18U)                              </span></div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd"> 3430</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)      </span></div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 3431</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF5                     DMA_IFCR_CHTIF5_Msk                </span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Pos                 (19U)                              </span></div>
<div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4"> 3433</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)      </span></div>
<div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3434</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF5                     DMA_IFCR_CTEIF5_Msk                </span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Pos                  (20U)                              </span></div>
<div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d"> 3436</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)       </span></div>
<div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3437</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF6                      DMA_IFCR_CGIF6_Msk                 </span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Pos                 (21U)                              </span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020"> 3439</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)      </span></div>
<div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3440</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF6                     DMA_IFCR_CTCIF6_Msk                </span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Pos                 (22U)                              </span></div>
<div class="line"><a name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb"> 3442</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)      </span></div>
<div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3443</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF6                     DMA_IFCR_CHTIF6_Msk                </span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Pos                 (23U)                              </span></div>
<div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0"> 3445</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)      </span></div>
<div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3446</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF6                     DMA_IFCR_CTEIF6_Msk                </span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Pos                  (24U)                              </span></div>
<div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed"> 3448</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7_Msk                  (0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)       </span></div>
<div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 3449</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CGIF7                      DMA_IFCR_CGIF7_Msk                 </span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Pos                 (25U)                              </span></div>
<div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc"> 3451</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)      </span></div>
<div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 3452</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTCIF7                     DMA_IFCR_CTCIF7_Msk                </span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Pos                 (26U)                              </span></div>
<div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d"> 3454</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)      </span></div>
<div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 3455</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CHTIF7                     DMA_IFCR_CHTIF7_Msk                </span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Pos                 (27U)                              </span></div>
<div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c"> 3457</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7_Msk                 (0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)      </span></div>
<div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 3458</a></span>&#160;<span class="preprocessor">#define DMA_IFCR_CTEIF7                     DMA_IFCR_CTEIF7_Msk                </span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">/*******************  Bit definition for DMA_CCR register   *******************/</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af"> 3462</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN_Msk                      (0x1UL &lt;&lt; DMA_CCR_EN_Pos)           </span></div>
<div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2"> 3463</a></span>&#160;<span class="preprocessor">#define DMA_CCR_EN                          DMA_CCR_EN_Msk                     </span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0"> 3465</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)         </span></div>
<div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a"> 3466</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TCIE                        DMA_CCR_TCIE_Msk                   </span></div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6"> 3468</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)         </span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b"> 3469</a></span>&#160;<span class="preprocessor">#define DMA_CCR_HTIE                        DMA_CCR_HTIE_Msk                   </span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f"> 3471</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE_Msk                    (0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)         </span></div>
<div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f"> 3472</a></span>&#160;<span class="preprocessor">#define DMA_CCR_TEIE                        DMA_CCR_TEIE_Msk                   </span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26"> 3474</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR_Msk                     (0x1UL &lt;&lt; DMA_CCR_DIR_Pos)          </span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2"> 3475</a></span>&#160;<span class="preprocessor">#define DMA_CCR_DIR                         DMA_CCR_DIR_Msk                    </span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43"> 3477</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC_Msk                    (0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)         </span></div>
<div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c"> 3478</a></span>&#160;<span class="preprocessor">#define DMA_CCR_CIRC                        DMA_CCR_CIRC_Msk                   </span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Pos                    (6U)                               </span></div>
<div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437"> 3480</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC_Msk                    (0x1UL &lt;&lt; DMA_CCR_PINC_Pos)         </span></div>
<div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e"> 3481</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PINC                        DMA_CCR_PINC_Msk                   </span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Pos                    (7U)                               </span></div>
<div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd"> 3483</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC_Msk                    (0x1UL &lt;&lt; DMA_CCR_MINC_Pos)         </span></div>
<div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e"> 3484</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MINC                        DMA_CCR_MINC_Msk                   </span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Pos                   (8U)                               </span></div>
<div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d"> 3487</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_Msk                   (0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516"> 3488</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE                       DMA_CCR_PSIZE_Msk                  </span></div>
<div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128"> 3489</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_0                     (0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d"> 3490</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PSIZE_1                     (0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)        </span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6"> 3493</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_Msk                   (0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf"> 3494</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE                       DMA_CCR_MSIZE_Msk                  </span></div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad"> 3495</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_0                     (0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27"> 3496</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MSIZE_1                     (0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)        </span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Pos                      (12U)                              </span></div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831"> 3499</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_Msk                      (0x3UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284"> 3500</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL                          DMA_CCR_PL_Msk                     </span></div>
<div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247"> 3501</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_0                        (0x1UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8"> 3502</a></span>&#160;<span class="preprocessor">#define DMA_CCR_PL_1                        (0x2UL &lt;&lt; DMA_CCR_PL_Pos)           </span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Pos                 (14U)                              </span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383"> 3505</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM_Msk                 (0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)      </span></div>
<div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215"> 3506</a></span>&#160;<span class="preprocessor">#define DMA_CCR_MEM2MEM                     DMA_CCR_MEM2MEM_Msk                </span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;<span class="comment">/******************  Bit definition for DMA_CNDTR  register  ******************/</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430"> 3510</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT_Msk                   (0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)     </span></div>
<div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a"> 3511</a></span>&#160;<span class="preprocessor">#define DMA_CNDTR_NDT                       DMA_CNDTR_NDT_Msk                  </span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;<span class="comment">/******************  Bit definition for DMA_CPAR  register  *******************/</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a"> 3515</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA_Msk                     (0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)   </span></div>
<div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1"> 3516</a></span>&#160;<span class="preprocessor">#define DMA_CPAR_PA                         DMA_CPAR_PA_Msk                    </span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;<span class="comment">/******************  Bit definition for DMA_CMAR  register  *******************/</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af"> 3520</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA_Msk                     (0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)   </span></div>
<div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7"> 3521</a></span>&#160;<span class="preprocessor">#define DMA_CMAR_MA                         DMA_CMAR_MA_Msk                    </span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;<span class="comment">/*                      Analog to Digital Converter (ADC)                     */</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160; </div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F1 family)</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">/* Note: No specific macro feature on this device */</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160; </div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3"> 3536</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD_Msk                      (0x1UL &lt;&lt; ADC_SR_AWD_Pos)           </span></div>
<div class="line"><a name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 3537</a></span>&#160;<span class="preprocessor">#define ADC_SR_AWD                          ADC_SR_AWD_Msk                     </span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;<span class="preprocessor">#define ADC_SR_EOS_Pos                      (1U)                               </span></div>
<div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa83983f594f483307900f86f7f7090bc"> 3539</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOS_Msk                      (0x1UL &lt;&lt; ADC_SR_EOS_Pos)           </span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9fee0a4023d7ae180a3ff20e4598e4"> 3540</a></span>&#160;<span class="preprocessor">#define ADC_SR_EOS                          ADC_SR_EOS_Msk                     </span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca"> 3542</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS_Msk                     (0x1UL &lt;&lt; ADC_SR_JEOS_Pos)          </span></div>
<div class="line"><a name="l03543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed"> 3543</a></span>&#160;<span class="preprocessor">#define ADC_SR_JEOS                         ADC_SR_JEOS_Msk                    </span></div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Pos                    (3U)                               </span></div>
<div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750"> 3545</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT_Msk                    (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)         </span></div>
<div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 3546</a></span>&#160;<span class="preprocessor">#define ADC_SR_JSTRT                        ADC_SR_JSTRT_Msk                   </span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Pos                     (4U)                               </span></div>
<div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48"> 3548</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT_Msk                     (0x1UL &lt;&lt; ADC_SR_STRT_Pos)          </span></div>
<div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 3549</a></span>&#160;<span class="preprocessor">#define ADC_SR_STRT                         ADC_SR_STRT_Msk                    </span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          (ADC_SR_EOS)</span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         (ADC_SR_JEOS)</span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160; </div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276"> 3557</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_Msk                   (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 3558</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH                       ADC_CR1_AWDCH_Msk                  </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 3559</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_0                     (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 3560</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_1                     (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 3561</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_2                     (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 3562</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_3                     (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 3563</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDCH_4                     (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)       </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8400c871d28240705ab3c5411e0ecd"> 3566</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE_Msk                   (0x1UL &lt;&lt; ADC_CR1_EOSIE_Pos)        </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e1494e4756b880e596444163ae00933"> 3567</a></span>&#160;<span class="preprocessor">#define ADC_CR1_EOSIE                       ADC_CR1_EOSIE_Msk                  </span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Pos                   (6U)                               </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6"> 3569</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE_Msk                   (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)        </span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 3570</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDIE                       ADC_CR1_AWDIE_Msk                  </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Pos                  (7U)                               </span></div>
<div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92"> 3572</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE_Msk                  (0x1UL &lt;&lt; ADC_CR1_JEOSIE_Pos)       </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a"> 3573</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JEOSIE                      ADC_CR1_JEOSIE_Msk                 </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Pos                    (8U)                               </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d"> 3575</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN_Msk                    (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)         </span></div>
<div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 3576</a></span>&#160;<span class="preprocessor">#define ADC_CR1_SCAN                        ADC_CR1_SCAN_Msk                   </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Pos                  (9U)                               </span></div>
<div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648"> 3578</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL_Msk                  (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)       </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 3579</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDSGL                      ADC_CR1_AWDSGL_Msk                 </span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf"> 3581</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO_Msk                   (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)        </span></div>
<div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 3582</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAUTO                       ADC_CR1_JAUTO_Msk                  </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Pos                  (11U)                              </span></div>
<div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5"> 3584</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN_Msk                  (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)       </span></div>
<div class="line"><a name="l03585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 3585</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCEN                      ADC_CR1_DISCEN_Msk                 </span></div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf"> 3587</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN_Msk                 (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)      </span></div>
<div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 3588</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JDISCEN                     ADC_CR1_JDISCEN_Msk                </span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Pos                 (13U)                              </span></div>
<div class="line"><a name="l03591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9"> 3591</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_Msk                 (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 3592</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM                     ADC_CR1_DISCNUM_Msk                </span></div>
<div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 3593</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_0                   (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 3594</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_1                   (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 3595</a></span>&#160;<span class="preprocessor">#define ADC_CR1_DISCNUM_2                   (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)      </span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Pos                  (22U)                              </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb"> 3598</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN_Msk                  (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)       </span></div>
<div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 3599</a></span>&#160;<span class="preprocessor">#define ADC_CR1_JAWDEN                      ADC_CR1_JAWDEN_Msk                 </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Pos                   (23U)                              </span></div>
<div class="line"><a name="l03601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16"> 3601</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN_Msk                   (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)        </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 3602</a></span>&#160;<span class="preprocessor">#define ADC_CR1_AWDEN                       ADC_CR1_AWDEN_Msk                  </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       (ADC_CR1_EOSIE)</span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      (ADC_CR1_JEOSIE)</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160; </div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091"> 3610</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON_Msk                    (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)         </span></div>
<div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 3611</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ADON                        ADC_CR2_ADON_Msk                   </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Pos                    (1U)                               </span></div>
<div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914"> 3613</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT_Msk                    (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)         </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 3614</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CONT                        ADC_CR2_CONT_Msk                   </span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define ADC_CR2_CAL_Pos                     (2U)                               </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565a8e7b7dc3f8e3d8af82279d0c6694"> 3616</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CAL_Msk                     (0x1UL &lt;&lt; ADC_CR2_CAL_Pos)          </span></div>
<div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1"> 3617</a></span>&#160;<span class="preprocessor">#define ADC_CR2_CAL                         ADC_CR2_CAL_Msk                    </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL_Pos                  (3U)                               </span></div>
<div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489d61acf9279943e431c2ac2a5a08cb"> 3619</a></span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL_Msk                  (0x1UL &lt;&lt; ADC_CR2_RSTCAL_Pos)       </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea"> 3620</a></span>&#160;<span class="preprocessor">#define ADC_CR2_RSTCAL                      ADC_CR2_RSTCAL_Msk                 </span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Pos                     (8U)                               </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342"> 3622</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA_Msk                     (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)          </span></div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 3623</a></span>&#160;<span class="preprocessor">#define ADC_CR2_DMA                         ADC_CR2_DMA_Msk                    </span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Pos                   (11U)                              </span></div>
<div class="line"><a name="l03625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc"> 3625</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN_Msk                   (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)        </span></div>
<div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 3626</a></span>&#160;<span class="preprocessor">#define ADC_CR2_ALIGN                       ADC_CR2_ALIGN_Msk                  </span></div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d"> 3629</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk                 (0x7UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 3630</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL                     ADC_CR2_JEXTSEL_Msk                </span></div>
<div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 3631</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_0                   (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 3632</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_1                   (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 3633</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTSEL_2                   (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)      </span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG_Pos                (15U)                              </span></div>
<div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f922c57e54862b21d797e26c2f6f69"> 3636</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG_Msk                (0x1UL &lt;&lt; ADC_CR2_JEXTTRIG_Pos)     </span></div>
<div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3"> 3637</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JEXTTRIG                    ADC_CR2_JEXTTRIG_Msk               </span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Pos                  (17U)                              </span></div>
<div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408"> 3640</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_Msk                  (0x7UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 3641</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL                      ADC_CR2_EXTSEL_Msk                 </span></div>
<div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 3642</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_0                    (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 3643</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_1                    (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 3644</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTSEL_2                    (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)       </span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG_Pos                 (20U)                              </span></div>
<div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4cc2b1ad6b745305898bcc7148a5ce5"> 3647</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG_Msk                 (0x1UL &lt;&lt; ADC_CR2_EXTTRIG_Pos)      </span></div>
<div class="line"><a name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c"> 3648</a></span>&#160;<span class="preprocessor">#define ADC_CR2_EXTTRIG                     ADC_CR2_EXTTRIG_Msk                </span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Pos                (21U)                              </span></div>
<div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4"> 3650</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART_Msk                (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)     </span></div>
<div class="line"><a name="l03651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 3651</a></span>&#160;<span class="preprocessor">#define ADC_CR2_JSWSTART                    ADC_CR2_JSWSTART_Msk               </span></div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Pos                 (22U)                              </span></div>
<div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e"> 3653</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART_Msk                 (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)      </span></div>
<div class="line"><a name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 3654</a></span>&#160;<span class="preprocessor">#define ADC_CR2_SWSTART                     ADC_CR2_SWSTART_Msk                </span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE_Pos                 (23U)                              </span></div>
<div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb06a01ac943519a8eb1ef26f8a28713"> 3656</a></span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE_Msk                 (0x1UL &lt;&lt; ADC_CR2_TSVREFE_Pos)      </span></div>
<div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308"> 3657</a></span>&#160;<span class="preprocessor">#define ADC_CR2_TSVREFE                     ADC_CR2_TSVREFE_Msk                </span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Pos                 (0U)                               </span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0"> 3661</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 3662</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10                     ADC_SMPR1_SMP10_Msk                </span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 3663</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 3664</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 3665</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP10_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)      </span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Pos                 (3U)                               </span></div>
<div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85"> 3668</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 3669</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11                     ADC_SMPR1_SMP11_Msk                </span></div>
<div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 3670</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 3671</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 3672</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP11_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)      </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Pos                 (6U)                               </span></div>
<div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b"> 3675</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 3676</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12                     ADC_SMPR1_SMP12_Msk                </span></div>
<div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 3677</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 3678</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 3679</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP12_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)      </span></div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Pos                 (9U)                               </span></div>
<div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd"> 3682</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 3683</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13                     ADC_SMPR1_SMP13_Msk                </span></div>
<div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 3684</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 3685</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 3686</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP13_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)      </span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Pos                 (12U)                              </span></div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832"> 3689</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 3690</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14                     ADC_SMPR1_SMP14_Msk                </span></div>
<div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 3691</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 3692</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 3693</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP14_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)      </span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Pos                 (15U)                              </span></div>
<div class="line"><a name="l03696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495"> 3696</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 3697</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15                     ADC_SMPR1_SMP15_Msk                </span></div>
<div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 3698</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 3699</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 3700</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP15_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)      </span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Pos                 (18U)                              </span></div>
<div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb"> 3703</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 3704</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16                     ADC_SMPR1_SMP16_Msk                </span></div>
<div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 3705</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 3706</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 3707</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP16_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)      </span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Pos                 (21U)                              </span></div>
<div class="line"><a name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10"> 3710</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_Msk                 (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l03711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 3711</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17                     ADC_SMPR1_SMP17_Msk                </span></div>
<div class="line"><a name="l03712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 3712</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_0                   (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 3713</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_1                   (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 3714</a></span>&#160;<span class="preprocessor">#define ADC_SMPR1_SMP17_2                   (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)      </span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Pos                  (0U)                               </span></div>
<div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447"> 3718</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 3719</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0                      ADC_SMPR2_SMP0_Msk                 </span></div>
<div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 3720</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 3721</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 3722</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP0_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)       </span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Pos                  (3U)                               </span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7"> 3725</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 3726</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1                      ADC_SMPR2_SMP1_Msk                 </span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 3727</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 3728</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 3729</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP1_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)       </span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Pos                  (6U)                               </span></div>
<div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf"> 3732</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 3733</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2                      ADC_SMPR2_SMP2_Msk                 </span></div>
<div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 3734</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 3735</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 3736</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP2_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)       </span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Pos                  (9U)                               </span></div>
<div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a"> 3739</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 3740</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3                      ADC_SMPR2_SMP3_Msk                 </span></div>
<div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 3741</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 3742</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 3743</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP3_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)       </span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Pos                  (12U)                              </span></div>
<div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233"> 3746</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 3747</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4                      ADC_SMPR2_SMP4_Msk                 </span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 3748</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 3749</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 3750</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP4_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)       </span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Pos                  (15U)                              </span></div>
<div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8"> 3753</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 3754</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5                      ADC_SMPR2_SMP5_Msk                 </span></div>
<div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 3755</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 3756</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 3757</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP5_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)       </span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Pos                  (18U)                              </span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c"> 3760</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 3761</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6                      ADC_SMPR2_SMP6_Msk                 </span></div>
<div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 3762</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 3763</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 3764</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP6_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)       </span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Pos                  (21U)                              </span></div>
<div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55"> 3767</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 3768</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7                      ADC_SMPR2_SMP7_Msk                 </span></div>
<div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 3769</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 3770</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 3771</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP7_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)       </span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Pos                  (24U)                              </span></div>
<div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f"> 3774</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 3775</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8                      ADC_SMPR2_SMP8_Msk                 </span></div>
<div class="line"><a name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 3776</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 3777</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 3778</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP8_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)       </span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Pos                  (27U)                              </span></div>
<div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf"> 3781</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_Msk                  (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 3782</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9                      ADC_SMPR2_SMP9_Msk                 </span></div>
<div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 3783</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_0                    (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 3784</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_1                    (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 3785</a></span>&#160;<span class="preprocessor">#define ADC_SMPR2_SMP9_2                    (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)       </span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos              (0U)                               </span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd"> 3789</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk              (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos) </span></div>
<div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 3790</a></span>&#160;<span class="preprocessor">#define ADC_JOFR1_JOFFSET1                  ADC_JOFR1_JOFFSET1_Msk             </span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos              (0U)                               </span></div>
<div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4"> 3794</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk              (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos) </span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 3795</a></span>&#160;<span class="preprocessor">#define ADC_JOFR2_JOFFSET2                  ADC_JOFR2_JOFFSET2_Msk             </span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos              (0U)                               </span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530"> 3799</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk              (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos) </span></div>
<div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 3800</a></span>&#160;<span class="preprocessor">#define ADC_JOFR3_JOFFSET3                  ADC_JOFR3_JOFFSET3_Msk             </span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos              (0U)                               </span></div>
<div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5"> 3804</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk              (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos) </span></div>
<div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 3805</a></span>&#160;<span class="preprocessor">#define ADC_JOFR4_JOFFSET4                  ADC_JOFR4_JOFFSET4_Msk             </span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 3809</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT_Msk                      (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)         </span></div>
<div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 3810</a></span>&#160;<span class="preprocessor">#define ADC_HTR_HT                          ADC_HTR_HT_Msk                     </span></div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;<span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Pos                      (0U)                               </span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 3814</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT_Msk                      (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)         </span></div>
<div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 3815</a></span>&#160;<span class="preprocessor">#define ADC_LTR_LT                          ADC_LTR_LT_Msk                     </span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 3819</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 3820</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13                       ADC_SQR1_SQ13_Msk                  </span></div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 3821</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 3822</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 3823</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 3824</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 3825</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ13_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)       </span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 3828</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 3829</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14                       ADC_SQR1_SQ14_Msk                  </span></div>
<div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 3830</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 3831</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 3832</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 3833</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 3834</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ14_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)       </span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 3837</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 3838</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15                       ADC_SQR1_SQ15_Msk                  </span></div>
<div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 3839</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 3840</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 3841</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 3842</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 3843</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ15_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)       </span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 3846</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_Msk                   (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 3847</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16                       ADC_SQR1_SQ16_Msk                  </span></div>
<div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 3848</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_0                     (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 3849</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_1                     (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 3850</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_2                     (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 3851</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_3                     (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 3852</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_SQ16_4                     (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)       </span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Pos                      (20U)                              </span></div>
<div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 3855</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_Msk                      (0xFUL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 3856</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L                          ADC_SQR1_L_Msk                     </span></div>
<div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 3857</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_0                        (0x1UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 3858</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_1                        (0x2UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 3859</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_2                        (0x4UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 3860</a></span>&#160;<span class="preprocessor">#define ADC_SQR1_L_3                        (0x8UL &lt;&lt; ADC_SQR1_L_Pos)           </span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 3864</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 3865</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7                        ADC_SQR2_SQ7_Msk                   </span></div>
<div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 3866</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 3867</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 3868</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 3869</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 3870</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ7_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)        </span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 3873</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 3874</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8                        ADC_SQR2_SQ8_Msk                   </span></div>
<div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 3875</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 3876</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 3877</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 3878</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 3879</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ8_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)        </span></div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Pos                    (10U)                              </span></div>
<div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 3882</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_Msk                    (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 3883</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9                        ADC_SQR2_SQ9_Msk                   </span></div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 3884</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_0                      (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 3885</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_1                      (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 3886</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_2                      (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 3887</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_3                      (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 3888</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ9_4                      (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)        </span></div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Pos                   (15U)                              </span></div>
<div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 3891</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 3892</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10                       ADC_SQR2_SQ10_Msk                  </span></div>
<div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 3893</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 3894</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 3895</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 3896</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 3897</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ10_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)       </span></div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Pos                   (20U)                              </span></div>
<div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 3900</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 3901</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11                       ADC_SQR2_SQ11_Msk                  </span></div>
<div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 3902</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 3903</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 3904</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 3905</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 3906</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ11_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)       </span></div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Pos                   (25U)                              </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 3909</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_Msk                   (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 3910</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12                       ADC_SQR2_SQ12_Msk                  </span></div>
<div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 3911</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_0                     (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 3912</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_1                     (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 3913</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_2                     (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 3914</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_3                     (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 3915</a></span>&#160;<span class="preprocessor">#define ADC_SQR2_SQ12_4                     (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)       </span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Pos                    (0U)                               </span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 3919</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 3920</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1                        ADC_SQR3_SQ1_Msk                   </span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 3921</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 3922</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 3923</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 3924</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 3925</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ1_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)        </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Pos                    (5U)                               </span></div>
<div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 3928</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 3929</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2                        ADC_SQR3_SQ2_Msk                   </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 3930</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 3931</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 3932</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 3933</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 3934</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ2_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)        </span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Pos                    (10U)                              </span></div>
<div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 3937</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 3938</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3                        ADC_SQR3_SQ3_Msk                   </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 3939</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 3940</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 3941</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 3942</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 3943</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ3_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)        </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Pos                    (15U)                              </span></div>
<div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 3946</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 3947</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4                        ADC_SQR3_SQ4_Msk                   </span></div>
<div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 3948</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 3949</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 3950</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 3951</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 3952</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ4_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)        </span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Pos                    (20U)                              </span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 3955</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 3956</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5                        ADC_SQR3_SQ5_Msk                   </span></div>
<div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 3957</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 3958</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 3959</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 3960</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 3961</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ5_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)        </span></div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Pos                    (25U)                              </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 3964</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_Msk                    (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 3965</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6                        ADC_SQR3_SQ6_Msk                   </span></div>
<div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 3966</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_0                      (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 3967</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_1                      (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 3968</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_2                      (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 3969</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_3                      (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 3970</a></span>&#160;<span class="preprocessor">#define ADC_SQR3_SQ6_4                      (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)        </span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Pos                   (0U)                               </span></div>
<div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 3974</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 3975</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1                       ADC_JSQR_JSQ1_Msk                  </span></div>
<div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 3976</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 3977</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 3978</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 3979</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 3980</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ1_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)       </span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Pos                   (5U)                               </span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 3983</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 3984</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2                       ADC_JSQR_JSQ2_Msk                  </span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 3985</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 3986</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 3987</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 3988</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 3989</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ2_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)       </span></div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Pos                   (10U)                              </span></div>
<div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 3992</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 3993</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3                       ADC_JSQR_JSQ3_Msk                  </span></div>
<div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 3994</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 3995</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 3996</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 3997</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 3998</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ3_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)       </span></div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Pos                   (15U)                              </span></div>
<div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 4001</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_Msk                   (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 4002</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4                       ADC_JSQR_JSQ4_Msk                  </span></div>
<div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 4003</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_0                     (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 4004</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_1                     (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 4005</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_2                     (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 4006</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_3                     (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 4007</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JSQ4_4                     (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)       </span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Pos                     (20U)                              </span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 4010</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_Msk                     (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 4011</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL                         ADC_JSQR_JL_Msk                    </span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 4012</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_0                       (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 4013</a></span>&#160;<span class="preprocessor">#define ADC_JSQR_JL_1                       (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)          </span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 4017</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)    </span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 4018</a></span>&#160;<span class="preprocessor">#define ADC_JDR1_JDATA                      ADC_JDR1_JDATA_Msk                 </span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 4022</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)    </span></div>
<div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 4023</a></span>&#160;<span class="preprocessor">#define ADC_JDR2_JDATA                      ADC_JDR2_JDATA_Msk                 </span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 4027</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)    </span></div>
<div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 4028</a></span>&#160;<span class="preprocessor">#define ADC_JDR3_JDATA                      ADC_JDR3_JDATA_Msk                 </span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 4032</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA_Msk                  (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)    </span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 4033</a></span>&#160;<span class="preprocessor">#define ADC_JDR4_JDATA                      ADC_JDR4_JDATA_Msk                 </span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 4037</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA_Msk                     (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)       </span></div>
<div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 4038</a></span>&#160;<span class="preprocessor">#define ADC_DR_DATA                         ADC_DR_DATA_Msk                    </span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160; </div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 4047</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1_Msk                      (0x1UL &lt;&lt; DAC_CR_EN1_Pos)           </span></div>
<div class="line"><a name="l04048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 4048</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN1                          DAC_CR_EN1_Msk                     </span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 4050</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1_Msk                    (0x1UL &lt;&lt; DAC_CR_BOFF1_Pos)         </span></div>
<div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 4051</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF1                        DAC_CR_BOFF1_Msk                   </span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Pos                     (2U)                               </span></div>
<div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 4053</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1_Msk                     (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)          </span></div>
<div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 4054</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN1                         DAC_CR_TEN1_Msk                    </span></div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 4057</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_Msk                    (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 4058</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1                        DAC_CR_TSEL1_Msk                   </span></div>
<div class="line"><a name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 4059</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_0                      (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 4060</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_1                      (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 4061</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL1_2                      (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)         </span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Pos                    (6U)                               </span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 4064</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_Msk                    (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 4065</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1                        DAC_CR_WAVE1_Msk                   </span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 4066</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_0                      (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 4067</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE1_1                      (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)         </span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 4070</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_Msk                    (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 4071</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1                        DAC_CR_MAMP1_Msk                   </span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 4072</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_0                      (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 4073</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_1                      (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 4074</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_2                      (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 4075</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP1_3                      (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)         </span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 4078</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1_Msk                   (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)        </span></div>
<div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 4079</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN1                       DAC_CR_DMAEN1_Msk                  </span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Pos                      (16U)                              </span></div>
<div class="line"><a name="l04081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 4081</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2_Msk                      (0x1UL &lt;&lt; DAC_CR_EN2_Pos)           </span></div>
<div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 4082</a></span>&#160;<span class="preprocessor">#define DAC_CR_EN2                          DAC_CR_EN2_Msk                     </span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Pos                    (17U)                              </span></div>
<div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 4084</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2_Msk                    (0x1UL &lt;&lt; DAC_CR_BOFF2_Pos)         </span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 4085</a></span>&#160;<span class="preprocessor">#define DAC_CR_BOFF2                        DAC_CR_BOFF2_Msk                   </span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Pos                     (18U)                              </span></div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 4087</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2_Msk                     (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)          </span></div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 4088</a></span>&#160;<span class="preprocessor">#define DAC_CR_TEN2                         DAC_CR_TEN2_Msk                    </span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Pos                    (19U)                              </span></div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 4091</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_Msk                    (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 4092</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2                        DAC_CR_TSEL2_Msk                   </span></div>
<div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 4093</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_0                      (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 4094</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_1                      (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 4095</a></span>&#160;<span class="preprocessor">#define DAC_CR_TSEL2_2                      (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)         </span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Pos                    (22U)                              </span></div>
<div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 4098</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_Msk                    (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 4099</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2                        DAC_CR_WAVE2_Msk                   </span></div>
<div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 4100</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_0                      (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 4101</a></span>&#160;<span class="preprocessor">#define DAC_CR_WAVE2_1                      (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)         </span></div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Pos                    (24U)                              </span></div>
<div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 4104</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_Msk                    (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 4105</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2                        DAC_CR_MAMP2_Msk                   </span></div>
<div class="line"><a name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 4106</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_0                      (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 4107</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_1                      (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 4108</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_2                      (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 4109</a></span>&#160;<span class="preprocessor">#define DAC_CR_MAMP2_3                      (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)         </span></div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Pos                   (28U)                              </span></div>
<div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 4112</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2_Msk                   (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)        </span></div>
<div class="line"><a name="l04113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 4113</a></span>&#160;<span class="preprocessor">#define DAC_CR_DMAEN2                       DAC_CR_DMAEN2_Msk                  </span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos             (0U)                               </span></div>
<div class="line"><a name="l04118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 4118</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk             (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)  </span></div>
<div class="line"><a name="l04119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 4119</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1                 DAC_SWTRIGR_SWTRIG1_Msk            </span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos             (1U)                               </span></div>
<div class="line"><a name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 4121</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk             (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)  </span></div>
<div class="line"><a name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 4122</a></span>&#160;<span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2                 DAC_SWTRIGR_SWTRIG2_Msk            </span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 4126</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 4127</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R1_DACC1DHR                DAC_DHR12R1_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 4131</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 4132</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L1_DACC1DHR                DAC_DHR12L1_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 4136</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 4137</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R1_DACC1DHR                 DAC_DHR8R1_DACC1DHR_Msk            </span></div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 4141</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 4142</a></span>&#160;<span class="preprocessor">#define DAC_DHR12R2_DACC2DHR                DAC_DHR12R2_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 4146</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 4147</a></span>&#160;<span class="preprocessor">#define DAC_DHR12L2_DACC2DHR                DAC_DHR12L2_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 4151</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 4152</a></span>&#160;<span class="preprocessor">#define DAC_DHR8R2_DACC2DHR                 DAC_DHR8R2_DACC2DHR_Msk            </span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos            (0U)                               </span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 4156</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 4157</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC1DHR                DAC_DHR12RD_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos            (16U)                              </span></div>
<div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 4159</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 4160</a></span>&#160;<span class="preprocessor">#define DAC_DHR12RD_DACC2DHR                DAC_DHR12RD_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;<span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos            (4U)                               </span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 4164</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 4165</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC1DHR                DAC_DHR12LD_DACC1DHR_Msk           </span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos            (20U)                              </span></div>
<div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 4167</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk            (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 4168</a></span>&#160;<span class="preprocessor">#define DAC_DHR12LD_DACC2DHR                DAC_DHR12LD_DACC2DHR_Msk           </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160;<span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos             (0U)                               </span></div>
<div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 4172</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos) </span></div>
<div class="line"><a name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 4173</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC1DHR                 DAC_DHR8RD_DACC1DHR_Msk            </span></div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos             (8U)                               </span></div>
<div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 4175</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk             (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos) </span></div>
<div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 4176</a></span>&#160;<span class="preprocessor">#define DAC_DHR8RD_DACC2DHR                 DAC_DHR8RD_DACC2DHR_Msk            </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos               (0U)                               </span></div>
<div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 4180</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk               (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)  </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 4181</a></span>&#160;<span class="preprocessor">#define DAC_DOR1_DACC1DOR                   DAC_DOR1_DACC1DOR_Msk              </span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos               (0U)                               </span></div>
<div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 4185</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk               (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)  </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 4186</a></span>&#160;<span class="preprocessor">#define DAC_DOR2_DACC2DOR                   DAC_DOR2_DACC2DOR_Msk              </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="comment">/*                               Timers (TIM)                                */</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="comment">/*                                                                           */</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="comment">/*****************************************************************************/</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  *******************/</span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 4197</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN_Msk                     (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)          </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 4198</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CEN                         TIM_CR1_CEN_Msk                    </span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 4200</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS_Msk                    (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)         </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 4201</a></span>&#160;<span class="preprocessor">#define TIM_CR1_UDIS                        TIM_CR1_UDIS_Msk                   </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Pos                     (2U)                               </span></div>
<div class="line"><a name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 4203</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS_Msk                     (0x1UL &lt;&lt; TIM_CR1_URS_Pos)          </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 4204</a></span>&#160;<span class="preprocessor">#define TIM_CR1_URS                         TIM_CR1_URS_Msk                    </span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Pos                     (3U)                               </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 4206</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM_Msk                     (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)          </span></div>
<div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 4207</a></span>&#160;<span class="preprocessor">#define TIM_CR1_OPM                         TIM_CR1_OPM_Msk                    </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 4209</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR_Msk                     (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)          </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 4210</a></span>&#160;<span class="preprocessor">#define TIM_CR1_DIR                         TIM_CR1_DIR_Msk                    </span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Pos                     (5U)                               </span></div>
<div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 4213</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_Msk                     (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 4214</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS                         TIM_CR1_CMS_Msk                    </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 4215</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_0                       (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 4216</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CMS_1                       (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)          </span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 4219</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE_Msk                    (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)         </span></div>
<div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 4220</a></span>&#160;<span class="preprocessor">#define TIM_CR1_ARPE                        TIM_CR1_ARPE_Msk                   </span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Pos                     (8U)                               </span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 4223</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_Msk                     (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 4224</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD                         TIM_CR1_CKD_Msk                    </span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 4225</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_0                       (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 4226</a></span>&#160;<span class="preprocessor">#define TIM_CR1_CKD_1                       (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)          </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR2 register  *******************/</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 4230</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)         </span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 4231</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCPC                        TIM_CR2_CCPC_Msk                   </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 4233</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)         </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 4234</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCUS                        TIM_CR2_CCUS_Msk                   </span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 4236</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS_Msk                    (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)         </span></div>
<div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 4237</a></span>&#160;<span class="preprocessor">#define TIM_CR2_CCDS                        TIM_CR2_CCDS_Msk                   </span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 4240</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_Msk                     (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 4241</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS                         TIM_CR2_MMS_Msk                    </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 4242</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_0                       (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 4243</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_1                       (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 4244</a></span>&#160;<span class="preprocessor">#define TIM_CR2_MMS_2                       (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)          </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 4247</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S_Msk                    (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)         </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 4248</a></span>&#160;<span class="preprocessor">#define TIM_CR2_TI1S                        TIM_CR2_TI1S_Msk                   </span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 4250</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)         </span></div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 4251</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1                        TIM_CR2_OIS1_Msk                   </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Pos                   (9U)                               </span></div>
<div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 4253</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)        </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 4254</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS1N                       TIM_CR2_OIS1N_Msk                  </span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 4256</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)         </span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 4257</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2                        TIM_CR2_OIS2_Msk                   </span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Pos                   (11U)                              </span></div>
<div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 4259</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)        </span></div>
<div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 4260</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS2N                       TIM_CR2_OIS2N_Msk                  </span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 4262</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)         </span></div>
<div class="line"><a name="l04263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 4263</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3                        TIM_CR2_OIS3_Msk                   </span></div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Pos                   (13U)                              </span></div>
<div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 4265</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N_Msk                   (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)        </span></div>
<div class="line"><a name="l04266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 4266</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS3N                       TIM_CR2_OIS3N_Msk                  </span></div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 4268</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4_Msk                    (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)         </span></div>
<div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 4269</a></span>&#160;<span class="preprocessor">#define TIM_CR2_OIS4                        TIM_CR2_OIS4_Msk                   </span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;<span class="comment">/*******************  Bit definition for TIM_SMCR register  ******************/</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 4273</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_Msk                    (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 4274</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS                        TIM_SMCR_SMS_Msk                   </span></div>
<div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 4275</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_0                      (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 4276</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_1                      (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 4277</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_SMS_2                      (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)         </span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 4280</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_Msk                     (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 4281</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS                         TIM_SMCR_TS_Msk                    </span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 4282</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_0                       (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 4283</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_1                       (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 4284</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_TS_2                       (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)          </span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 4287</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM_Msk                    (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)         </span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 4288</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_MSM                        TIM_SMCR_MSM_Msk                   </span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 4291</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_Msk                    (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 4292</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF                        TIM_SMCR_ETF_Msk                   </span></div>
<div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 4293</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_0                      (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 4294</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_1                      (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 4295</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_2                      (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 4296</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETF_3                      (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)         </span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 4299</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_Msk                   (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 4300</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS                       TIM_SMCR_ETPS_Msk                  </span></div>
<div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 4301</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_0                     (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 4302</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETPS_1                     (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)        </span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 4305</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE_Msk                    (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)         </span></div>
<div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 4306</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ECE                        TIM_SMCR_ECE_Msk                   </span></div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Pos                    (15U)                              </span></div>
<div class="line"><a name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 4308</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP_Msk                    (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)         </span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 4309</a></span>&#160;<span class="preprocessor">#define TIM_SMCR_ETP                        TIM_SMCR_ETP_Msk                   </span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DIER register  ******************/</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 4313</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)         </span></div>
<div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 4314</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UIE                        TIM_DIER_UIE_Msk                   </span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Pos                  (1U)                               </span></div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 4316</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)       </span></div>
<div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 4317</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1IE                      TIM_DIER_CC1IE_Msk                 </span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Pos                  (2U)                               </span></div>
<div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 4319</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)       </span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 4320</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2IE                      TIM_DIER_CC2IE_Msk                 </span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Pos                  (3U)                               </span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 4322</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)       </span></div>
<div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 4323</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3IE                      TIM_DIER_CC3IE_Msk                 </span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 4325</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)       </span></div>
<div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 4326</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4IE                      TIM_DIER_CC4IE_Msk                 </span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Pos                  (5U)                               </span></div>
<div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 4328</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE_Msk                  (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)       </span></div>
<div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 4329</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMIE                      TIM_DIER_COMIE_Msk                 </span></div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Pos                    (6U)                               </span></div>
<div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 4331</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)         </span></div>
<div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 4332</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TIE                        TIM_DIER_TIE_Msk                   </span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 4334</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE_Msk                    (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)         </span></div>
<div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 4335</a></span>&#160;<span class="preprocessor">#define TIM_DIER_BIE                        TIM_DIER_BIE_Msk                   </span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Pos                    (8U)                               </span></div>
<div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 4337</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE_Msk                    (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)         </span></div>
<div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 4338</a></span>&#160;<span class="preprocessor">#define TIM_DIER_UDE                        TIM_DIER_UDE_Msk                   </span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Pos                  (9U)                               </span></div>
<div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 4340</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)       </span></div>
<div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 4341</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC1DE                      TIM_DIER_CC1DE_Msk                 </span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 4343</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)       </span></div>
<div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 4344</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC2DE                      TIM_DIER_CC2DE_Msk                 </span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Pos                  (11U)                              </span></div>
<div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 4346</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)       </span></div>
<div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 4347</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC3DE                      TIM_DIER_CC3DE_Msk                 </span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 4349</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE_Msk                  (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)       </span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 4350</a></span>&#160;<span class="preprocessor">#define TIM_DIER_CC4DE                      TIM_DIER_CC4DE_Msk                 </span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Pos                  (13U)                              </span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 4352</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE_Msk                  (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)       </span></div>
<div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 4353</a></span>&#160;<span class="preprocessor">#define TIM_DIER_COMDE                      TIM_DIER_COMDE_Msk                 </span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 4355</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE_Msk                    (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)         </span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 4356</a></span>&#160;<span class="preprocessor">#define TIM_DIER_TDE                        TIM_DIER_TDE_Msk                   </span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160;<span class="comment">/********************  Bit definition for TIM_SR register  *******************/</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 4360</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF_Msk                      (0x1UL &lt;&lt; TIM_SR_UIF_Pos)           </span></div>
<div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 4361</a></span>&#160;<span class="preprocessor">#define TIM_SR_UIF                          TIM_SR_UIF_Msk                     </span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 4363</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)         </span></div>
<div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 4364</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1IF                        TIM_SR_CC1IF_Msk                   </span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 4366</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)         </span></div>
<div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 4367</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2IF                        TIM_SR_CC2IF_Msk                   </span></div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 4369</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)         </span></div>
<div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 4370</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3IF                        TIM_SR_CC3IF_Msk                   </span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Pos                    (4U)                               </span></div>
<div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 4372</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)         </span></div>
<div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 4373</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4IF                        TIM_SR_CC4IF_Msk                   </span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 4375</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF_Msk                    (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)         </span></div>
<div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 4376</a></span>&#160;<span class="preprocessor">#define TIM_SR_COMIF                        TIM_SR_COMIF_Msk                   </span></div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Pos                      (6U)                               </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 4378</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF_Msk                      (0x1UL &lt;&lt; TIM_SR_TIF_Pos)           </span></div>
<div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 4379</a></span>&#160;<span class="preprocessor">#define TIM_SR_TIF                          TIM_SR_TIF_Msk                     </span></div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Pos                      (7U)                               </span></div>
<div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 4381</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF_Msk                      (0x1UL &lt;&lt; TIM_SR_BIF_Pos)           </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 4382</a></span>&#160;<span class="preprocessor">#define TIM_SR_BIF                          TIM_SR_BIF_Msk                     </span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Pos                    (9U)                               </span></div>
<div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 4384</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)         </span></div>
<div class="line"><a name="l04385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 4385</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC1OF                        TIM_SR_CC1OF_Msk                   </span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Pos                    (10U)                              </span></div>
<div class="line"><a name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 4387</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)         </span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 4388</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC2OF                        TIM_SR_CC2OF_Msk                   </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Pos                    (11U)                              </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 4390</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)         </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 4391</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC3OF                        TIM_SR_CC3OF_Msk                   </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 4393</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF_Msk                    (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)         </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 4394</a></span>&#160;<span class="preprocessor">#define TIM_SR_CC4OF                        TIM_SR_CC4OF_Msk                   </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="comment">/*******************  Bit definition for TIM_EGR register  *******************/</span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 4398</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG_Msk                      (0x1UL &lt;&lt; TIM_EGR_UG_Pos)           </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 4399</a></span>&#160;<span class="preprocessor">#define TIM_EGR_UG                          TIM_EGR_UG_Msk                     </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 4401</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)         </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 4402</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC1G                        TIM_EGR_CC1G_Msk                   </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 4404</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)         </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 4405</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC2G                        TIM_EGR_CC2G_Msk                   </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Pos                    (3U)                               </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 4407</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)         </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 4408</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC3G                        TIM_EGR_CC3G_Msk                   </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Pos                    (4U)                               </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 4410</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G_Msk                    (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)         </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 4411</a></span>&#160;<span class="preprocessor">#define TIM_EGR_CC4G                        TIM_EGR_CC4G_Msk                   </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Pos                    (5U)                               </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 4413</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG_Msk                    (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)         </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 4414</a></span>&#160;<span class="preprocessor">#define TIM_EGR_COMG                        TIM_EGR_COMG_Msk                   </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Pos                      (6U)                               </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 4416</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG_Msk                      (0x1UL &lt;&lt; TIM_EGR_TG_Pos)           </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 4417</a></span>&#160;<span class="preprocessor">#define TIM_EGR_TG                          TIM_EGR_TG_Msk                     </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Pos                      (7U)                               </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 4419</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG_Msk                      (0x1UL &lt;&lt; TIM_EGR_BG_Pos)           </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 4420</a></span>&#160;<span class="preprocessor">#define TIM_EGR_BG                          TIM_EGR_BG_Msk                     </span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR1 register  ******************/</span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 4424</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_Msk                  (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 4425</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S                      TIM_CCMR1_CC1S_Msk                 </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 4426</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_0                    (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 4427</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC1S_1                    (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)       </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos                 (2U)                               </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 4430</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)      </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 4431</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1FE                     TIM_CCMR1_OC1FE_Msk                </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 4433</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)      </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 4434</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1PE                     TIM_CCMR1_OC1PE_Msk                </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 4437</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_Msk                  (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 4438</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M                      TIM_CCMR1_OC1M_Msk                 </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 4439</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_0                    (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 4440</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_1                    (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 4441</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1M_2                    (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)       </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 4444</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)      </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 4445</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC1CE                     TIM_CCMR1_OC1CE_Msk                </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Pos                  (8U)                               </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 4448</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_Msk                  (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 4449</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S                      TIM_CCMR1_CC2S_Msk                 </span></div>
<div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 4450</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_0                    (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 4451</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_CC2S_1                    (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)       </span></div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 4454</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)      </span></div>
<div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 4455</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2FE                     TIM_CCMR1_OC2FE_Msk                </span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos                 (11U)                              </span></div>
<div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 4457</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)      </span></div>
<div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 4458</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2PE                     TIM_CCMR1_OC2PE_Msk                </span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 4461</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_Msk                  (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 4462</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M                      TIM_CCMR1_OC2M_Msk                 </span></div>
<div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 4463</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_0                    (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 4464</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_1                    (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 4465</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2M_2                    (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)       </span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos                 (15U)                              </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 4468</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)      </span></div>
<div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 4469</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_OC2CE                     TIM_CCMR1_OC2CE_Msk                </span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160; </div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos                (2U)                               </span></div>
<div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 4474</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 4475</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC                    TIM_CCMR1_IC1PSC_Msk               </span></div>
<div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 4476</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_0                  (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 4477</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1PSC_1                  (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)     </span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 4480</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_Msk                  (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 4481</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F                      TIM_CCMR1_IC1F_Msk                 </span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 4482</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_0                    (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 4483</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_1                    (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 4484</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_2                    (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 4485</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC1F_3                    (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)       </span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos                (10U)                              </span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 4488</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 4489</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC                    TIM_CCMR1_IC2PSC_Msk               </span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 4490</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_0                  (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 4491</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2PSC_1                  (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)     </span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 4494</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_Msk                  (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 4495</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F                      TIM_CCMR1_IC2F_Msk                 </span></div>
<div class="line"><a name="l04496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 4496</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_0                    (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 4497</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_1                    (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 4498</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_2                    (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 4499</a></span>&#160;<span class="preprocessor">#define TIM_CCMR1_IC2F_3                    (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)       </span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="comment">/******************  Bit definition for TIM_CCMR2 register  ******************/</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Pos                  (0U)                               </span></div>
<div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 4503</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_Msk                  (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 4504</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S                      TIM_CCMR2_CC3S_Msk                 </span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 4505</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_0                    (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 4506</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC3S_1                    (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)       </span></div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos                 (2U)                               </span></div>
<div class="line"><a name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 4509</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)      </span></div>
<div class="line"><a name="l04510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 4510</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3FE                     TIM_CCMR2_OC3FE_Msk                </span></div>
<div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 4512</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)      </span></div>
<div class="line"><a name="l04513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 4513</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3PE                     TIM_CCMR2_OC3PE_Msk                </span></div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 4516</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_Msk                  (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 4517</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M                      TIM_CCMR2_OC3M_Msk                 </span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 4518</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_0                    (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 4519</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_1                    (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 4520</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3M_2                    (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)       </span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 4523</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)      </span></div>
<div class="line"><a name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 4524</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC3CE                     TIM_CCMR2_OC3CE_Msk                </span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Pos                  (8U)                               </span></div>
<div class="line"><a name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 4527</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_Msk                  (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 4528</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S                      TIM_CCMR2_CC4S_Msk                 </span></div>
<div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 4529</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_0                    (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 4530</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_CC4S_1                    (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)       </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 4533</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)      </span></div>
<div class="line"><a name="l04534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 4534</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4FE                     TIM_CCMR2_OC4FE_Msk                </span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos                 (11U)                              </span></div>
<div class="line"><a name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 4536</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)      </span></div>
<div class="line"><a name="l04537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 4537</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4PE                     TIM_CCMR2_OC4PE_Msk                </span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 4540</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_Msk                  (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 4541</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M                      TIM_CCMR2_OC4M_Msk                 </span></div>
<div class="line"><a name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 4542</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_0                    (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 4543</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_1                    (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 4544</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4M_2                    (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)       </span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos                 (15U)                              </span></div>
<div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 4547</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk                 (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)      </span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 4548</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_OC4CE                     TIM_CCMR2_OC4CE_Msk                </span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">/*---------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160; </div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos                (2U)                               </span></div>
<div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 4553</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 4554</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC                    TIM_CCMR2_IC3PSC_Msk               </span></div>
<div class="line"><a name="l04555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 4555</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_0                  (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 4556</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3PSC_1                  (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)     </span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 4559</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_Msk                  (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 4560</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F                      TIM_CCMR2_IC3F_Msk                 </span></div>
<div class="line"><a name="l04561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 4561</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_0                    (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 4562</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_1                    (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 4563</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_2                    (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 4564</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC3F_3                    (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)       </span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos                (10U)                              </span></div>
<div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 4567</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk                (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 4568</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC                    TIM_CCMR2_IC4PSC_Msk               </span></div>
<div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 4569</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_0                  (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 4570</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4PSC_1                  (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)     </span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 4573</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_Msk                  (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 4574</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F                      TIM_CCMR2_IC4F_Msk                 </span></div>
<div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 4575</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_0                    (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 4576</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_1                    (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 4577</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_2                    (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 4578</a></span>&#160;<span class="preprocessor">#define TIM_CCMR2_IC4F_3                    (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)       </span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCER register  ******************/</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 4582</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)        </span></div>
<div class="line"><a name="l04583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 4583</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1E                       TIM_CCER_CC1E_Msk                  </span></div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Pos                   (1U)                               </span></div>
<div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 4585</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)        </span></div>
<div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 4586</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1P                       TIM_CCER_CC1P_Msk                  </span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Pos                  (2U)                               </span></div>
<div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 4588</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)       </span></div>
<div class="line"><a name="l04589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 4589</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NE                      TIM_CCER_CC1NE_Msk                 </span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Pos                  (3U)                               </span></div>
<div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 4591</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)       </span></div>
<div class="line"><a name="l04592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 4592</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC1NP                      TIM_CCER_CC1NP_Msk                 </span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Pos                   (4U)                               </span></div>
<div class="line"><a name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 4594</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)        </span></div>
<div class="line"><a name="l04595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 4595</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2E                       TIM_CCER_CC2E_Msk                  </span></div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Pos                   (5U)                               </span></div>
<div class="line"><a name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 4597</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)        </span></div>
<div class="line"><a name="l04598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 4598</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2P                       TIM_CCER_CC2P_Msk                  </span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 4600</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)       </span></div>
<div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 4601</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NE                      TIM_CCER_CC2NE_Msk                 </span></div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Pos                  (7U)                               </span></div>
<div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 4603</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)       </span></div>
<div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 4604</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC2NP                      TIM_CCER_CC2NP_Msk                 </span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Pos                   (8U)                               </span></div>
<div class="line"><a name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 4606</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)        </span></div>
<div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 4607</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3E                       TIM_CCER_CC3E_Msk                  </span></div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Pos                   (9U)                               </span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 4609</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)        </span></div>
<div class="line"><a name="l04610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 4610</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3P                       TIM_CCER_CC3P_Msk                  </span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 4612</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)       </span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 4613</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NE                      TIM_CCER_CC3NE_Msk                 </span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Pos                  (11U)                              </span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 4615</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP_Msk                  (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)       </span></div>
<div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 4616</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC3NP                      TIM_CCER_CC3NP_Msk                 </span></div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Pos                   (12U)                              </span></div>
<div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 4618</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)        </span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 4619</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4E                       TIM_CCER_CC4E_Msk                  </span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Pos                   (13U)                              </span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 4621</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P_Msk                   (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)        </span></div>
<div class="line"><a name="l04622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 4622</a></span>&#160;<span class="preprocessor">#define TIM_CCER_CC4P                       TIM_CCER_CC4P_Msk                  </span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CNT register  *******************/</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 4626</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT_Msk                     (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)   </span></div>
<div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 4627</a></span>&#160;<span class="preprocessor">#define TIM_CNT_CNT                         TIM_CNT_CNT_Msk                    </span></div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="comment">/*******************  Bit definition for TIM_PSC register  *******************/</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 4631</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC_Msk                     (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)       </span></div>
<div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 4632</a></span>&#160;<span class="preprocessor">#define TIM_PSC_PSC                         TIM_PSC_PSC_Msk                    </span></div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;<span class="comment">/*******************  Bit definition for TIM_ARR register  *******************/</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 4636</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR_Msk                     (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)   </span></div>
<div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 4637</a></span>&#160;<span class="preprocessor">#define TIM_ARR_ARR                         TIM_ARR_ARR_Msk                    </span></div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;<span class="comment">/*******************  Bit definition for TIM_RCR register  *******************/</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 4641</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP_Msk                     (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)         </span></div>
<div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 4642</a></span>&#160;<span class="preprocessor">#define TIM_RCR_REP                         TIM_RCR_REP_Msk                    </span></div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR1 register  ******************/</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 4646</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)     </span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 4647</a></span>&#160;<span class="preprocessor">#define TIM_CCR1_CCR1                       TIM_CCR1_CCR1_Msk                  </span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR2 register  ******************/</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 4651</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)     </span></div>
<div class="line"><a name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 4652</a></span>&#160;<span class="preprocessor">#define TIM_CCR2_CCR2                       TIM_CCR2_CCR2_Msk                  </span></div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR3 register  ******************/</span></div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 4656</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)     </span></div>
<div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 4657</a></span>&#160;<span class="preprocessor">#define TIM_CCR3_CCR3                       TIM_CCR3_CCR3_Msk                  </span></div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CCR4 register  ******************/</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 4661</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4_Msk                   (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)     </span></div>
<div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 4662</a></span>&#160;<span class="preprocessor">#define TIM_CCR4_CCR4                       TIM_CCR4_CCR4_Msk                  </span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;<span class="comment">/*******************  Bit definition for TIM_BDTR register  ******************/</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 4666</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_Msk                    (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 4667</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG                        TIM_BDTR_DTG_Msk                   </span></div>
<div class="line"><a name="l04668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 4668</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_0                      (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 4669</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_1                      (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 4670</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_2                      (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 4671</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_3                      (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 4672</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_4                      (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 4673</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_5                      (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 4674</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_6                      (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 4675</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_DTG_7                      (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)        </span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Pos                   (8U)                               </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 4678</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_Msk                   (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 4679</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK                       TIM_BDTR_LOCK_Msk                  </span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 4680</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_0                     (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 4681</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_LOCK_1                     (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)        </span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Pos                   (10U)                              </span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 4684</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI_Msk                   (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)        </span></div>
<div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 4685</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSI                       TIM_BDTR_OSSI_Msk                  </span></div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Pos                   (11U)                              </span></div>
<div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 4687</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR_Msk                   (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)        </span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 4688</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_OSSR                       TIM_BDTR_OSSR_Msk                  </span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Pos                    (12U)                              </span></div>
<div class="line"><a name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 4690</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)         </span></div>
<div class="line"><a name="l04691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 4691</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKE                        TIM_BDTR_BKE_Msk                   </span></div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Pos                    (13U)                              </span></div>
<div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 4693</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP_Msk                    (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)         </span></div>
<div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 4694</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_BKP                        TIM_BDTR_BKP_Msk                   </span></div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Pos                    (14U)                              </span></div>
<div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 4696</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)         </span></div>
<div class="line"><a name="l04697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 4697</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_AOE                        TIM_BDTR_AOE_Msk                   </span></div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Pos                    (15U)                              </span></div>
<div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 4699</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE_Msk                    (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)         </span></div>
<div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 4700</a></span>&#160;<span class="preprocessor">#define TIM_BDTR_MOE                        TIM_BDTR_MOE_Msk                   </span></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DCR register  *******************/</span></div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 4704</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_Msk                     (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 4705</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA                         TIM_DCR_DBA_Msk                    </span></div>
<div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 4706</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_0                       (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 4707</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_1                       (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 4708</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_2                       (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 4709</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_3                       (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 4710</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBA_4                       (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)         </span></div>
<div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Pos                     (8U)                               </span></div>
<div class="line"><a name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 4713</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_Msk                     (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 4714</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL                         TIM_DCR_DBL_Msk                    </span></div>
<div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 4715</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_0                       (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 4716</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_1                       (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 4717</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_2                       (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 4718</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_3                       (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 4719</a></span>&#160;<span class="preprocessor">#define TIM_DCR_DBL_4                       (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)         </span></div>
<div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="comment">/*******************  Bit definition for TIM_DMAR register  ******************/</span></div>
<div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 4723</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB_Msk                   (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)     </span></div>
<div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 4724</a></span>&#160;<span class="preprocessor">#define TIM_DMAR_DMAB                       TIM_DMAR_DMAB_Msk                  </span></div>
<div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;<span class="comment">/*                             Real-Time Clock                                */</span></div>
<div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160; </div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span></div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE_Pos                   (0U)                               </span></div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28751e702925b8e8ccd4f6bf3d2e166"> 4734</a></span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE_Msk                   (0x1UL &lt;&lt; RTC_CRH_SECIE_Pos)        </span></div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85"> 4735</a></span>&#160;<span class="preprocessor">#define RTC_CRH_SECIE                       RTC_CRH_SECIE_Msk                  </span></div>
<div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE_Pos                   (1U)                               </span></div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bcc003b59ad4107da988259843b6857"> 4737</a></span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE_Msk                   (0x1UL &lt;&lt; RTC_CRH_ALRIE_Pos)        </span></div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9"> 4738</a></span>&#160;<span class="preprocessor">#define RTC_CRH_ALRIE                       RTC_CRH_ALRIE_Msk                  </span></div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8fd3b77de4e1639b8399e6720f4372"> 4740</a></span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE_Msk                    (0x1UL &lt;&lt; RTC_CRH_OWIE_Pos)         </span></div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706"> 4741</a></span>&#160;<span class="preprocessor">#define RTC_CRH_OWIE                        RTC_CRH_OWIE_Msk                   </span></div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span></div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;<span class="preprocessor">#define RTC_CRL_SECF_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00e2ee5e53415603fd3655467f8d55f4"> 4745</a></span>&#160;<span class="preprocessor">#define RTC_CRL_SECF_Msk                    (0x1UL &lt;&lt; RTC_CRL_SECF_Pos)         </span></div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8"> 4746</a></span>&#160;<span class="preprocessor">#define RTC_CRL_SECF                        RTC_CRL_SECF_Msk                   </span></div>
<div class="line"><a name="l04747"></a><span class="lineno"> 4747</span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF_Pos                    (1U)                               </span></div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeadcf5503119d74291c6b3846116b0be"> 4748</a></span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF_Msk                    (0x1UL &lt;&lt; RTC_CRL_ALRF_Pos)         </span></div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563"> 4749</a></span>&#160;<span class="preprocessor">#define RTC_CRL_ALRF                        RTC_CRL_ALRF_Msk                   </span></div>
<div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#define RTC_CRL_OWF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73056d0f8d14bc026015d8558f78d9b8"> 4751</a></span>&#160;<span class="preprocessor">#define RTC_CRL_OWF_Msk                     (0x1UL &lt;&lt; RTC_CRL_OWF_Pos)          </span></div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299"> 4752</a></span>&#160;<span class="preprocessor">#define RTC_CRL_OWF                         RTC_CRL_OWF_Msk                    </span></div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<span class="preprocessor">#define RTC_CRL_RSF_Pos                     (3U)                               </span></div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eac8ac9e667edc15f7ac88332fecadc"> 4754</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RSF_Msk                     (0x1UL &lt;&lt; RTC_CRL_RSF_Pos)          </span></div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d"> 4755</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RSF                         RTC_CRL_RSF_Msk                    </span></div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;<span class="preprocessor">#define RTC_CRL_CNF_Pos                     (4U)                               </span></div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5aafc46b95045c2b8029c61377a35"> 4757</a></span>&#160;<span class="preprocessor">#define RTC_CRL_CNF_Msk                     (0x1UL &lt;&lt; RTC_CRL_CNF_Pos)          </span></div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820"> 4758</a></span>&#160;<span class="preprocessor">#define RTC_CRL_CNF                         RTC_CRL_CNF_Msk                    </span></div>
<div class="line"><a name="l04759"></a><span class="lineno"> 4759</span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF_Pos                   (5U)                               </span></div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceea4e8f90a361b541f820795cdd1a4"> 4760</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF_Msk                   (0x1UL &lt;&lt; RTC_CRL_RTOFF_Pos)        </span></div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8"> 4761</a></span>&#160;<span class="preprocessor">#define RTC_CRL_RTOFF                       RTC_CRL_RTOFF_Msk                  </span></div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span></div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217278056613ef09609b3068cbe8c75c"> 4765</a></span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL_Msk                    (0xFUL &lt;&lt; RTC_PRLH_PRL_Pos)         </span></div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0"> 4766</a></span>&#160;<span class="preprocessor">#define RTC_PRLH_PRL                        RTC_PRLH_PRL_Msk                   </span></div>
<div class="line"><a name="l04768"></a><span class="lineno"> 4768</span>&#160;<span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span></div>
<div class="line"><a name="l04769"></a><span class="lineno"> 4769</span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84c1e694ac730f48584e62b12fcf8b83"> 4770</a></span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL_Msk                    (0xFFFFUL &lt;&lt; RTC_PRLL_PRL_Pos)      </span></div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c"> 4771</a></span>&#160;<span class="preprocessor">#define RTC_PRLL_PRL                        RTC_PRLL_PRL_Msk                   </span></div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span></div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf261fd554a09c56da99a268974fc4699"> 4775</a></span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV_Msk                (0xFUL &lt;&lt; RTC_DIVH_RTC_DIV_Pos)     </span></div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670"> 4776</a></span>&#160;<span class="preprocessor">#define RTC_DIVH_RTC_DIV                    RTC_DIVH_RTC_DIV_Msk               </span></div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;<span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span></div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8256780dab5675e402dcddd9f9964e47"> 4780</a></span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV_Msk                (0xFFFFUL &lt;&lt; RTC_DIVL_RTC_DIV_Pos)  </span></div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd"> 4781</a></span>&#160;<span class="preprocessor">#define RTC_DIVL_RTC_DIV                    RTC_DIVL_RTC_DIV_Msk               </span></div>
<div class="line"><a name="l04783"></a><span class="lineno"> 4783</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span></div>
<div class="line"><a name="l04784"></a><span class="lineno"> 4784</span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT_Pos                (0U)                               </span></div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82f559aef7f95bffdfc109e2a24b7f3"> 4785</a></span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT_Msk                (0xFFFFUL &lt;&lt; RTC_CNTH_RTC_CNT_Pos)  </span></div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9"> 4786</a></span>&#160;<span class="preprocessor">#define RTC_CNTH_RTC_CNT                    RTC_CNTH_RTC_CNT_Msk               </span></div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span></div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT_Pos                (0U)                               </span></div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7411f46055acffb5d1be7657e659b2d3"> 4790</a></span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT_Msk                (0xFFFFUL &lt;&lt; RTC_CNTL_RTC_CNT_Pos)  </span></div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e"> 4791</a></span>&#160;<span class="preprocessor">#define RTC_CNTL_RTC_CNT                    RTC_CNTL_RTC_CNT_Msk               </span></div>
<div class="line"><a name="l04793"></a><span class="lineno"> 4793</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span></div>
<div class="line"><a name="l04794"></a><span class="lineno"> 4794</span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR_Pos                (0U)                               </span></div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga098eff3647ed181c7e791d634b361e5d"> 4795</a></span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR_Msk                (0xFFFFUL &lt;&lt; RTC_ALRH_RTC_ALR_Pos)  </span></div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5"> 4796</a></span>&#160;<span class="preprocessor">#define RTC_ALRH_RTC_ALR                    RTC_ALRH_RTC_ALR_Msk               </span></div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;<span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span></div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR_Pos                (0U)                               </span></div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3a6592e40389e9d81a122b153751e4c"> 4800</a></span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR_Msk                (0xFFFFUL &lt;&lt; RTC_ALRL_RTC_ALR_Pos)  </span></div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22"> 4801</a></span>&#160;<span class="preprocessor">#define RTC_ALRL_RTC_ALR                    RTC_ALRL_RTC_ALR_Msk               </span></div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<span class="comment">/*                        Independent WATCHDOG (IWDG)                         */</span></div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160; </div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a name="l04810"></a><span class="lineno"> 4810</span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 4811</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY_Msk                     (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)       </span></div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 4812</a></span>&#160;<span class="preprocessor">#define IWDG_KR_KEY                         IWDG_KR_KEY_Msk                    </span></div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 4816</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_Msk                      (0x7UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 4817</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR                          IWDG_PR_PR_Msk                     </span></div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 4818</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_0                        (0x1UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 4819</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_1                        (0x2UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 4820</a></span>&#160;<span class="preprocessor">#define IWDG_PR_PR_2                        (0x4UL &lt;&lt; IWDG_PR_PR_Pos)           </span></div>
<div class="line"><a name="l04822"></a><span class="lineno"> 4822</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a name="l04823"></a><span class="lineno"> 4823</span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 4824</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL_Msk                     (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)        </span></div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 4825</a></span>&#160;<span class="preprocessor">#define IWDG_RLR_RL                         IWDG_RLR_RL_Msk                    </span></div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Pos                     (0U)                               </span></div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 4829</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU_Msk                     (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)          </span></div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 4830</a></span>&#160;<span class="preprocessor">#define IWDG_SR_PVU                         IWDG_SR_PVU_Msk                    </span></div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Pos                     (1U)                               </span></div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 4832</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU_Msk                     (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)          </span></div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 4833</a></span>&#160;<span class="preprocessor">#define IWDG_SR_RVU                         IWDG_SR_RVU_Msk                    </span></div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="comment">/*                         Window WATCHDOG (WWDG)                             */</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04839"></a><span class="lineno"> 4839</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04840"></a><span class="lineno"> 4840</span>&#160; </div>
<div class="line"><a name="l04841"></a><span class="lineno"> 4841</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a name="l04842"></a><span class="lineno"> 4842</span>&#160;<span class="preprocessor">#define WWDG_CR_T_Pos                       (0U)                               </span></div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 4843</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_Msk                       (0x7FUL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 4844</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T                           WWDG_CR_T_Msk                      </span></div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 4845</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_0                         (0x01UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 4846</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_1                         (0x02UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 4847</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_2                         (0x04UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 4848</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_3                         (0x08UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 4849</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_4                         (0x10UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 4850</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_5                         (0x20UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 4851</a></span>&#160;<span class="preprocessor">#define WWDG_CR_T_6                         (0x40UL &lt;&lt; WWDG_CR_T_Pos)           </span></div>
<div class="line"><a name="l04853"></a><span class="lineno"> 4853</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04854"></a><span class="lineno"> 4854</span>&#160;<span class="preprocessor">#define  WWDG_CR_T0 WWDG_CR_T_0</span></div>
<div class="line"><a name="l04855"></a><span class="lineno"> 4855</span>&#160;<span class="preprocessor">#define  WWDG_CR_T1 WWDG_CR_T_1</span></div>
<div class="line"><a name="l04856"></a><span class="lineno"> 4856</span>&#160;<span class="preprocessor">#define  WWDG_CR_T2 WWDG_CR_T_2</span></div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<span class="preprocessor">#define  WWDG_CR_T3 WWDG_CR_T_3</span></div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;<span class="preprocessor">#define  WWDG_CR_T4 WWDG_CR_T_4</span></div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;<span class="preprocessor">#define  WWDG_CR_T5 WWDG_CR_T_5</span></div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;<span class="preprocessor">#define  WWDG_CR_T6 WWDG_CR_T_6</span></div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160; </div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Pos                    (7U)                               </span></div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 4863</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA_Msk                    (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)         </span></div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 4864</a></span>&#160;<span class="preprocessor">#define WWDG_CR_WDGA                        WWDG_CR_WDGA_Msk                   </span></div>
<div class="line"><a name="l04866"></a><span class="lineno"> 4866</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Pos                      (0U)                               </span></div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 4868</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_Msk                      (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 4869</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W                          WWDG_CFR_W_Msk                     </span></div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 4870</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_0                        (0x01UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 4871</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_1                        (0x02UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 4872</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_2                        (0x04UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 4873</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_3                        (0x08UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 4874</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_4                        (0x10UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 4875</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_5                        (0x20UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 4876</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_W_6                        (0x40UL &lt;&lt; WWDG_CFR_W_Pos)          </span></div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04879"></a><span class="lineno"> 4879</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0 WWDG_CFR_W_0</span></div>
<div class="line"><a name="l04880"></a><span class="lineno"> 4880</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1 WWDG_CFR_W_1</span></div>
<div class="line"><a name="l04881"></a><span class="lineno"> 4881</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2 WWDG_CFR_W_2</span></div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3 WWDG_CFR_W_3</span></div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4 WWDG_CFR_W_4</span></div>
<div class="line"><a name="l04884"></a><span class="lineno"> 4884</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5 WWDG_CFR_W_5</span></div>
<div class="line"><a name="l04885"></a><span class="lineno"> 4885</span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6 WWDG_CFR_W_6</span></div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160; </div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Pos                  (7U)                               </span></div>
<div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 4888</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_Msk                  (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 4889</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB                      WWDG_CFR_WDGTB_Msk                 </span></div>
<div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 4890</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_0                    (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 4891</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_WDGTB_1                    (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)       </span></div>
<div class="line"><a name="l04893"></a><span class="lineno"> 4893</span>&#160;<span class="comment">/* Legacy defines */</span></div>
<div class="line"><a name="l04894"></a><span class="lineno"> 4894</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a name="l04895"></a><span class="lineno"> 4895</span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a name="l04896"></a><span class="lineno"> 4896</span>&#160; </div>
<div class="line"><a name="l04897"></a><span class="lineno"> 4897</span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Pos                    (9U)                               </span></div>
<div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 4898</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI_Msk                    (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)         </span></div>
<div class="line"><a name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 4899</a></span>&#160;<span class="preprocessor">#define WWDG_CFR_EWI                        WWDG_CFR_EWI_Msk                   </span></div>
<div class="line"><a name="l04901"></a><span class="lineno"> 4901</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a name="l04902"></a><span class="lineno"> 4902</span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Pos                    (0U)                               </span></div>
<div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 4903</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF_Msk                    (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)         </span></div>
<div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 4904</a></span>&#160;<span class="preprocessor">#define WWDG_SR_EWIF                        WWDG_SR_EWIF_Msk                   </span></div>
<div class="line"><a name="l04906"></a><span class="lineno"> 4906</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04907"></a><span class="lineno"> 4907</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04908"></a><span class="lineno"> 4908</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div>
<div class="line"><a name="l04909"></a><span class="lineno"> 4909</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l04911"></a><span class="lineno"> 4911</span>&#160; </div>
<div class="line"><a name="l04912"></a><span class="lineno"> 4912</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCRx (x=1..4) register  **********/</span></div>
<div class="line"><a name="l04913"></a><span class="lineno"> 4913</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN_Pos                 (0U)                               </span></div>
<div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c4aca7b83afeb438f0ab73aefacee6"> 4914</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN_Msk                 (0x1UL &lt;&lt; FSMC_BCRx_MBKEN_Pos)      </span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2be1d5550329594d766a080a8558bb"> 4915</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MBKEN                     FSMC_BCRx_MBKEN_Msk                </span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN_Pos                 (1U)                               </span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede07e2f1fab450b6bf7b17169c1672b"> 4917</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN_Msk                 (0x1UL &lt;&lt; FSMC_BCRx_MUXEN_Pos)      </span></div>
<div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c5dca84e3bc93cebe0622dd39ac301"> 4918</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MUXEN                     FSMC_BCRx_MUXEN_Msk                </span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_Pos                  (2U)                               </span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d73c1865d60c2be9e2fd552eeab636"> 4921</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_Msk                  (0x3UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4168ea5a2951a677a8226e1e486e90ef"> 4922</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP                      FSMC_BCRx_MTYP_Msk                 </span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec78fa17ac27e6b491a701e5e692aa9c"> 4923</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_0                    (0x1UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ddf39ce43d5b48a04c3d4f2f2ab673f"> 4924</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MTYP_1                    (0x2UL &lt;&lt; FSMC_BCRx_MTYP_Pos)       </span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_Pos                  (4U)                               </span></div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b6e3648326eb7b6186f5f93215150c5"> 4927</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_Msk                  (0x3UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea76c1451c2ab2fa64663bd2908a9f40"> 4928</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID                      FSMC_BCRx_MWID_Msk                 </span></div>
<div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71525e77cbf044bcb7ce5284487051c0"> 4929</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_0                    (0x1UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9357d116b836c51bdbf6a5edc91a029"> 4930</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_MWID_1                    (0x2UL &lt;&lt; FSMC_BCRx_MWID_Pos)       </span></div>
<div class="line"><a name="l04932"></a><span class="lineno"> 4932</span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN_Pos                (6U)                               </span></div>
<div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca5c68197ad7a8364d7f8ce8778a1b8"> 4933</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN_Msk                (0x1UL &lt;&lt; FSMC_BCRx_FACCEN_Pos)     </span></div>
<div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6ee7c8311dcf9a183bd4294963b5935"> 4934</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_FACCEN                    FSMC_BCRx_FACCEN_Msk               </span></div>
<div class="line"><a name="l04935"></a><span class="lineno"> 4935</span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN_Pos               (8U)                               </span></div>
<div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bfb7cce66cb56e926f1f11a2b55572"> 4936</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN_Msk               (0x1UL &lt;&lt; FSMC_BCRx_BURSTEN_Pos)    </span></div>
<div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f5a83b67976dba29ef5068ba2121126"> 4937</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_BURSTEN                   FSMC_BCRx_BURSTEN_Msk              </span></div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL_Pos               (9U)                               </span></div>
<div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e258b952323ff8e7b76bbd5e3a83f49"> 4939</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WAITPOL_Pos)    </span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f3ecb3fa989e007507daae72cc42688"> 4940</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITPOL                   FSMC_BCRx_WAITPOL_Msk              </span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD_Pos               (10U)                              </span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b4a5a27016890d1f54b37fd4467eadf"> 4942</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WRAPMOD_Pos)    </span></div>
<div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabee7a0c4b92db20ef10ecb9176104924"> 4943</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WRAPMOD                   FSMC_BCRx_WRAPMOD_Msk              </span></div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG_Pos               (11U)                              </span></div>
<div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga660326e951d0e16f48ed7d8976c62206"> 4945</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG_Msk               (0x1UL &lt;&lt; FSMC_BCRx_WAITCFG_Pos)    </span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cc933e13054cccde621404c2c4dee1"> 4946</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITCFG                   FSMC_BCRx_WAITCFG_Msk              </span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN_Pos                  (12U)                              </span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab307dd85904a3dda53c929ff76d96987"> 4948</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN_Msk                  (0x1UL &lt;&lt; FSMC_BCRx_WREN_Pos)       </span></div>
<div class="line"><a name="l04949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46477539dec644e797cc3a2bc1f4550f"> 4949</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WREN                      FSMC_BCRx_WREN_Msk                 </span></div>
<div class="line"><a name="l04950"></a><span class="lineno"> 4950</span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN_Pos                (13U)                              </span></div>
<div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffb35fcb7d0c1f7492a6b2f15dc029aa"> 4951</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN_Msk                (0x1UL &lt;&lt; FSMC_BCRx_WAITEN_Pos)     </span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f895daf12f8cf5c40c4ffc34041f5f4"> 4952</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_WAITEN                    FSMC_BCRx_WAITEN_Msk               </span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD_Pos                (14U)                              </span></div>
<div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bc718d0b3ed0319480ed439727b6af"> 4954</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD_Msk                (0x1UL &lt;&lt; FSMC_BCRx_EXTMOD_Pos)     </span></div>
<div class="line"><a name="l04955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9123733b2e954934fce3ae732e27a58c"> 4955</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_EXTMOD                    FSMC_BCRx_EXTMOD_Msk               </span></div>
<div class="line"><a name="l04956"></a><span class="lineno"> 4956</span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT_Pos             (15U)                              </span></div>
<div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e555ed7f844131e77258ced7c62954d"> 4957</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT_Msk             (0x1UL &lt;&lt; FSMC_BCRx_ASYNCWAIT_Pos)  </span></div>
<div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6531c36a3d355a8961f7b8f216c95b9"> 4958</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_ASYNCWAIT                 FSMC_BCRx_ASYNCWAIT_Msk            </span></div>
<div class="line"><a name="l04959"></a><span class="lineno"> 4959</span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW_Pos              (19U)                              </span></div>
<div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40842ccd31e568777599c438cea494f8"> 4960</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW_Msk              (0x1UL &lt;&lt; FSMC_BCRx_CBURSTRW_Pos)   </span></div>
<div class="line"><a name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6daa5981c9242a60877bed86922b2796"> 4961</a></span>&#160;<span class="preprocessor">#define FSMC_BCRx_CBURSTRW                  FSMC_BCRx_CBURSTRW_Msk             </span></div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BTRx (x=1..4) register  ******/</span></div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_Pos                (0U)                               </span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ab4c842a9a3f7dd2fbd315acb27c8c"> 4965</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_Msk                (0xFUL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37ab246ef95bdcc1d1c50f1884a35829"> 4966</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET                    FSMC_BTRx_ADDSET_Msk               </span></div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6457bbddf6a96b3055e3b5687c3a18"> 4967</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_0                  (0x1UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e9658a3c0eb59d70d10423ed404d73"> 4968</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_1                  (0x2UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab332bbb63f2fc076bb878219e4faf9ee"> 4969</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_2                  (0x4UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa692917e9ab24021f16ee61011cd14cb"> 4970</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDSET_3                  (0x8UL &lt;&lt; FSMC_BTRx_ADDSET_Pos)     </span></div>
<div class="line"><a name="l04972"></a><span class="lineno"> 4972</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_Pos                (4U)                               </span></div>
<div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b98cf51eb16db411c205e431b62f3d4"> 4973</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_Msk                (0xFUL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1452fe11f072ff5295c5beae4e7cf1f"> 4974</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD                    FSMC_BTRx_ADDHLD_Msk               </span></div>
<div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977ced98e24065152d80efc90dc29be0"> 4975</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_0                  (0x1UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51de17122050c3a0a8db79085fcd1e4b"> 4976</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_1                  (0x2UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf61e804dee8ad905e2d97936d87cc3d0"> 4977</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_2                  (0x4UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051fb45fd68198ae8e40095f1f721a5c"> 4978</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ADDHLD_3                  (0x8UL &lt;&lt; FSMC_BTRx_ADDHLD_Pos)     </span></div>
<div class="line"><a name="l04980"></a><span class="lineno"> 4980</span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_Pos                (8U)                               </span></div>
<div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec8ed349bde03f0c541a6845fe5446c"> 4981</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_Msk                (0xFFUL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e3658a7ec0e092d381a1f7b556c557f"> 4982</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST                    FSMC_BTRx_DATAST_Msk               </span></div>
<div class="line"><a name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7273c14986b486b891f0902972f00fdd"> 4983</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_0                  (0x01UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08417f2ac97137b3d810e80a630325a7"> 4984</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_1                  (0x02UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadafd7b9ab9c626b222e961840ac3c117"> 4985</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_2                  (0x04UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e6ec68220009cd469ac09bdfb7ea8bc"> 4986</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_3                  (0x08UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4212f16e805004a8e28974e24eae8c7c"> 4987</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_4                  (0x10UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67421922df4915965cd3dd69ff17c0f8"> 4988</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_5                  (0x20UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab23763f49129f1664459908fe3050b5e"> 4989</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_6                  (0x40UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76af0eac1e29850ed4f6c3e1bb5f2d4"> 4990</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATAST_7                  (0x80UL &lt;&lt; FSMC_BTRx_DATAST_Pos)    </span></div>
<div class="line"><a name="l04992"></a><span class="lineno"> 4992</span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_Pos               (16U)                              </span></div>
<div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9627205c3aab2a01d6bdd2130394a4"> 4993</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_Msk               (0xFUL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l04994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3446433cfd1e628424e083ab04f15f"> 4994</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN                   FSMC_BTRx_BUSTURN_Msk              </span></div>
<div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c91d10ed61c6f4247a589ffcffe0fcb"> 4995</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_0                 (0x1UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73355e200377d356bc8f57a3238743cb"> 4996</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_1                 (0x2UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21b09b8436e8b3e5208bec985982e001"> 4997</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_2                 (0x4UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cb395bacea5d5a744c0b525203da03c"> 4998</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_BUSTURN_3                 (0x8UL &lt;&lt; FSMC_BTRx_BUSTURN_Pos)    </span></div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_Pos                (20U)                              </span></div>
<div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0f2ffc201389cf1532a2ba355cfaaec"> 5001</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_Msk                (0xFUL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa55abbc40be141329eade6a97fee1ca8"> 5002</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV                    FSMC_BTRx_CLKDIV_Msk               </span></div>
<div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24384bf927f437a7f52ffb1e9ba19d8b"> 5003</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_0                  (0x1UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10b5123f675f00d7c5769a5cc71948dd"> 5004</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_1                  (0x2UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef8cbd3784669116b7f3ea6bd519521"> 5005</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_2                  (0x4UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade38d0f123e78b08da7e9b3f8e57b4b1"> 5006</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_CLKDIV_3                  (0x8UL &lt;&lt; FSMC_BTRx_CLKDIV_Pos)     </span></div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_Pos                (24U)                              </span></div>
<div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6245dc97f36a85dc1e7c561fc9156803"> 5009</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_Msk                (0xFUL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga719acc7b6b0a6197b5e9879a9ff74c5a"> 5010</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT                    FSMC_BTRx_DATLAT_Msk               </span></div>
<div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga004c1bb19f7340b3418df009b5022c5b"> 5011</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_0                  (0x1UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a56274b43446ee533f3161e6c3b977e"> 5012</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_1                  (0x2UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0213c60a20d86fc116b5753ae2363185"> 5013</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_2                  (0x4UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeeafb4919bfb2b6d671429539e75a1fb"> 5014</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_DATLAT_3                  (0x8UL &lt;&lt; FSMC_BTRx_DATLAT_Pos)     </span></div>
<div class="line"><a name="l05016"></a><span class="lineno"> 5016</span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_Pos                (28U)                              </span></div>
<div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8151942870a0fdb58f0df14c660c8768"> 5017</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_Msk                (0x3UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37429399b3fa26793e780e47eb40ad2e"> 5018</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD                    FSMC_BTRx_ACCMOD_Msk               </span></div>
<div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38dd6947fb24101aca1cf4615d6eb0cc"> 5019</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_0                  (0x1UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ec3780177d9d1c650a57ac9f68a261"> 5020</a></span>&#160;<span class="preprocessor">#define FSMC_BTRx_ACCMOD_1                  (0x2UL &lt;&lt; FSMC_BTRx_ACCMOD_Pos)     </span></div>
<div class="line"><a name="l05022"></a><span class="lineno"> 5022</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BWTRx (x=1..4) register  ******/</span></div>
<div class="line"><a name="l05023"></a><span class="lineno"> 5023</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_Pos               (0U)                               </span></div>
<div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131d1bac8390ce3900b0c69f51cfc06b"> 5024</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_Msk               (0xFUL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf09efa7cfa087ca7114653d9be7cc"> 5025</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET                   FSMC_BWTRx_ADDSET_Msk              </span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab86e17e3d26b74d4bfedebeacdea5af3"> 5026</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0303f79dd8db905723ee4e18d64cdddc"> 5027</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0149acc88dda75e13976a5d2717bf1a0"> 5028</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_2                 (0x4UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cd2cfd0cbb45b507a198e80a0bff0a"> 5029</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDSET_3                 (0x8UL &lt;&lt; FSMC_BWTRx_ADDSET_Pos)    </span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_Pos               (4U)                               </span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c33a9a2296c7bc32ee7dceb5210daab"> 5032</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_Msk               (0xFUL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57d8b07ce7bd346482a1f245044898b8"> 5033</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD                   FSMC_BWTRx_ADDHLD_Msk              </span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7beabd5047b18ec2b91dcbcd59ede956"> 5034</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd5d1f509a224c1cc29e1da9eaeafb37"> 5035</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dc2d5573f8a269822c44e86122e207c"> 5036</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_2                 (0x4UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe017ce119c5c711c68c63b444cc9ee"> 5037</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ADDHLD_3                 (0x8UL &lt;&lt; FSMC_BWTRx_ADDHLD_Pos)    </span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_Pos               (8U)                               </span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b43b29d55d016c6439a5754deee6505"> 5040</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_Msk               (0xFFUL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3224de10a2805466ec40009edc6d000a"> 5041</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST                   FSMC_BWTRx_DATAST_Msk              </span></div>
<div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3923ed25b600cb66ec4c967f00d3b688"> 5042</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_0                 (0x01UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba88e3a15a7e3c03f2fe188d36fdaf0"> 5043</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_1                 (0x02UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace8812f42b6e6fd5ce64ca150aca2995"> 5044</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_2                 (0x04UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f21a8e7a291557bbb13a26a0729119"> 5045</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_3                 (0x08UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa320a9cde4729620babd9c4141ac14ee"> 5046</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_4                 (0x10UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4f11e7d14f7163f3e04ff9f81b9c8b"> 5047</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_5                 (0x20UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac108c94d0af10cb73933487f58752d6f"> 5048</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_6                 (0x40UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae573b74f00d9109590854957b57c4e"> 5049</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_DATAST_7                 (0x80UL &lt;&lt; FSMC_BWTRx_DATAST_Pos)   </span></div>
<div class="line"><a name="l05051"></a><span class="lineno"> 5051</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_Pos              (16U)                              </span></div>
<div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2793bcde11a9bfa1520122e92be463c3"> 5052</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_Msk              (0xFUL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67b59e024f59bdecd4334e959f157b7c"> 5053</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN                  FSMC_BWTRx_BUSTURN_Msk             </span></div>
<div class="line"><a name="l05054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9b27637ec0a51d07ce88b26d8e5b6b7"> 5054</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_0                (0x1UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5671a27fd9c5a6e68672903e94f73375"> 5055</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_1                (0x2UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1af1103b9456452a238087b73b385d9"> 5056</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_2                (0x4UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2827240831988b2fc44cfb2d8897186"> 5057</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_BUSTURN_3                (0x8UL &lt;&lt; FSMC_BWTRx_BUSTURN_Pos)   </span></div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_Pos               (28U)                              </span></div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefc356aa068de188beb0bd6dd4373010"> 5060</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_Msk               (0x3UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6607c5c762991f146119b05e8c7ae334"> 5061</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD                   FSMC_BWTRx_ACCMOD_Msk              </span></div>
<div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga301b1ea8641ad780a6ffe6ddfdb6281d"> 5062</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_0                 (0x1UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1a82e85a29afdfa0b84fe96cc934067"> 5063</a></span>&#160;<span class="preprocessor">#define FSMC_BWTRx_ACCMOD_1                 (0x2UL &lt;&lt; FSMC_BWTRx_ACCMOD_Pos)    </span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PCRx (x = 2 to 4) register  *******************/</span></div>
<div class="line"><a name="l05066"></a><span class="lineno"> 5066</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN_Pos               (1U)                               </span></div>
<div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga335c11db35374da4c126b705f352f17c"> 5067</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN_Msk               (0x1UL &lt;&lt; FSMC_PCRx_PWAITEN_Pos)    </span></div>
<div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e69df2989de21d509063d933ce0e558"> 5068</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWAITEN                   FSMC_PCRx_PWAITEN_Msk              </span></div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN_Pos                 (2U)                               </span></div>
<div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8a220bbabd04d2a3c0640b9037287b3"> 5070</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN_Msk                 (0x1UL &lt;&lt; FSMC_PCRx_PBKEN_Pos)      </span></div>
<div class="line"><a name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaab71caaa7afb5334bfdb09fd1cf9b15"> 5071</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PBKEN                     FSMC_PCRx_PBKEN_Msk                </span></div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP_Pos                  (3U)                               </span></div>
<div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11bdd0c4f27d93292828d4ce4dde883e"> 5073</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP_Msk                  (0x1UL &lt;&lt; FSMC_PCRx_PTYP_Pos)       </span></div>
<div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801bb10e59b5ae24caf3c9e72b366a67"> 5074</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PTYP                      FSMC_PCRx_PTYP_Msk                 </span></div>
<div class="line"><a name="l05076"></a><span class="lineno"> 5076</span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_Pos                  (4U)                               </span></div>
<div class="line"><a name="l05077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba773a5c803f082203116eafe15493d8"> 5077</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_Msk                  (0x3UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5de9012db994f53e4f523aa30451b4ea"> 5078</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID                      FSMC_PCRx_PWID_Msk                 </span></div>
<div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4e935f6bb9516b28046d8e9296656"> 5079</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_0                    (0x1UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0feae7b0f42954a0a3fffc27e00268"> 5080</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_PWID_1                    (0x2UL &lt;&lt; FSMC_PCRx_PWID_Pos)       </span></div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN_Pos                 (6U)                               </span></div>
<div class="line"><a name="l05083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaed49474ed4530ab9d03447254cb9ff"> 5083</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN_Msk                 (0x1UL &lt;&lt; FSMC_PCRx_ECCEN_Pos)      </span></div>
<div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50ec3016967282e4a579790aa161fed9"> 5084</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCEN                     FSMC_PCRx_ECCEN_Msk                </span></div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_Pos                  (9U)                               </span></div>
<div class="line"><a name="l05087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25746b49f387b59e2e9835553b37622a"> 5087</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_Msk                  (0xFUL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a8b4aa9b4c03d818e71b88af35436f"> 5088</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR                      FSMC_PCRx_TCLR_Msk                 </span></div>
<div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32805b12c83d494757e3a05da2a71e82"> 5089</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_0                    (0x1UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd8c6fd51c9e5b9f47f990b83a8b09"> 5090</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_1                    (0x2UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bef0d6473b61eb171b3ef00b1f4dbaf"> 5091</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_2                    (0x4UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga959561c94171c4e6261093090cc9b15d"> 5092</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TCLR_3                    (0x8UL &lt;&lt; FSMC_PCRx_TCLR_Pos)       </span></div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_Pos                   (13U)                              </span></div>
<div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb055d1b12084c406399ee7179df5952"> 5095</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_Msk                   (0xFUL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ed477500999b7a6e000a27af937b9d"> 5096</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR                       FSMC_PCRx_TAR_Msk                  </span></div>
<div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91a0d80e42fc0fdbed41d7c8cf7dda55"> 5097</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_0                     (0x1UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ad4586f1b12f17c59e09450dbe8253"> 5098</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_1                     (0x2UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff15468f376d25fd0efabcd311fe6a56"> 5099</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_2                     (0x4UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc98e00a1f942b863093522aa6c8d8ba"> 5100</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_TAR_3                     (0x8UL &lt;&lt; FSMC_PCRx_TAR_Pos)        </span></div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_Pos                 (17U)                              </span></div>
<div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8721463f8ccb9d6cfd145251a93e6427"> 5103</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_Msk                 (0x7UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be3795095366141324b17ad65b09445"> 5104</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS                     FSMC_PCRx_ECCPS_Msk                </span></div>
<div class="line"><a name="l05105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5904209e2faa40d69ef408ebe4cc2884"> 5105</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_0                   (0x1UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fb909634696d75e1cd426eb17b33a78"> 5106</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_1                   (0x2UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf598ca263b88702d866ebfbd28c6a655"> 5107</a></span>&#160;<span class="preprocessor">#define FSMC_PCRx_ECCPS_2                   (0x4UL &lt;&lt; FSMC_PCRx_ECCPS_Pos)      </span></div>
<div class="line"><a name="l05109"></a><span class="lineno"> 5109</span>&#160;<span class="comment">/*******************  Bit definition for FSMC_SRx (x = 2 to 4) register  *******************/</span></div>
<div class="line"><a name="l05110"></a><span class="lineno"> 5110</span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73fa7a6e81f8fca125877549d4d0d37f"> 5111</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_IRS_Pos)         </span></div>
<div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4b457df3bfa50dc19993eeca5a3f82"> 5112</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IRS                        FSMC_SRx_IRS_Msk                   </span></div>
<div class="line"><a name="l05113"></a><span class="lineno"> 5113</span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380d339d44ac3e325eb4474f5d74d979"> 5114</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_ILS_Pos)         </span></div>
<div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad80df9b2e346883c977d6a178bd8ad9e"> 5115</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILS                        FSMC_SRx_ILS_Msk                   </span></div>
<div class="line"><a name="l05116"></a><span class="lineno"> 5116</span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1720b0f3f02143f8a44fd7a8d424380"> 5117</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS_Msk                    (0x1UL &lt;&lt; FSMC_SRx_IFS_Pos)         </span></div>
<div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81fbe2cc472c7d50396bc5cb420ec02"> 5118</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFS                        FSMC_SRx_IFS_Msk                   </span></div>
<div class="line"><a name="l05119"></a><span class="lineno"> 5119</span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN_Pos                   (3U)                               </span></div>
<div class="line"><a name="l05120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7b9d9baf29323f25984e731bb678cb"> 5120</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_IREN_Pos)        </span></div>
<div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb625737e610d2d9f466aec74844a13f"> 5121</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IREN                       FSMC_SRx_IREN_Msk                  </span></div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadf205b5959e00603a21cb7e71ad91aa"> 5123</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_ILEN_Pos)        </span></div>
<div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fbd6fa66d194a02fac4badd67d2e65e"> 5124</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_ILEN                       FSMC_SRx_ILEN_Msk                  </span></div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace0c7ca1e7d5d55e3c0f2c2e8955358f"> 5126</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN_Msk                   (0x1UL &lt;&lt; FSMC_SRx_IFEN_Pos)        </span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ca6c770dca2e0467e378fd4de946bf9"> 5127</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_IFEN                       FSMC_SRx_IFEN_Msk                  </span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT_Pos                  (6U)                               </span></div>
<div class="line"><a name="l05129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1d3b282f4ecc443490178af7196f2c6"> 5129</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT_Msk                  (0x1UL &lt;&lt; FSMC_SRx_FEMPT_Pos)       </span></div>
<div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199e38f19ccd0ffa5a099fd63991524"> 5130</a></span>&#160;<span class="preprocessor">#define FSMC_SRx_FEMPT                      FSMC_SRx_FEMPT_Msk                 </span></div>
<div class="line"><a name="l05132"></a><span class="lineno"> 5132</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PMEMx (x = 2 to 4) register  ******************/</span></div>
<div class="line"><a name="l05133"></a><span class="lineno"> 5133</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_Pos              (0U)                               </span></div>
<div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadb28d3691547b1582af1c7b0e63aee"> 5134</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_Msk              (0xFFUL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248b700b98b7c02d299c5da30feb2ac2"> 5135</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx                  FSMC_PMEMx_MEMSETx_Msk             </span></div>
<div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c3b8c290b7902c63b8c323dc1aea9"> 5136</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_0                (0x01UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09dcc360d7135eb57a22641f985d8352"> 5137</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_1                (0x02UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44266c5be277a6940fda379e628a6d2d"> 5138</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_2                (0x04UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c399e62ca5cfd5bcc4c901e832af4aa"> 5139</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_3                (0x08UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f9339237d69d6a4d52a2bb263540723"> 5140</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_4                (0x10UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778e098ad5ff7942ba3314a567bca055"> 5141</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_5                (0x20UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedc54c43662f5b1486a4c8dd9ed88c9"> 5142</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_6                (0x40UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89edd6b62dba99937a0ad21451fa43f"> 5143</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMSETx_7                (0x80UL &lt;&lt; FSMC_PMEMx_MEMSETx_Pos)  </span></div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_Pos             (8U)                               </span></div>
<div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c84788525062bd1b50a8fb2554dab31"> 5146</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_Msk             (0xFFUL &lt;&lt; FSMC_PMEMx_MEMWAITx_Pos) </span></div>
<div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70870ae37ee1745c0b41da1e00656bf0"> 5147</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx                 FSMC_PMEMx_MEMWAITx_Msk            </span></div>
<div class="line"><a name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62d11b6ba94667f0da651af8eb90ab3"> 5148</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAIT2_0               0x00000100U                        </span></div>
<div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59fe75f7f3a07ee6c6e82e08d5d94df"> 5149</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_1               0x00000200U                        </span></div>
<div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222ea8e882ad976e217628cbaca0d5e4"> 5150</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_2               0x00000400U                        </span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c185253c5e517c50f144d95214ce7b3"> 5151</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_3               0x00000800U                        </span></div>
<div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e32599df2c29f0fe9985a67caaa5f63"> 5152</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_4               0x00001000U                        </span></div>
<div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17cd015fd82c5f3e63154990bc1ac3b3"> 5153</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_5               0x00002000U                        </span></div>
<div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab37fef141d6c3c7b5e6815c94e1da591"> 5154</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_6               0x00004000U                        </span></div>
<div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe09b84e33f095a8dcddf00bc50962a"> 5155</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMWAITx_7               0x00008000U                        </span></div>
<div class="line"><a name="l05157"></a><span class="lineno"> 5157</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_Pos             (16U)                              </span></div>
<div class="line"><a name="l05158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ebf41dbf92c103359cfe336fa30044b"> 5158</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_Msk             (0xFFUL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bc06d9f638e11770f24a6795b7f26c"> 5159</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx                 FSMC_PMEMx_MEMHOLDx_Msk            </span></div>
<div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cdad0a2ee9b21521e4d02916408633a"> 5160</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_0               (0x01UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112b6b36b84f01a2c2389d9a071a51c"> 5161</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_1               (0x02UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa012db53c5e18d70071b22d902dc46a0"> 5162</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_2               (0x04UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294084b3a87dffc24eccb612d49e325f"> 5163</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_3               (0x08UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7fc6738c3b9d051ac74a4d7ef77f51d"> 5164</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_4               (0x10UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84575f010553d0bcda32a8854a3c392f"> 5165</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_5               (0x20UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad374362d6a6aab9738f5a42cbedda22a"> 5166</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_6               (0x40UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf53e05f101f1cb5efc5f0d8337c3705e"> 5167</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHOLDx_7               (0x80UL &lt;&lt; FSMC_PMEMx_MEMHOLDx_Pos) </span></div>
<div class="line"><a name="l05169"></a><span class="lineno"> 5169</span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_Pos              (24U)                              </span></div>
<div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149de6b46104fefd60d2860f3ea2eb0c"> 5170</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_Msk              (0xFFUL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ee07910d543e4c9ed638af3ba6f2e8"> 5171</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx                  FSMC_PMEMx_MEMHIZx_Msk             </span></div>
<div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3397aab98bde29d9b3d7aa87b5f5af88"> 5172</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_0                (0x01UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d858d7040b92c72cdf78a4b760cf22f"> 5173</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_1                (0x02UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5b61f932bb0becd908bcfef44e0e019"> 5174</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_2                (0x04UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a934ffa8d59b1e0ef346cfc7e0aa5d7"> 5175</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_3                (0x08UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad83df8813c40654b1214b6e1482101"> 5176</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_4                (0x10UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c20f7bf80eee8bb0dc9082ec65d00"> 5177</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_5                (0x20UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf7f709823578e67067e04f6246e459e"> 5178</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_6                (0x40UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384a4f69e31bb42840c3ddf0eb50bd39"> 5179</a></span>&#160;<span class="preprocessor">#define FSMC_PMEMx_MEMHIZx_7                (0x80UL &lt;&lt; FSMC_PMEMx_MEMHIZx_Pos)  </span></div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PATTx (x = 2 to 4) register  ******************/</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_Pos              (0U)                               </span></div>
<div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e870bb07efb73085d5a304d24577831"> 5183</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_Msk              (0xFFUL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadab45ee6c75103aadb7e5d68b6869f80"> 5184</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx                  FSMC_PATTx_ATTSETx_Msk             </span></div>
<div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff516a883cbf0886671d861f2184af86"> 5185</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_0                (0x01UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccf1272959d14f9f89209e366095db3"> 5186</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_1                (0x02UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84a2df99d404eb4434c675e85240980e"> 5187</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_2                (0x04UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460e9ec9023affbad2b2a659cbd64c13"> 5188</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_3                (0x08UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0f1bafdb3f54e5110cc4e4c7888821c"> 5189</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_4                (0x10UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33c7a499b8531e5473166e0d4bb8219e"> 5190</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_5                (0x20UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1fec1d29793e6141f5924945e2dc186"> 5191</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_6                (0x40UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac421005971be4797306a907748bc3a76"> 5192</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTSETx_7                (0x80UL &lt;&lt; FSMC_PATTx_ATTSETx_Pos)  </span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_Pos             (8U)                               </span></div>
<div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657bf6fd860b06691f653de20b846f71"> 5195</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_Msk             (0xFFUL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc060621c847eb2e76448152f261ccd4"> 5196</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx                 FSMC_PATTx_ATTWAITx_Msk            </span></div>
<div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ea4fa30ff539ad5d691eafbce8e00e"> 5197</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_0               (0x01UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d5f0e5dfd2967f3b8495c31ac1c44f"> 5198</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_1               (0x02UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a68dc809fb70ec27407fd70a3f2918f"> 5199</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_2               (0x04UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60a7128bb1b9be9045b4ec2f99f5bc4f"> 5200</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_3               (0x08UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cad2a6ccceb6dde497f9793fe3b371"> 5201</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_4               (0x10UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf053f6ee3d552e5f386864764f2423c1"> 5202</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_5               (0x20UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad92576674de9d7042be993dcc200561"> 5203</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_6               (0x40UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7706a8b8c2bafc0b114fb0d91f710377"> 5204</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTWAITx_7               (0x80UL &lt;&lt; FSMC_PATTx_ATTWAITx_Pos) </span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_Pos             (16U)                              </span></div>
<div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae86fcaa839f3f7c7e63bbead7242bb4d"> 5207</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_Msk             (0xFFUL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad006c9e3611e0524a27c028db8352415"> 5208</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx                 FSMC_PATTx_ATTHOLDx_Msk            </span></div>
<div class="line"><a name="l05209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8083e1a103cbe88a63a3ddd7a56eac50"> 5209</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_0               (0x01UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cbe59efd39e03865fe53494035e460a"> 5210</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_1               (0x02UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40b52cfa5e136b1d6c3d85a1a95465f1"> 5211</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_2               (0x04UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44af58312a13a5b88d1a560a52f12b24"> 5212</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_3               (0x08UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd4326250b75aef0c726be1345939da3"> 5213</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_4               (0x10UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2913ff0e977f31626a70d7082fa003de"> 5214</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_5               (0x20UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63d81dc3ba5052f0792ddf020a80b61b"> 5215</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_6               (0x40UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df00cb1b95a2b97c47097071e5d2337"> 5216</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHOLDx_7               (0x80UL &lt;&lt; FSMC_PATTx_ATTHOLDx_Pos) </span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_Pos              (24U)                              </span></div>
<div class="line"><a name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29b41806c8667980935fb1beaa4442a"> 5219</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_Msk              (0xFFUL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab109d8879a220b26246ff424794baa8f"> 5220</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx                  FSMC_PATTx_ATTHIZx_Msk             </span></div>
<div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676bbb63cf6887cf5c7c2acd88f1b3a7"> 5221</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_0                (0x01UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a07610aae0fbce0f429e48e90e1f83b"> 5222</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_1                (0x02UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a49758068e9947c752dd5f07d33b499"> 5223</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_2                (0x04UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20e60926796457a83d40e93e33072a3"> 5224</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_3                (0x08UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546e2045e433bcc74bfa7af331de0ea3"> 5225</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_4                (0x10UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc05b3c9eca58da44472c23ba939f48"> 5226</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_5                (0x20UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85500d3fd7a7cc81b2c9b2c518d8d3e1"> 5227</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_6                (0x40UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9cdcf79fbf1e132fb3ff53f57aaaae"> 5228</a></span>&#160;<span class="preprocessor">#define FSMC_PATTx_ATTHIZx_7                (0x80UL &lt;&lt; FSMC_PATTx_ATTHIZx_Pos)  </span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span></div>
<div class="line"><a name="l05231"></a><span class="lineno"> 5231</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_Pos                (0U)                               </span></div>
<div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3358c18b8b82cd13305ec60101187b5c"> 5232</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_Msk                (0xFFUL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a"> 5233</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4                    FSMC_PIO4_IOSET4_Msk               </span></div>
<div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967"> 5234</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_0                  (0x01UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d"> 5235</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_1                  (0x02UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927"> 5236</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_2                  (0x04UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9"> 5237</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_3                  (0x08UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29"> 5238</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_4                  (0x10UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a"> 5239</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_5                  (0x20UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57"> 5240</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_6                  (0x40UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1"> 5241</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOSET4_7                  (0x80UL &lt;&lt; FSMC_PIO4_IOSET4_Pos)    </span></div>
<div class="line"><a name="l05243"></a><span class="lineno"> 5243</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_Pos               (8U)                               </span></div>
<div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4594c1e3df3d2345bf1207cab2de430"> 5244</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_Msk               (0xFFUL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c"> 5245</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4                   FSMC_PIO4_IOWAIT4_Msk              </span></div>
<div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7"> 5246</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_0                 (0x01UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da"> 5247</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_1                 (0x02UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75"> 5248</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_2                 (0x04UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f"> 5249</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_3                 (0x08UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02"> 5250</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_4                 (0x10UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215"> 5251</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_5                 (0x20UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b"> 5252</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_6                 (0x40UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc"> 5253</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOWAIT4_7                 (0x80UL &lt;&lt; FSMC_PIO4_IOWAIT4_Pos)   </span></div>
<div class="line"><a name="l05255"></a><span class="lineno"> 5255</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_Pos               (16U)                              </span></div>
<div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cfbf79cf550a6d25af660a9b78ae382"> 5256</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_Msk               (0xFFUL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878"> 5257</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4                   FSMC_PIO4_IOHOLD4_Msk              </span></div>
<div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4"> 5258</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_0                 (0x01UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307"> 5259</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_1                 (0x02UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096"> 5260</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_2                 (0x04UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6"> 5261</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_3                 (0x08UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d"> 5262</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_4                 (0x10UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6"> 5263</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_5                 (0x20UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc"> 5264</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_6                 (0x40UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953"> 5265</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHOLD4_7                 (0x80UL &lt;&lt; FSMC_PIO4_IOHOLD4_Pos)   </span></div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_Pos                (24U)                              </span></div>
<div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b36d517941428d62268b10e8058abf4"> 5268</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_Msk                (0xFFUL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d"> 5269</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4                    FSMC_PIO4_IOHIZ4_Msk               </span></div>
<div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c"> 5270</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_0                  (0x01UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2"> 5271</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_1                  (0x02UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21"> 5272</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_2                  (0x04UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba"> 5273</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_3                  (0x08UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee"> 5274</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_4                  (0x10UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a"> 5275</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_5                  (0x20UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a"> 5276</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_6                  (0x40UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4"> 5277</a></span>&#160;<span class="preprocessor">#define FSMC_PIO4_IOHIZ4_7                  (0x80UL &lt;&lt; FSMC_PIO4_IOHIZ4_Pos)    </span></div>
<div class="line"><a name="l05279"></a><span class="lineno"> 5279</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span></div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga263cd31cea7c03124b24b94bec2ba751"> 5281</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2_Msk                 (0xFFFFFFFFUL &lt;&lt; FSMC_ECCR2_ECC2_Pos) </span></div>
<div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba"> 5282</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR2_ECC2                     FSMC_ECCR2_ECC2_Msk                </span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span></div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f7ec32f0cb28be8c241bf487fdc8c3"> 5286</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3_Msk                 (0xFFFFFFFFUL &lt;&lt; FSMC_ECCR3_ECC3_Pos) </span></div>
<div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be"> 5287</a></span>&#160;<span class="preprocessor">#define FSMC_ECCR3_ECC3                     FSMC_ECCR3_ECC3_Msk                </span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05291"></a><span class="lineno"> 5291</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05292"></a><span class="lineno"> 5292</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05294"></a><span class="lineno"> 5294</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l05296"></a><span class="lineno"> 5296</span>&#160;<span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F1 serie)</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4758fe671118c1c69fafdf728d70aa1"> 5298</a></span>&#160;<span class="preprocessor">#define SPI_I2S_SUPPORT       </span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor">#define SPI_CRC_ERROR_WORKAROUND_FEATURE</span></div>
<div class="line"><a name="l05300"></a><span class="lineno"> 5300</span>&#160; </div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5303</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA_Msk                    (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)         </span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5304</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA                        SPI_CR1_CPHA_Msk                   </span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5306</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL_Msk                    (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)         </span></div>
<div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5307</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL                        SPI_CR1_CPOL_Msk                   </span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5309</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR_Msk                    (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)         </span></div>
<div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5310</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR                        SPI_CR1_MSTR_Msk                   </span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Pos                      (3U)                               </span></div>
<div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5313</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_Msk                      (0x7UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5314</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR                          SPI_CR1_BR_Msk                     </span></div>
<div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5315</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_0                        (0x1UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5316</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_1                        (0x2UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5317</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR_2                        (0x4UL &lt;&lt; SPI_CR1_BR_Pos)           </span></div>
<div class="line"><a name="l05319"></a><span class="lineno"> 5319</span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Pos                     (6U)                               </span></div>
<div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5320</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE_Msk                     (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)          </span></div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5321</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE                         SPI_CR1_SPE_Msk                    </span></div>
<div class="line"><a name="l05322"></a><span class="lineno"> 5322</span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos                (7U)                               </span></div>
<div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5323</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk                (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)     </span></div>
<div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5324</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST                    SPI_CR1_LSBFIRST_Msk               </span></div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Pos                     (8U)                               </span></div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5326</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI_Msk                     (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)          </span></div>
<div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5327</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI                         SPI_CR1_SSI_Msk                    </span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Pos                     (9U)                               </span></div>
<div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5329</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM_Msk                     (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)          </span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5330</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM                         SPI_CR1_SSM_Msk                    </span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Pos                  (10U)                              </span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5332</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY_Msk                  (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)       </span></div>
<div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5333</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY                      SPI_CR1_RXONLY_Msk                 </span></div>
<div class="line"><a name="l05334"></a><span class="lineno"> 5334</span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Pos                     (11U)                              </span></div>
<div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5335</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF_Msk                     (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)          </span></div>
<div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5336</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF                         SPI_CR1_DFF_Msk                    </span></div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos                 (12U)                              </span></div>
<div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5338</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk                 (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)      </span></div>
<div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5339</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT                     SPI_CR1_CRCNEXT_Msk                </span></div>
<div class="line"><a name="l05340"></a><span class="lineno"> 5340</span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Pos                   (13U)                              </span></div>
<div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5341</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN_Msk                   (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)        </span></div>
<div class="line"><a name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5342</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN                       SPI_CR1_CRCEN_Msk                  </span></div>
<div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Pos                  (14U)                              </span></div>
<div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5344</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE_Msk                  (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)       </span></div>
<div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5345</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE                      SPI_CR1_BIDIOE_Msk                 </span></div>
<div class="line"><a name="l05346"></a><span class="lineno"> 5346</span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos                (15U)                              </span></div>
<div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5347</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk                (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)     </span></div>
<div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5348</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE                    SPI_CR1_BIDIMODE_Msk               </span></div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5352</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk                 (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)      </span></div>
<div class="line"><a name="l05353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5353</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN                     SPI_CR2_RXDMAEN_Msk                </span></div>
<div class="line"><a name="l05354"></a><span class="lineno"> 5354</span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos                 (1U)                               </span></div>
<div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5355</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk                 (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)      </span></div>
<div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5356</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN                     SPI_CR2_TXDMAEN_Msk                </span></div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5358</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE_Msk                    (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)         </span></div>
<div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5359</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE                        SPI_CR2_SSOE_Msk                   </span></div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5361</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE_Msk                   (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)        </span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5362</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE                       SPI_CR2_ERRIE_Msk                  </span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5364</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE_Msk                  (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)       </span></div>
<div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5365</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE                      SPI_CR2_RXNEIE_Msk                 </span></div>
<div class="line"><a name="l05366"></a><span class="lineno"> 5366</span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Pos                   (7U)                               </span></div>
<div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5367</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE_Msk                   (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)        </span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5368</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE                       SPI_CR2_TXEIE_Msk                  </span></div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;<span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5372</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE_Msk                     (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)          </span></div>
<div class="line"><a name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5373</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE                         SPI_SR_RXNE_Msk                    </span></div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Pos                      (1U)                               </span></div>
<div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5375</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE_Msk                      (0x1UL &lt;&lt; SPI_SR_TXE_Pos)           </span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5376</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE                          SPI_SR_TXE_Msk                     </span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Pos                   (2U)                               </span></div>
<div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5378</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE_Msk                   (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)        </span></div>
<div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5379</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE                       SPI_SR_CHSIDE_Msk                  </span></div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Pos                      (3U)                               </span></div>
<div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5381</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR_Msk                      (0x1UL &lt;&lt; SPI_SR_UDR_Pos)           </span></div>
<div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5382</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR                          SPI_SR_UDR_Msk                     </span></div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5384</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR_Msk                   (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)        </span></div>
<div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5385</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR                       SPI_SR_CRCERR_Msk                  </span></div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Pos                     (5U)                               </span></div>
<div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5387</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF_Msk                     (0x1UL &lt;&lt; SPI_SR_MODF_Pos)          </span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5388</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF                         SPI_SR_MODF_Msk                    </span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Pos                      (6U)                               </span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5390</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR_Msk                      (0x1UL &lt;&lt; SPI_SR_OVR_Pos)           </span></div>
<div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5391</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR                          SPI_SR_OVR_Msk                     </span></div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Pos                      (7U)                               </span></div>
<div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5393</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY_Msk                      (0x1UL &lt;&lt; SPI_SR_BSY_Pos)           </span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5394</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY                          SPI_SR_BSY_Msk                     </span></div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor">#define SPI_DR_DR_Pos                       (0U)                               </span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5398</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR_Msk                       (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)         </span></div>
<div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5399</a></span>&#160;<span class="preprocessor">#define SPI_DR_DR                           SPI_DR_DR_Msk                      </span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos               (0U)                               </span></div>
<div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5403</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk               (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos) </span></div>
<div class="line"><a name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5404</a></span>&#160;<span class="preprocessor">#define SPI_CRCPR_CRCPOLY                   SPI_CRCPR_CRCPOLY_Msk              </span></div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160;<span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a name="l05407"></a><span class="lineno"> 5407</span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos                (0U)                               </span></div>
<div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5408</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk                (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)  </span></div>
<div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5409</a></span>&#160;<span class="preprocessor">#define SPI_RXCRCR_RXCRC                    SPI_RXCRCR_RXCRC_Msk               </span></div>
<div class="line"><a name="l05411"></a><span class="lineno"> 5411</span>&#160;<span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a name="l05412"></a><span class="lineno"> 5412</span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos                (0U)                               </span></div>
<div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5413</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk                (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)  </span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5414</a></span>&#160;<span class="preprocessor">#define SPI_TXCRCR_TXCRC                    SPI_TXCRCR_TXCRC_Msk               </span></div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos               (0U)                               </span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5418</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk               (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)    </span></div>
<div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5419</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CHLEN                   SPI_I2SCFGR_CHLEN_Msk              </span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos              (1U)                               </span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5422</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5423</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN                  SPI_I2SCFGR_DATLEN_Msk             </span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5424</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0                (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l05425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5425</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1                (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)   </span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos               (3U)                               </span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5428</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk               (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)    </span></div>
<div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5429</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_CKPOL                   SPI_I2SCFGR_CKPOL_Msk              </span></div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos              (4U)                               </span></div>
<div class="line"><a name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5432</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l05433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5433</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD                  SPI_I2SCFGR_I2SSTD_Msk             </span></div>
<div class="line"><a name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5434</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l05435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5435</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1                (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)   </span></div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos             (7U)                               </span></div>
<div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5438</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk             (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)  </span></div>
<div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5439</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC                 SPI_I2SCFGR_PCMSYNC_Msk            </span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos              (8U)                               </span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5442</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk              (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5443</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG                  SPI_I2SCFGR_I2SCFG_Msk             </span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5444</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5445</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1                (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)   </span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos                (10U)                              </span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5448</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk                (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)     </span></div>
<div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5449</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SE                    SPI_I2SCFGR_I2SE_Msk               </span></div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos              (11U)                              </span></div>
<div class="line"><a name="l05451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5451</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk              (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)   </span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5452</a></span>&#160;<span class="preprocessor">#define SPI_I2SCFGR_I2SMOD                  SPI_I2SCFGR_I2SMOD_Msk             </span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a name="l05454"></a><span class="lineno"> 5454</span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos                (0U)                               </span></div>
<div class="line"><a name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5455</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk                (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)    </span></div>
<div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5456</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_I2SDIV                    SPI_I2SPR_I2SDIV_Msk               </span></div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Pos                   (8U)                               </span></div>
<div class="line"><a name="l05458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5458</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD_Msk                   (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)        </span></div>
<div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5459</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_ODD                       SPI_I2SPR_ODD_Msk                  </span></div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos                 (9U)                               </span></div>
<div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5461</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk                 (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)      </span></div>
<div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5462</a></span>&#160;<span class="preprocessor">#define SPI_I2SPR_MCKOE                     SPI_I2SPR_MCKOE_Msk                </span></div>
<div class="line"><a name="l05464"></a><span class="lineno"> 5464</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160; </div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 5472</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE_Msk                      (0x1UL &lt;&lt; I2C_CR1_PE_Pos)           </span></div>
<div class="line"><a name="l05473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 5473</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE                          I2C_CR1_PE_Msk                     </span></div>
<div class="line"><a name="l05474"></a><span class="lineno"> 5474</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Pos                   (1U)                               </span></div>
<div class="line"><a name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 5475</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS_Msk                   (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)        </span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 5476</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS                       I2C_CR1_SMBUS_Msk                  </span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos                 (3U)                               </span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 5478</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk                 (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)      </span></div>
<div class="line"><a name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 5479</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE                     I2C_CR1_SMBTYPE_Msk                </span></div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 5481</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)        </span></div>
<div class="line"><a name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 5482</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP                       I2C_CR1_ENARP_Msk                  </span></div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 5484</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC_Msk                   (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)        </span></div>
<div class="line"><a name="l05485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 5485</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC                       I2C_CR1_ENPEC_Msk                  </span></div>
<div class="line"><a name="l05486"></a><span class="lineno"> 5486</span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Pos                    (6U)                               </span></div>
<div class="line"><a name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 5487</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC_Msk                    (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)         </span></div>
<div class="line"><a name="l05488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 5488</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC                        I2C_CR1_ENGC_Msk                   </span></div>
<div class="line"><a name="l05489"></a><span class="lineno"> 5489</span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos               (7U)                               </span></div>
<div class="line"><a name="l05490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 5490</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk               (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)    </span></div>
<div class="line"><a name="l05491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 5491</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH                   I2C_CR1_NOSTRETCH_Msk              </span></div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;<span class="preprocessor">#define I2C_CR1_START_Pos                   (8U)                               </span></div>
<div class="line"><a name="l05493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 5493</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START_Msk                   (0x1UL &lt;&lt; I2C_CR1_START_Pos)        </span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 5494</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START                       I2C_CR1_START_Msk                  </span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Pos                    (9U)                               </span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 5496</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP_Msk                    (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)         </span></div>
<div class="line"><a name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 5497</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP                        I2C_CR1_STOP_Msk                   </span></div>
<div class="line"><a name="l05498"></a><span class="lineno"> 5498</span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Pos                     (10U)                              </span></div>
<div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 5499</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK_Msk                     (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)          </span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 5500</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK                         I2C_CR1_ACK_Msk                    </span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Pos                     (11U)                              </span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 5502</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS_Msk                     (0x1UL &lt;&lt; I2C_CR1_POS_Pos)          </span></div>
<div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 5503</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS                         I2C_CR1_POS_Msk                    </span></div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Pos                     (12U)                              </span></div>
<div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 5505</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC_Msk                     (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)          </span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 5506</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC                         I2C_CR1_PEC_Msk                    </span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Pos                   (13U)                              </span></div>
<div class="line"><a name="l05508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 5508</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT_Msk                   (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)        </span></div>
<div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 5509</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT                       I2C_CR1_ALERT_Msk                  </span></div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Pos                   (15U)                              </span></div>
<div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 5511</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST_Msk                   (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)        </span></div>
<div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 5512</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST                       I2C_CR1_SWRST_Msk                  </span></div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Pos                    (0U)                               </span></div>
<div class="line"><a name="l05516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 5516</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_Msk                    (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 5517</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ                        I2C_CR2_FREQ_Msk                   </span></div>
<div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 5518</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_0                      (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 5519</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_1                      (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 5520</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_2                      (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 5521</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_3                      (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 5522</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_4                      (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 5523</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ_5                      (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)        </span></div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Pos                 (8U)                               </span></div>
<div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 5526</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)      </span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 5527</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN                     I2C_CR2_ITERREN_Msk                </span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos                 (9U)                               </span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 5529</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)      </span></div>
<div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 5530</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN                     I2C_CR2_ITEVTEN_Msk                </span></div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos                 (10U)                              </span></div>
<div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 5532</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk                 (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)      </span></div>
<div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 5533</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN                     I2C_CR2_ITBUFEN_Msk                </span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Pos                   (11U)                              </span></div>
<div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 5535</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN_Msk                   (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)        </span></div>
<div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 5536</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN                       I2C_CR2_DMAEN_Msk                  </span></div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Pos                    (12U)                              </span></div>
<div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 5538</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST_Msk                    (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)         </span></div>
<div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 5539</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST                        I2C_CR2_LAST_Msk                   </span></div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 5542</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_7                     0x000000FEU             </span></div>
<div class="line"><a name="l05543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 5543</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_9                     0x00000300U             </span></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 5546</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)        </span></div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 5547</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0                       I2C_OAR1_ADD0_Msk                  </span></div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Pos                   (1U)                               </span></div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 5549</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)        </span></div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 5550</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD1                       I2C_OAR1_ADD1_Msk                  </span></div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Pos                   (2U)                               </span></div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 5552</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)        </span></div>
<div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 5553</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD2                       I2C_OAR1_ADD2_Msk                  </span></div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Pos                   (3U)                               </span></div>
<div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 5555</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)        </span></div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 5556</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD3                       I2C_OAR1_ADD3_Msk                  </span></div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 5558</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)        </span></div>
<div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 5559</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD4                       I2C_OAR1_ADD4_Msk                  </span></div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 5561</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)        </span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 5562</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD5                       I2C_OAR1_ADD5_Msk                  </span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Pos                   (6U)                               </span></div>
<div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 5564</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)        </span></div>
<div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 5565</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD6                       I2C_OAR1_ADD6_Msk                  </span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Pos                   (7U)                               </span></div>
<div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 5567</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)        </span></div>
<div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 5568</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD7                       I2C_OAR1_ADD7_Msk                  </span></div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Pos                   (8U)                               </span></div>
<div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 5570</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)        </span></div>
<div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 5571</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD8                       I2C_OAR1_ADD8_Msk                  </span></div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Pos                   (9U)                               </span></div>
<div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 5573</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9_Msk                   (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)        </span></div>
<div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 5574</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD9                       I2C_OAR1_ADD9_Msk                  </span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos                (15U)                              </span></div>
<div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 5577</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk                (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)     </span></div>
<div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 5578</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE                    I2C_OAR1_ADDMODE_Msk               </span></div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;<span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 5582</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk                 (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)      </span></div>
<div class="line"><a name="l05583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 5583</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL                     I2C_OAR2_ENDUAL_Msk                </span></div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Pos                   (1U)                               </span></div>
<div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 5585</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2_Msk                   (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)       </span></div>
<div class="line"><a name="l05586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 5586</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2                       I2C_OAR2_ADD2_Msk                  </span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160;<span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#define I2C_DR_DR_Pos             (0U)                                         </span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 5590</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFUL &lt;&lt; I2C_DR_DR_Pos)                     </span></div>
<div class="line"><a name="l05591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 5591</a></span>&#160;<span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 5595</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB_Msk                      (0x1UL &lt;&lt; I2C_SR1_SB_Pos)           </span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 5596</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB                          I2C_SR1_SB_Msk                     </span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 5598</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR_Msk                    (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)         </span></div>
<div class="line"><a name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 5599</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR                        I2C_SR1_ADDR_Msk                   </span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Pos                     (2U)                               </span></div>
<div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 5601</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF_Msk                     (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)          </span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 5602</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF                         I2C_SR1_BTF_Msk                    </span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Pos                   (3U)                               </span></div>
<div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 5604</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10_Msk                   (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)        </span></div>
<div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 5605</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10                       I2C_SR1_ADD10_Msk                  </span></div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 5607</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF_Msk                   (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)        </span></div>
<div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 5608</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF                       I2C_SR1_STOPF_Msk                  </span></div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Pos                    (6U)                               </span></div>
<div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 5610</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE_Msk                    (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)         </span></div>
<div class="line"><a name="l05611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 5611</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RXNE                        I2C_SR1_RXNE_Msk                   </span></div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Pos                     (7U)                               </span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 5613</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE_Msk                     (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)          </span></div>
<div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 5614</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TXE                         I2C_SR1_TXE_Msk                    </span></div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Pos                    (8U)                               </span></div>
<div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 5616</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR_Msk                    (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)         </span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 5617</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR                        I2C_SR1_BERR_Msk                   </span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Pos                    (9U)                               </span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 5619</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO_Msk                    (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)         </span></div>
<div class="line"><a name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 5620</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO                        I2C_SR1_ARLO_Msk                   </span></div>
<div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Pos                      (10U)                              </span></div>
<div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 5622</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF_Msk                      (0x1UL &lt;&lt; I2C_SR1_AF_Pos)           </span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 5623</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF                          I2C_SR1_AF_Msk                     </span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Pos                     (11U)                              </span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 5625</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR_Msk                     (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)          </span></div>
<div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 5626</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR                         I2C_SR1_OVR_Msk                    </span></div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Pos                  (12U)                              </span></div>
<div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 5628</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR_Msk                  (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)       </span></div>
<div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 5629</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR                      I2C_SR1_PECERR_Msk                 </span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos                 (14U)                              </span></div>
<div class="line"><a name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 5631</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk                 (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)      </span></div>
<div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 5632</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT                     I2C_SR1_TIMEOUT_Msk                </span></div>
<div class="line"><a name="l05633"></a><span class="lineno"> 5633</span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Pos                (15U)                              </span></div>
<div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 5634</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT_Msk                (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)     </span></div>
<div class="line"><a name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 5635</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT                    I2C_SR1_SMBALERT_Msk               </span></div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;<span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 5639</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL_Msk                     (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)          </span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 5640</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL                         I2C_SR2_MSL_Msk                    </span></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Pos                    (1U)                               </span></div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 5642</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY_Msk                    (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)         </span></div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 5643</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY                        I2C_SR2_BUSY_Msk                   </span></div>
<div class="line"><a name="l05644"></a><span class="lineno"> 5644</span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Pos                     (2U)                               </span></div>
<div class="line"><a name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 5645</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA_Msk                     (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)          </span></div>
<div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 5646</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA                         I2C_SR2_TRA_Msk                    </span></div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Pos                 (4U)                               </span></div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 5648</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL_Msk                 (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)      </span></div>
<div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 5649</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL                     I2C_SR2_GENCALL_Msk                </span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos              (5U)                               </span></div>
<div class="line"><a name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 5651</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk              (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)   </span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 5652</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT                  I2C_SR2_SMBDEFAULT_Msk             </span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Pos                 (6U)                               </span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 5654</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST_Msk                 (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)      </span></div>
<div class="line"><a name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 5655</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST                     I2C_SR2_SMBHOST_Msk                </span></div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Pos                   (7U)                               </span></div>
<div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 5657</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF_Msk                   (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)        </span></div>
<div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 5658</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF                       I2C_SR2_DUALF_Msk                  </span></div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Pos                     (8U)                               </span></div>
<div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 5660</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC_Msk                     (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)         </span></div>
<div class="line"><a name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 5661</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC                         I2C_SR2_PEC_Msk                    </span></div>
<div class="line"><a name="l05663"></a><span class="lineno"> 5663</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a name="l05664"></a><span class="lineno"> 5664</span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 5665</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR_Msk                     (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)        </span></div>
<div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 5666</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR                         I2C_CCR_CCR_Msk                    </span></div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Pos                    (14U)                              </span></div>
<div class="line"><a name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 5668</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY_Msk                    (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)         </span></div>
<div class="line"><a name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 5669</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY                        I2C_CCR_DUTY_Msk                   </span></div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Pos                      (15U)                              </span></div>
<div class="line"><a name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 5671</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS_Msk                      (0x1UL &lt;&lt; I2C_CCR_FS_Pos)           </span></div>
<div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 5672</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS                          I2C_CCR_FS_Msk                     </span></div>
<div class="line"><a name="l05674"></a><span class="lineno"> 5674</span>&#160;<span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a name="l05675"></a><span class="lineno"> 5675</span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Pos                 (0U)                               </span></div>
<div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 5676</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE_Msk                 (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)     </span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 5677</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE                     I2C_TRISE_TRISE_Msk                </span></div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05683"></a><span class="lineno"> 5683</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160; </div>
<div class="line"><a name="l05685"></a><span class="lineno"> 5685</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor">#define USART_SR_PE_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a"> 5687</a></span>&#160;<span class="preprocessor">#define USART_SR_PE_Msk                     (0x1UL &lt;&lt; USART_SR_PE_Pos)          </span></div>
<div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 5688</a></span>&#160;<span class="preprocessor">#define USART_SR_PE                         USART_SR_PE_Msk                    </span></div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;<span class="preprocessor">#define USART_SR_FE_Pos                     (1U)                               </span></div>
<div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3"> 5690</a></span>&#160;<span class="preprocessor">#define USART_SR_FE_Msk                     (0x1UL &lt;&lt; USART_SR_FE_Pos)          </span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 5691</a></span>&#160;<span class="preprocessor">#define USART_SR_FE                         USART_SR_FE_Msk                    </span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor">#define USART_SR_NE_Pos                     (2U)                               </span></div>
<div class="line"><a name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf"> 5693</a></span>&#160;<span class="preprocessor">#define USART_SR_NE_Msk                     (0x1UL &lt;&lt; USART_SR_NE_Pos)          </span></div>
<div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 5694</a></span>&#160;<span class="preprocessor">#define USART_SR_NE                         USART_SR_NE_Msk                    </span></div>
<div class="line"><a name="l05695"></a><span class="lineno"> 5695</span>&#160;<span class="preprocessor">#define USART_SR_ORE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5"> 5696</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE_Msk                    (0x1UL &lt;&lt; USART_SR_ORE_Pos)         </span></div>
<div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 5697</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE                        USART_SR_ORE_Msk                   </span></div>
<div class="line"><a name="l05698"></a><span class="lineno"> 5698</span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Pos                   (4U)                               </span></div>
<div class="line"><a name="l05699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497"> 5699</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE_Msk                   (0x1UL &lt;&lt; USART_SR_IDLE_Pos)        </span></div>
<div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 5700</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE                       USART_SR_IDLE_Msk                  </span></div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Pos                   (5U)                               </span></div>
<div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9"> 5702</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE_Msk                   (0x1UL &lt;&lt; USART_SR_RXNE_Pos)        </span></div>
<div class="line"><a name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 5703</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE                       USART_SR_RXNE_Msk                  </span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;<span class="preprocessor">#define USART_SR_TC_Pos                     (6U)                               </span></div>
<div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac"> 5705</a></span>&#160;<span class="preprocessor">#define USART_SR_TC_Msk                     (0x1UL &lt;&lt; USART_SR_TC_Pos)          </span></div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 5706</a></span>&#160;<span class="preprocessor">#define USART_SR_TC                         USART_SR_TC_Msk                    </span></div>
<div class="line"><a name="l05707"></a><span class="lineno"> 5707</span>&#160;<span class="preprocessor">#define USART_SR_TXE_Pos                    (7U)                               </span></div>
<div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0"> 5708</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE_Msk                    (0x1UL &lt;&lt; USART_SR_TXE_Pos)         </span></div>
<div class="line"><a name="l05709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 5709</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE                        USART_SR_TXE_Msk                   </span></div>
<div class="line"><a name="l05710"></a><span class="lineno"> 5710</span>&#160;<span class="preprocessor">#define USART_SR_LBD_Pos                    (8U)                               </span></div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d"> 5711</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD_Msk                    (0x1UL &lt;&lt; USART_SR_LBD_Pos)         </span></div>
<div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 5712</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD                        USART_SR_LBD_Msk                   </span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor">#define USART_SR_CTS_Pos                    (9U)                               </span></div>
<div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9"> 5714</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS_Msk                    (0x1UL &lt;&lt; USART_SR_CTS_Pos)         </span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 5715</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS                        USART_SR_CTS_Msk                   </span></div>
<div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor">#define USART_DR_DR_Pos                     (0U)                               </span></div>
<div class="line"><a name="l05719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f"> 5719</a></span>&#160;<span class="preprocessor">#define USART_DR_DR_Msk                     (0x1FFUL &lt;&lt; USART_DR_DR_Pos)        </span></div>
<div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 5720</a></span>&#160;<span class="preprocessor">#define USART_DR_DR                         USART_DR_DR_Msk                    </span></div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos          (0U)                               </span></div>
<div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea"> 5724</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk          (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos) </span></div>
<div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 5725</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Fraction              USART_BRR_DIV_Fraction_Msk         </span></div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos          (4U)                               </span></div>
<div class="line"><a name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e"> 5727</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk          (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos) </span></div>
<div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 5728</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_Mantissa              USART_BRR_DIV_Mantissa_Msk         </span></div>
<div class="line"><a name="l05730"></a><span class="lineno"> 5730</span>&#160;<span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a name="l05731"></a><span class="lineno"> 5731</span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1"> 5732</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK_Msk                   (0x1UL &lt;&lt; USART_CR1_SBK_Pos)        </span></div>
<div class="line"><a name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 5733</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK                       USART_CR1_SBK_Msk                  </span></div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Pos                   (1U)                               </span></div>
<div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4"> 5735</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU_Msk                   (0x1UL &lt;&lt; USART_CR1_RWU_Pos)        </span></div>
<div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 5736</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU                       USART_CR1_RWU_Msk                  </span></div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;<span class="preprocessor">#define USART_CR1_RE_Pos                    (2U)                               </span></div>
<div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 5738</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE_Msk                    (0x1UL &lt;&lt; USART_CR1_RE_Pos)         </span></div>
<div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 5739</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE                        USART_CR1_RE_Msk                   </span></div>
<div class="line"><a name="l05740"></a><span class="lineno"> 5740</span>&#160;<span class="preprocessor">#define USART_CR1_TE_Pos                    (3U)                               </span></div>
<div class="line"><a name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 5741</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE_Msk                    (0x1UL &lt;&lt; USART_CR1_TE_Pos)         </span></div>
<div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 5742</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE                        USART_CR1_TE_Msk                   </span></div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Pos                (4U)                               </span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 5744</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE_Msk                (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)     </span></div>
<div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 5745</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE                    USART_CR1_IDLEIE_Msk               </span></div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Pos                (5U)                               </span></div>
<div class="line"><a name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 5747</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE_Msk                (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)     </span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 5748</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE                    USART_CR1_RXNEIE_Msk               </span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Pos                  (6U)                               </span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 5750</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE_Msk                  (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)       </span></div>
<div class="line"><a name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 5751</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE                      USART_CR1_TCIE_Msk                 </span></div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Pos                 (7U)                               </span></div>
<div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 5753</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE_Msk                 (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)      </span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 5754</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE                     USART_CR1_TXEIE_Msk                </span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 5756</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE_Msk                  (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)       </span></div>
<div class="line"><a name="l05757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 5757</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE                      USART_CR1_PEIE_Msk                 </span></div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;<span class="preprocessor">#define USART_CR1_PS_Pos                    (9U)                               </span></div>
<div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 5759</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS_Msk                    (0x1UL &lt;&lt; USART_CR1_PS_Pos)         </span></div>
<div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 5760</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS                        USART_CR1_PS_Msk                   </span></div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Pos                   (10U)                              </span></div>
<div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 5762</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE_Msk                   (0x1UL &lt;&lt; USART_CR1_PCE_Pos)        </span></div>
<div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 5763</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE                       USART_CR1_PCE_Msk                  </span></div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Pos                  (11U)                              </span></div>
<div class="line"><a name="l05765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 5765</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE_Msk                  (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)       </span></div>
<div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 5766</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE                      USART_CR1_WAKE_Msk                 </span></div>
<div class="line"><a name="l05767"></a><span class="lineno"> 5767</span>&#160;<span class="preprocessor">#define USART_CR1_M_Pos                     (12U)                              </span></div>
<div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 5768</a></span>&#160;<span class="preprocessor">#define USART_CR1_M_Msk                     (0x1UL &lt;&lt; USART_CR1_M_Pos)          </span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 5769</a></span>&#160;<span class="preprocessor">#define USART_CR1_M                         USART_CR1_M_Msk                    </span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor">#define USART_CR1_UE_Pos                    (13U)                              </span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 5771</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE_Msk                    (0x1UL &lt;&lt; USART_CR1_UE_Pos)         </span></div>
<div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 5772</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE                        USART_CR1_UE_Msk                   </span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 5776</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD_Msk                   (0xFUL &lt;&lt; USART_CR2_ADD_Pos)        </span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 5777</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD                       USART_CR2_ADD_Msk                  </span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Pos                  (5U)                               </span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 5779</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL_Msk                  (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)       </span></div>
<div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 5780</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL                      USART_CR2_LBDL_Msk                 </span></div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Pos                 (6U)                               </span></div>
<div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 5782</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE_Msk                 (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)      </span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 5783</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE                     USART_CR2_LBDIE_Msk                </span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Pos                  (8U)                               </span></div>
<div class="line"><a name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 5785</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL_Msk                  (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)       </span></div>
<div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 5786</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL                      USART_CR2_LBCL_Msk                 </span></div>
<div class="line"><a name="l05787"></a><span class="lineno"> 5787</span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Pos                  (9U)                               </span></div>
<div class="line"><a name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 5788</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA_Msk                  (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)       </span></div>
<div class="line"><a name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 5789</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA                      USART_CR2_CPHA_Msk                 </span></div>
<div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Pos                  (10U)                              </span></div>
<div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 5791</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL_Msk                  (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)       </span></div>
<div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 5792</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL                      USART_CR2_CPOL_Msk                 </span></div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Pos                 (11U)                              </span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 5794</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN_Msk                 (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)      </span></div>
<div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 5795</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN                     USART_CR2_CLKEN_Msk                </span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Pos                  (12U)                              </span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 5798</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_Msk                  (0x3UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 5799</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP                      USART_CR2_STOP_Msk                 </span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 5800</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_0                    (0x1UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 5801</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP_1                    (0x2UL &lt;&lt; USART_CR2_STOP_Pos)       </span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Pos                 (14U)                              </span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 5804</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN_Msk                 (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)      </span></div>
<div class="line"><a name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 5805</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN                     USART_CR2_LINEN_Msk                </span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Pos                   (0U)                               </span></div>
<div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 5809</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE_Msk                   (0x1UL &lt;&lt; USART_CR3_EIE_Pos)        </span></div>
<div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 5810</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE                       USART_CR3_EIE_Msk                  </span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Pos                  (1U)                               </span></div>
<div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 5812</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN_Msk                  (0x1UL &lt;&lt; USART_CR3_IREN_Pos)       </span></div>
<div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 5813</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN                      USART_CR3_IREN_Msk                 </span></div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Pos                  (2U)                               </span></div>
<div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 5815</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP_Msk                  (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)       </span></div>
<div class="line"><a name="l05816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 5816</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP                      USART_CR3_IRLP_Msk                 </span></div>
<div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Pos                 (3U)                               </span></div>
<div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 5818</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL_Msk                 (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)      </span></div>
<div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 5819</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL                     USART_CR3_HDSEL_Msk                </span></div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Pos                  (4U)                               </span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 5821</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK_Msk                  (0x1UL &lt;&lt; USART_CR3_NACK_Pos)       </span></div>
<div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 5822</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK                      USART_CR3_NACK_Msk                 </span></div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Pos                  (5U)                               </span></div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 5824</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN_Msk                  (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)       </span></div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 5825</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN                      USART_CR3_SCEN_Msk                 </span></div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Pos                  (6U)                               </span></div>
<div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 5827</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR_Msk                  (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)       </span></div>
<div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 5828</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR                      USART_CR3_DMAR_Msk                 </span></div>
<div class="line"><a name="l05829"></a><span class="lineno"> 5829</span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Pos                  (7U)                               </span></div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 5830</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT_Msk                  (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)       </span></div>
<div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 5831</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT                      USART_CR3_DMAT_Msk                 </span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Pos                  (8U)                               </span></div>
<div class="line"><a name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 5833</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE_Msk                  (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)       </span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 5834</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE                      USART_CR3_RTSE_Msk                 </span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Pos                  (9U)                               </span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 5836</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE_Msk                  (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)       </span></div>
<div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 5837</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE                      USART_CR3_CTSE_Msk                 </span></div>
<div class="line"><a name="l05838"></a><span class="lineno"> 5838</span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Pos                 (10U)                              </span></div>
<div class="line"><a name="l05839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 5839</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE_Msk                 (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)      </span></div>
<div class="line"><a name="l05840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 5840</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE                     USART_CR3_CTSIE_Msk                </span></div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;<span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Pos                  (0U)                               </span></div>
<div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 5844</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_Msk                  (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 5845</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC                      USART_GTPR_PSC_Msk                 </span></div>
<div class="line"><a name="l05846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 5846</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_0                    (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 5847</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_1                    (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 5848</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_2                    (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 5849</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_3                    (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 5850</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_4                    (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 5851</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_5                    (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 5852</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_6                    (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 5853</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC_7                    (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)      </span></div>
<div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Pos                   (8U)                               </span></div>
<div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 5856</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT_Msk                   (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)       </span></div>
<div class="line"><a name="l05857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 5857</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT                       USART_GTPR_GT_Msk                  </span></div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160; </div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div>
<div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos            (0U)                               </span></div>
<div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 5867</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk            (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 5868</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                DBGMCU_IDCODE_DEV_ID_Msk           </span></div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos            (16U)                              </span></div>
<div class="line"><a name="l05871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 5871</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk            (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 5872</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                DBGMCU_IDCODE_REV_ID_Msk           </span></div>
<div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 5873</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_0              (0x0001UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 5874</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_1              (0x0002UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 5875</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_2              (0x0004UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 5876</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_3              (0x0008UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 5877</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_4              (0x0010UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 5878</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_5              (0x0020UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 5879</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_6              (0x0040UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 5880</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_7              (0x0080UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 5881</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_8              (0x0100UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 5882</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_9              (0x0200UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 5883</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_10             (0x0400UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 5884</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_11             (0x0800UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 5885</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_12             (0x1000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 5886</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_13             (0x2000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 5887</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_14             (0x4000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 5888</a></span>&#160;<span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_15             (0x8000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos             (0U)                               </span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 5892</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk             (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)  </span></div>
<div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 5893</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                 DBGMCU_CR_DBG_SLEEP_Msk            </span></div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos              (1U)                               </span></div>
<div class="line"><a name="l05895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 5895</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)   </span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 5896</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STOP                  DBGMCU_CR_DBG_STOP_Msk             </span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos           (2U)                               </span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 5898</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk           (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 5899</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY               DBGMCU_CR_DBG_STANDBY_Msk          </span></div>
<div class="line"><a name="l05900"></a><span class="lineno"> 5900</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos            (5U)                               </span></div>
<div class="line"><a name="l05901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 5901</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk            (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 5902</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                DBGMCU_CR_TRACE_IOEN_Msk           </span></div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos            (6U)                               </span></div>
<div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 5905</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk            (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 5906</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                DBGMCU_CR_TRACE_MODE_Msk           </span></div>
<div class="line"><a name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 5907</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0              (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 5908</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1              (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP_Pos         (8U)                               </span></div>
<div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f3dfaadbb5595332ed05635fdbec38"> 5911</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1"> 5912</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_IWDG_STOP             DBGMCU_CR_DBG_IWDG_STOP_Msk        </span></div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP_Pos         (9U)                               </span></div>
<div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c54ba904e47d16e3d48db0eef585f1"> 5914</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562"> 5915</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_WWDG_STOP             DBGMCU_CR_DBG_WWDG_STOP_Msk        </span></div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP_Pos         (10U)                              </span></div>
<div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a1b2ae8287b26f496acc2ea211967bc"> 5917</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d"> 5918</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM1_STOP             DBGMCU_CR_DBG_TIM1_STOP_Msk        </span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP_Pos         (11U)                              </span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04fa26e4c86ccf19e811a6ebed5a9edb"> 5920</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM2_STOP_Pos) </span></div>
<div class="line"><a name="l05921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a"> 5921</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM2_STOP             DBGMCU_CR_DBG_TIM2_STOP_Msk        </span></div>
<div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP_Pos         (12U)                              </span></div>
<div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67be668166494a35fa6ee3f92097c524"> 5923</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM3_STOP_Pos) </span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7"> 5924</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM3_STOP             DBGMCU_CR_DBG_TIM3_STOP_Msk        </span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP_Pos         (13U)                              </span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39fac14b7b1ff887817427caa41bc71b"> 5926</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM4_STOP_Pos) </span></div>
<div class="line"><a name="l05927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa"> 5927</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM4_STOP             DBGMCU_CR_DBG_TIM4_STOP_Msk        </span></div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)                             </span></div>
<div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf618d6a2043fc66cc946ccd8cc7502d2"> 5929</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846"> 5930</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)                             </span></div>
<div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5256ff6dfdc31a123f98c129fee34e5"> 5932</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a name="l05933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075"> 5933</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk </span></div>
<div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP_Pos         (18U)                              </span></div>
<div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d46f062c386c0c8cf270b8c4586718"> 5935</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM5_STOP_Pos) </span></div>
<div class="line"><a name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee"> 5936</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM5_STOP             DBGMCU_CR_DBG_TIM5_STOP_Msk        </span></div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP_Pos         (19U)                              </span></div>
<div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad945db7856cfa2ddc7fc968651f5ef"> 5938</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a name="l05939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5"> 5939</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM6_STOP             DBGMCU_CR_DBG_TIM6_STOP_Msk        </span></div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP_Pos         (20U)                              </span></div>
<div class="line"><a name="l05941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddd0542232c4ff5678f10efee8c958ea"> 5941</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM7_STOP_Pos) </span></div>
<div class="line"><a name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5"> 5942</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM7_STOP             DBGMCU_CR_DBG_TIM7_STOP_Msk        </span></div>
<div class="line"><a name="l05943"></a><span class="lineno"> 5943</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP_Pos         (28U)                              </span></div>
<div class="line"><a name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e062a29035b58dc243841fae54ca53"> 5944</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP_Msk         (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM9_STOP_Pos) </span></div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74"> 5945</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM9_STOP             DBGMCU_CR_DBG_TIM9_STOP_Msk        </span></div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP_Pos        (29U)                              </span></div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf621543e7f6f7818d0629eaff2b8e2ba"> 5947</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM10_STOP_Pos) </span></div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de"> 5948</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM10_STOP            DBGMCU_CR_DBG_TIM10_STOP_Msk       </span></div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP_Pos        (30U)                              </span></div>
<div class="line"><a name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3027ef5c976a119692c2646a97853bb6"> 5950</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP_Msk        (0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM11_STOP_Pos) </span></div>
<div class="line"><a name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58"> 5951</a></span>&#160;<span class="preprocessor">#define DBGMCU_CR_DBG_TIM11_STOP            DBGMCU_CR_DBG_TIM11_STOP_Msk       </span></div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05955"></a><span class="lineno"> 5955</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<span class="comment">/*                                                                            */</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Pos               (0U)                               </span></div>
<div class="line"><a name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 5960</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_Msk               (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 5961</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY                   FLASH_ACR_LATENCY_Msk              </span></div>
<div class="line"><a name="l05962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 5962</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_0                 (0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l05963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 5963</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_1                 (0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 5964</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_LATENCY_2                 (0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos)    </span></div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Pos                (3U)                               </span></div>
<div class="line"><a name="l05967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00bf52999edda76e8f32f679d55b5887"> 5967</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA_Msk                (0x1UL &lt;&lt; FLASH_ACR_HLFCYA_Pos)     </span></div>
<div class="line"><a name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9"> 5968</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_HLFCYA                    FLASH_ACR_HLFCYA_Msk               </span></div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Pos                (4U)                               </span></div>
<div class="line"><a name="l05970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9"> 5970</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE_Msk                (0x1UL &lt;&lt; FLASH_ACR_PRFTBE_Pos)     </span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 5971</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBE                    FLASH_ACR_PRFTBE_Msk               </span></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Pos                (5U)                               </span></div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a"> 5973</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS_Msk                (0x1UL &lt;&lt; FLASH_ACR_PRFTBS_Pos)     </span></div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 5974</a></span>&#160;<span class="preprocessor">#define FLASH_ACR_PRFTBS                    FLASH_ACR_PRFTBS_Msk               </span></div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span></div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Pos                (0U)                               </span></div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e"> 5978</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR_Msk                (0xFFFFFFFFUL &lt;&lt; FLASH_KEYR_FKEYR_Pos) </span></div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 5979</a></span>&#160;<span class="preprocessor">#define FLASH_KEYR_FKEYR                    FLASH_KEYR_FKEYR_Msk               </span></div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;<span class="preprocessor">#define RDP_KEY_Pos                         (0U)                               </span></div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae69b26ac6777a82165e4d36022c460"> 5982</a></span>&#160;<span class="preprocessor">#define RDP_KEY_Msk                         (0xA5UL &lt;&lt; RDP_KEY_Pos)             </span></div>
<div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23"> 5983</a></span>&#160;<span class="preprocessor">#define RDP_KEY                             RDP_KEY_Msk                        </span></div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;<span class="preprocessor">#define FLASH_KEY1_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338"> 5985</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1_Msk                      (0x45670123UL &lt;&lt; FLASH_KEY1_Pos)    </span></div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 5986</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1                          FLASH_KEY1_Msk                     </span></div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;<span class="preprocessor">#define FLASH_KEY2_Pos                      (0U)                               </span></div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd"> 5988</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2_Msk                      (0xCDEF89ABUL &lt;&lt; FLASH_KEY2_Pos)    </span></div>
<div class="line"><a name="l05989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 5989</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2                          FLASH_KEY2_Msk                     </span></div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span></div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Pos           (0U)                               </span></div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff"> 5993</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR_Msk           (0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos) </span></div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 5994</a></span>&#160;<span class="preprocessor">#define FLASH_OPTKEYR_OPTKEYR               FLASH_OPTKEYR_OPTKEYR_Msk          </span></div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f"> 5996</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY1                       FLASH_KEY1                    </span></div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d"> 5997</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEY2                       FLASH_KEY2                    </span></div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;<span class="comment">/******************  Bit definition for FLASH_SR register  ********************/</span></div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Pos                    (0U)                               </span></div>
<div class="line"><a name="l06001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 6001</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY_Msk                    (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)         </span></div>
<div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 6002</a></span>&#160;<span class="preprocessor">#define FLASH_SR_BSY                        FLASH_SR_BSY_Msk                   </span></div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Pos                  (2U)                               </span></div>
<div class="line"><a name="l06004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714"> 6004</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR_Msk                  (0x1UL &lt;&lt; FLASH_SR_PGERR_Pos)       </span></div>
<div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 6005</a></span>&#160;<span class="preprocessor">#define FLASH_SR_PGERR                      FLASH_SR_PGERR_Msk                 </span></div>
<div class="line"><a name="l06006"></a><span class="lineno"> 6006</span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Pos               (4U)                               </span></div>
<div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7"> 6007</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR_Msk               (0x1UL &lt;&lt; FLASH_SR_WRPRTERR_Pos)    </span></div>
<div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 6008</a></span>&#160;<span class="preprocessor">#define FLASH_SR_WRPRTERR                   FLASH_SR_WRPRTERR_Msk              </span></div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Pos                    (5U)                               </span></div>
<div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 6010</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP_Msk                    (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)         </span></div>
<div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 6011</a></span>&#160;<span class="preprocessor">#define FLASH_SR_EOP                        FLASH_SR_EOP_Msk                   </span></div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Pos                     (0U)                               </span></div>
<div class="line"><a name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 6015</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG_Msk                     (0x1UL &lt;&lt; FLASH_CR_PG_Pos)          </span></div>
<div class="line"><a name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 6016</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PG                         FLASH_CR_PG_Msk                    </span></div>
<div class="line"><a name="l06017"></a><span class="lineno"> 6017</span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Pos                    (1U)                               </span></div>
<div class="line"><a name="l06018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b"> 6018</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER_Msk                    (0x1UL &lt;&lt; FLASH_CR_PER_Pos)         </span></div>
<div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 6019</a></span>&#160;<span class="preprocessor">#define FLASH_CR_PER                        FLASH_CR_PER_Msk                   </span></div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Pos                    (2U)                               </span></div>
<div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 6021</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER_Msk                    (0x1UL &lt;&lt; FLASH_CR_MER_Pos)         </span></div>
<div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 6022</a></span>&#160;<span class="preprocessor">#define FLASH_CR_MER                        FLASH_CR_MER_Msk                   </span></div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Pos                  (4U)                               </span></div>
<div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195"> 6024</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG_Msk                  (0x1UL &lt;&lt; FLASH_CR_OPTPG_Pos)       </span></div>
<div class="line"><a name="l06025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 6025</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTPG                      FLASH_CR_OPTPG_Msk                 </span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Pos                  (5U)                               </span></div>
<div class="line"><a name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef"> 6027</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER_Msk                  (0x1UL &lt;&lt; FLASH_CR_OPTER_Pos)       </span></div>
<div class="line"><a name="l06028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 6028</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTER                      FLASH_CR_OPTER_Msk                 </span></div>
<div class="line"><a name="l06029"></a><span class="lineno"> 6029</span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Pos                   (6U)                               </span></div>
<div class="line"><a name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 6030</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT_Msk                   (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)        </span></div>
<div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 6031</a></span>&#160;<span class="preprocessor">#define FLASH_CR_STRT                       FLASH_CR_STRT_Msk                  </span></div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Pos                   (7U)                               </span></div>
<div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 6033</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK_Msk                   (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)        </span></div>
<div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 6034</a></span>&#160;<span class="preprocessor">#define FLASH_CR_LOCK                       FLASH_CR_LOCK_Msk                  </span></div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Pos                 (9U)                               </span></div>
<div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390"> 6036</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE_Msk                 (0x1UL &lt;&lt; FLASH_CR_OPTWRE_Pos)      </span></div>
<div class="line"><a name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 6037</a></span>&#160;<span class="preprocessor">#define FLASH_CR_OPTWRE                     FLASH_CR_OPTWRE_Msk                </span></div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Pos                  (10U)                              </span></div>
<div class="line"><a name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526"> 6039</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)       </span></div>
<div class="line"><a name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 6040</a></span>&#160;<span class="preprocessor">#define FLASH_CR_ERRIE                      FLASH_CR_ERRIE_Msk                 </span></div>
<div class="line"><a name="l06041"></a><span class="lineno"> 6041</span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Pos                  (12U)                              </span></div>
<div class="line"><a name="l06042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 6042</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE_Msk                  (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)       </span></div>
<div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 6043</a></span>&#160;<span class="preprocessor">#define FLASH_CR_EOPIE                      FLASH_CR_EOPIE_Msk                 </span></div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span></div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Pos                    (0U)                               </span></div>
<div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b"> 6047</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR_Msk                    (0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR_Pos)  </span></div>
<div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 6048</a></span>&#160;<span class="preprocessor">#define FLASH_AR_FAR                        FLASH_AR_FAR_Msk                   </span></div>
<div class="line"><a name="l06050"></a><span class="lineno"> 6050</span>&#160;<span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span></div>
<div class="line"><a name="l06051"></a><span class="lineno"> 6051</span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Pos                (0U)                               </span></div>
<div class="line"><a name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"> 6052</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR_Msk                (0x1UL &lt;&lt; FLASH_OBR_OPTERR_Pos)     </span></div>
<div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 6053</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_OPTERR                    FLASH_OBR_OPTERR_Msk               </span></div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Pos                 (1U)                               </span></div>
<div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8"> 6055</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT_Msk                 (0x1UL &lt;&lt; FLASH_OBR_RDPRT_Pos)      </span></div>
<div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 6056</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_RDPRT                     FLASH_OBR_RDPRT_Msk                </span></div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Pos               (2U)                               </span></div>
<div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e"> 6059</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW_Msk               (0x1UL &lt;&lt; FLASH_OBR_IWDG_SW_Pos)    </span></div>
<div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b"> 6060</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_IWDG_SW                   FLASH_OBR_IWDG_SW_Msk              </span></div>
<div class="line"><a name="l06061"></a><span class="lineno"> 6061</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Pos             (3U)                               </span></div>
<div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb"> 6062</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP_Msk             (0x1UL &lt;&lt; FLASH_OBR_nRST_STOP_Pos)  </span></div>
<div class="line"><a name="l06063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 6063</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STOP                 FLASH_OBR_nRST_STOP_Msk            </span></div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Pos            (4U)                               </span></div>
<div class="line"><a name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98"> 6065</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY_Msk            (0x1UL &lt;&lt; FLASH_OBR_nRST_STDBY_Pos) </span></div>
<div class="line"><a name="l06066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 6066</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_nRST_STDBY                FLASH_OBR_nRST_STDBY_Msk           </span></div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Pos                  (2U)                               </span></div>
<div class="line"><a name="l06068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1"> 6068</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER_Msk                  (0x7UL &lt;&lt; FLASH_OBR_USER_Pos)       </span></div>
<div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 6069</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_USER                      FLASH_OBR_USER_Msk                 </span></div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Pos                 (10U)                              </span></div>
<div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8"> 6071</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0_Msk                 (0xFFUL &lt;&lt; FLASH_OBR_DATA0_Pos)     </span></div>
<div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf"> 6072</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA0                     FLASH_OBR_DATA0_Msk                </span></div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Pos                 (18U)                              </span></div>
<div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6"> 6074</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1_Msk                 (0xFFUL &lt;&lt; FLASH_OBR_DATA1_Pos)     </span></div>
<div class="line"><a name="l06075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9"> 6075</a></span>&#160;<span class="preprocessor">#define FLASH_OBR_DATA1                     FLASH_OBR_DATA1_Msk                </span></div>
<div class="line"><a name="l06077"></a><span class="lineno"> 6077</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span></div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Pos                  (0U)                               </span></div>
<div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2"> 6079</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP_Msk                  (0xFFFFFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos) </span></div>
<div class="line"><a name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 6080</a></span>&#160;<span class="preprocessor">#define FLASH_WRPR_WRP                      FLASH_WRPR_WRP_Msk                 </span></div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160; </div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;<span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span></div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP_Pos                   (0U)                               </span></div>
<div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afabbb941e194f9db3e1ff365432fd8"> 6086</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP_Msk                   (0xFFUL &lt;&lt; FLASH_RDP_RDP_Pos)       </span></div>
<div class="line"><a name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d"> 6087</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_RDP                       FLASH_RDP_RDP_Msk                  </span></div>
<div class="line"><a name="l06088"></a><span class="lineno"> 6088</span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP_Pos                  (8U)                               </span></div>
<div class="line"><a name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecea2b92a7fc17580e71e16c735f850"> 6089</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP_Msk                  (0xFFUL &lt;&lt; FLASH_RDP_nRDP_Pos)      </span></div>
<div class="line"><a name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d"> 6090</a></span>&#160;<span class="preprocessor">#define FLASH_RDP_nRDP                      FLASH_RDP_nRDP_Msk                 </span></div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span></div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;<span class="preprocessor">#define FLASH_USER_USER_Pos                 (16U)                              </span></div>
<div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac302a075c1d89be311421063c0844e95"> 6094</a></span>&#160;<span class="preprocessor">#define FLASH_USER_USER_Msk                 (0xFFUL &lt;&lt; FLASH_USER_USER_Pos)     </span></div>
<div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de"> 6095</a></span>&#160;<span class="preprocessor">#define FLASH_USER_USER                     FLASH_USER_USER_Msk                </span></div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER_Pos                (24U)                              </span></div>
<div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac324dec4382df4641ffcd048253cc829"> 6097</a></span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER_Msk                (0xFFUL &lt;&lt; FLASH_USER_nUSER_Pos)    </span></div>
<div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e"> 6098</a></span>&#160;<span class="preprocessor">#define FLASH_USER_nUSER                    FLASH_USER_nUSER_Msk               </span></div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span></div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0_Pos               (0U)                               </span></div>
<div class="line"><a name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga023b616921dce0fd1181810a911646ef"> 6102</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0_Msk               (0xFFUL &lt;&lt; FLASH_DATA0_DATA0_Pos)   </span></div>
<div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56179fa514ee5fa01267bcdc8a6695e5"> 6103</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_DATA0                   FLASH_DATA0_DATA0_Msk              </span></div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0_Pos              (8U)                               </span></div>
<div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597ef27b0138fe150cef04fd7c986bf3"> 6105</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0_Msk              (0xFFUL &lt;&lt; FLASH_DATA0_nDATA0_Pos)  </span></div>
<div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00a2e88c10868d2c044a8010b12019e8"> 6106</a></span>&#160;<span class="preprocessor">#define FLASH_DATA0_nDATA0                  FLASH_DATA0_nDATA0_Msk             </span></div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160;<span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span></div>
<div class="line"><a name="l06109"></a><span class="lineno"> 6109</span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1_Pos               (16U)                              </span></div>
<div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa26b4a2f158852398788f3d8c7b707ee"> 6110</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1_Msk               (0xFFUL &lt;&lt; FLASH_DATA1_DATA1_Pos)   </span></div>
<div class="line"><a name="l06111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c7747463ef29d4d2638db99b2eb17af"> 6111</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_DATA1                   FLASH_DATA1_DATA1_Msk              </span></div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1_Pos              (24U)                              </span></div>
<div class="line"><a name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c77df1c2fb140340a5342c97c25776"> 6113</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1_Msk              (0xFFUL &lt;&lt; FLASH_DATA1_nDATA1_Pos)  </span></div>
<div class="line"><a name="l06114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7f6704e3cbf43d8385d61656111f5e8"> 6114</a></span>&#160;<span class="preprocessor">#define FLASH_DATA1_nDATA1                  FLASH_DATA1_nDATA1_Msk             </span></div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span></div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0_Pos                 (0U)                               </span></div>
<div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbf4334a7b9a979e3bb14b4f50e868bc"> 6118</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0_Msk                 (0xFFUL &lt;&lt; FLASH_WRP0_WRP0_Pos)     </span></div>
<div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a"> 6119</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_WRP0                     FLASH_WRP0_WRP0_Msk                </span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0_Pos                (8U)                               </span></div>
<div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0569c06e656e1357d42d9548ef266659"> 6121</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0_Msk                (0xFFUL &lt;&lt; FLASH_WRP0_nWRP0_Pos)    </span></div>
<div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533"> 6122</a></span>&#160;<span class="preprocessor">#define FLASH_WRP0_nWRP0                    FLASH_WRP0_nWRP0_Msk               </span></div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span></div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1_Pos                 (16U)                              </span></div>
<div class="line"><a name="l06126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad659f7ae0ed4af971ed842034f8ce477"> 6126</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1_Msk                 (0xFFUL &lt;&lt; FLASH_WRP1_WRP1_Pos)     </span></div>
<div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb"> 6127</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_WRP1                     FLASH_WRP1_WRP1_Msk                </span></div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1_Pos                (24U)                              </span></div>
<div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0309fc356e1fe51f5248c135ff210616"> 6129</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1_Msk                (0xFFUL &lt;&lt; FLASH_WRP1_nWRP1_Pos)    </span></div>
<div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810"> 6130</a></span>&#160;<span class="preprocessor">#define FLASH_WRP1_nWRP1                    FLASH_WRP1_nWRP1_Msk               </span></div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span></div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2_Pos                 (0U)                               </span></div>
<div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a7d4b7848ac97481f69e4a858deccb1"> 6134</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2_Msk                 (0xFFUL &lt;&lt; FLASH_WRP2_WRP2_Pos)     </span></div>
<div class="line"><a name="l06135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6"> 6135</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_WRP2                     FLASH_WRP2_WRP2_Msk                </span></div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2_Pos                (8U)                               </span></div>
<div class="line"><a name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bb79ff11fc9b683416c6e22e9113de6"> 6137</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2_Msk                (0xFFUL &lt;&lt; FLASH_WRP2_nWRP2_Pos)    </span></div>
<div class="line"><a name="l06138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f"> 6138</a></span>&#160;<span class="preprocessor">#define FLASH_WRP2_nWRP2                    FLASH_WRP2_nWRP2_Msk               </span></div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;<span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span></div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3_Pos                 (16U)                              </span></div>
<div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd271fa8d3ab0764af8d9627533dcd78"> 6142</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3_Msk                 (0xFFUL &lt;&lt; FLASH_WRP3_WRP3_Pos)     </span></div>
<div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1"> 6143</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_WRP3                     FLASH_WRP3_WRP3_Msk                </span></div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3_Pos                (24U)                              </span></div>
<div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be17257a1adddb9adf4975e75425170"> 6145</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3_Msk                (0xFFUL &lt;&lt; FLASH_WRP3_nWRP3_Pos)    </span></div>
<div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb"> 6146</a></span>&#160;<span class="preprocessor">#define FLASH_WRP3_nWRP3                    FLASH_WRP3_nWRP3_Msk               </span></div>
<div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="comment">/****************************** ADC Instances *********************************/</span></div>
<div class="line"><a name="l06163"></a><span class="lineno"> 6163</span>&#160;<span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))</span></div>
<div class="line"><a name="l06164"></a><span class="lineno"> 6164</span>&#160; </div>
<div class="line"><a name="l06165"></a><span class="lineno"> 6165</span>&#160;<span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160; </div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;<span class="preprocessor">#define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160; </div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="comment">/****************************** CRC Instances *********************************/</span></div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;<span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160; </div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;<span class="comment">/****************************** DAC Instances *********************************/</span></div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160; </div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;<span class="comment">/****************************** DMA Instances *********************************/</span></div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;<span class="preprocessor">#define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \</span></div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel2) || \</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel3) || \</span></div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel4) || \</span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel5) || \</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel6) || \</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA1_Channel7) || \</span></div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel1) || \</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel2) || \</span></div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel3) || \</span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel4) || \</span></div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == DMA2_Channel5))</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;  </div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;<span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOD) || \</span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOE) || \</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOF) || \</span></div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == GPIOG))</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160; </div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="comment">/**************************** GPIO Alternate Function Instances ***************/</span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160; </div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;<span class="comment">/**************************** GPIO Lock Instances *****************************/</span></div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)</span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160; </div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;<span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160; </div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160;<span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div>
<div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160; </div>
<div class="line"><a name="l06211"></a><span class="lineno"> 6211</span>&#160;<span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a name="l06214"></a><span class="lineno"> 6214</span>&#160; </div>
<div class="line"><a name="l06215"></a><span class="lineno"> 6215</span>&#160;<span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a name="l06216"></a><span class="lineno"> 6216</span>&#160;<span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a name="l06217"></a><span class="lineno"> 6217</span>&#160; </div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;<span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;<span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;<span class="preprocessor">                                       ((INSTANCE) == SPI3))</span></div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160; </div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160;<span class="comment">/****************************** START TIM Instances ***************************/</span></div>
<div class="line"><a name="l06224"></a><span class="lineno"> 6224</span>&#160;<span class="comment">/****************************** TIM Instances *********************************/</span></div>
<div class="line"><a name="l06225"></a><span class="lineno"> 6225</span>&#160;<span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06226"></a><span class="lineno"> 6226</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06227"></a><span class="lineno"> 6227</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160; </div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;<span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE)              0U</span></div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160; </div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160;<span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06236"></a><span class="lineno"> 6236</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06237"></a><span class="lineno"> 6237</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06238"></a><span class="lineno"> 6238</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06239"></a><span class="lineno"> 6239</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06240"></a><span class="lineno"> 6240</span>&#160; </div>
<div class="line"><a name="l06241"></a><span class="lineno"> 6241</span>&#160;<span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06242"></a><span class="lineno"> 6242</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06243"></a><span class="lineno"> 6243</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160; </div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;<span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06249"></a><span class="lineno"> 6249</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06250"></a><span class="lineno"> 6250</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06251"></a><span class="lineno"> 6251</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06252"></a><span class="lineno"> 6252</span>&#160; </div>
<div class="line"><a name="l06253"></a><span class="lineno"> 6253</span>&#160;<span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06254"></a><span class="lineno"> 6254</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06255"></a><span class="lineno"> 6255</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06256"></a><span class="lineno"> 6256</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160; </div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06264"></a><span class="lineno"> 6264</span>&#160; </div>
<div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06266"></a><span class="lineno"> 6266</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06267"></a><span class="lineno"> 6267</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06268"></a><span class="lineno"> 6268</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06269"></a><span class="lineno"> 6269</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160; </div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06275"></a><span class="lineno"> 6275</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160; </div>
<div class="line"><a name="l06277"></a><span class="lineno"> 6277</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06278"></a><span class="lineno"> 6278</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06279"></a><span class="lineno"> 6279</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06280"></a><span class="lineno"> 6280</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06281"></a><span class="lineno"> 6281</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06282"></a><span class="lineno"> 6282</span>&#160; </div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;<span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06288"></a><span class="lineno"> 6288</span>&#160; </div>
<div class="line"><a name="l06289"></a><span class="lineno"> 6289</span>&#160;<span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06290"></a><span class="lineno"> 6290</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06291"></a><span class="lineno"> 6291</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06292"></a><span class="lineno"> 6292</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06293"></a><span class="lineno"> 6293</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06294"></a><span class="lineno"> 6294</span>&#160; </div>
<div class="line"><a name="l06295"></a><span class="lineno"> 6295</span>&#160;<span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160; </div>
<div class="line"><a name="l06301"></a><span class="lineno"> 6301</span>&#160;<span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06302"></a><span class="lineno"> 6302</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06303"></a><span class="lineno"> 6303</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06304"></a><span class="lineno"> 6304</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06305"></a><span class="lineno"> 6305</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l06306"></a><span class="lineno"> 6306</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l06307"></a><span class="lineno"> 6307</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div>
<div class="line"><a name="l06308"></a><span class="lineno"> 6308</span>&#160; </div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;<span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06314"></a><span class="lineno"> 6314</span>&#160; </div>
<div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06316"></a><span class="lineno"> 6316</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06317"></a><span class="lineno"> 6317</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06318"></a><span class="lineno"> 6318</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06319"></a><span class="lineno"> 6319</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06320"></a><span class="lineno"> 6320</span>&#160; </div>
<div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)               0U</span></div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160; </div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;<span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;<span class="preprocessor">   ((((INSTANCE) == TIM2) &amp;&amp;                   \</span></div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l06328"></a><span class="lineno"> 6328</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l06329"></a><span class="lineno"> 6329</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l06330"></a><span class="lineno"> 6330</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM3) &amp;&amp;                   \</span></div>
<div class="line"><a name="l06331"></a><span class="lineno"> 6331</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l06332"></a><span class="lineno"> 6332</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l06333"></a><span class="lineno"> 6333</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l06334"></a><span class="lineno"> 6334</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l06335"></a><span class="lineno"> 6335</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l06336"></a><span class="lineno"> 6336</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM4) &amp;&amp;                   \</span></div>
<div class="line"><a name="l06337"></a><span class="lineno"> 6337</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l06338"></a><span class="lineno"> 6338</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l06339"></a><span class="lineno"> 6339</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;<span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;<span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a name="l06345"></a><span class="lineno"> 6345</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a name="l06346"></a><span class="lineno"> 6346</span>&#160;<span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4))))</span></div>
<div class="line"><a name="l06347"></a><span class="lineno"> 6347</span>&#160; </div>
<div class="line"><a name="l06348"></a><span class="lineno"> 6348</span>&#160;<span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL)       0U</span></div>
<div class="line"><a name="l06349"></a><span class="lineno"> 6349</span>&#160; </div>
<div class="line"><a name="l06350"></a><span class="lineno"> 6350</span>&#160;<span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160; </div>
<div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)    0U</span></div>
<div class="line"><a name="l06357"></a><span class="lineno"> 6357</span>&#160; </div>
<div class="line"><a name="l06358"></a><span class="lineno"> 6358</span>&#160;<span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06359"></a><span class="lineno"> 6359</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06360"></a><span class="lineno"> 6360</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06361"></a><span class="lineno"> 6361</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160; </div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06367"></a><span class="lineno"> 6367</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06368"></a><span class="lineno"> 6368</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5)    || \</span></div>
<div class="line"><a name="l06369"></a><span class="lineno"> 6369</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM6)    || \</span></div>
<div class="line"><a name="l06370"></a><span class="lineno"> 6370</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM7))</span></div>
<div class="line"><a name="l06371"></a><span class="lineno"> 6371</span>&#160;    </div>
<div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\</span></div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;<span class="preprocessor">  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;<span class="preprocessor">   ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;    </div>
<div class="line"><a name="l06378"></a><span class="lineno"> 6378</span>&#160;<span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)     0U</span></div>
<div class="line"><a name="l06379"></a><span class="lineno"> 6379</span>&#160; </div>
<div class="line"><a name="l06380"></a><span class="lineno"> 6380</span>&#160;<span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06381"></a><span class="lineno"> 6381</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06382"></a><span class="lineno"> 6382</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160; </div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;<span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)    || \</span></div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM3)    || \</span></div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM4)    || \</span></div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160;<span class="preprocessor">                                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160; </div>
<div class="line"><a name="l06390"></a><span class="lineno"> 6390</span>&#160;<span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)           0U</span></div>
<div class="line"><a name="l06391"></a><span class="lineno"> 6391</span>&#160; </div>
<div class="line"><a name="l06392"></a><span class="lineno"> 6392</span>&#160;<span class="comment">/****************************** END TIM Instances *****************************/</span></div>
<div class="line"><a name="l06393"></a><span class="lineno"> 6393</span>&#160; </div>
<div class="line"><a name="l06394"></a><span class="lineno"> 6394</span>&#160; </div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;<span class="comment">/******************** USART Instances : Synchronous mode **********************/</span>                                           </div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;<span class="preprocessor">                                     ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160; </div>
<div class="line"><a name="l06400"></a><span class="lineno"> 6400</span>&#160;<span class="comment">/******************** UART Instances : Asynchronous mode **********************/</span></div>
<div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor">#define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06402"></a><span class="lineno"> 6402</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06403"></a><span class="lineno"> 6403</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06404"></a><span class="lineno"> 6404</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l06405"></a><span class="lineno"> 6405</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160; </div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;<span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06411"></a><span class="lineno"> 6411</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l06412"></a><span class="lineno"> 6412</span>&#160;<span class="preprocessor">                                               ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160; </div>
<div class="line"><a name="l06414"></a><span class="lineno"> 6414</span>&#160;<span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a name="l06415"></a><span class="lineno"> 6415</span>&#160;<span class="preprocessor">#define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06416"></a><span class="lineno"> 6416</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160; </div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160;<span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span>                                    </div>
<div class="line"><a name="l06422"></a><span class="lineno"> 6422</span>&#160;<span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06423"></a><span class="lineno"> 6423</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06424"></a><span class="lineno"> 6424</span>&#160;<span class="preprocessor">                                           ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160; </div>
<div class="line"><a name="l06426"></a><span class="lineno"> 6426</span>&#160;<span class="comment">/********************* UART Instances : Smard card mode ***********************/</span></div>
<div class="line"><a name="l06427"></a><span class="lineno"> 6427</span>&#160;<span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;<span class="preprocessor">                                         ((INSTANCE) == USART3))</span></div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160; </div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160;<span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06433"></a><span class="lineno"> 6433</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06434"></a><span class="lineno"> 6434</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06435"></a><span class="lineno"> 6435</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l06436"></a><span class="lineno"> 6436</span>&#160;<span class="preprocessor">                                    ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160; </div>
<div class="line"><a name="l06438"></a><span class="lineno"> 6438</span>&#160;<span class="comment">/***************** UART Instances : Multi-Processor mode **********************/</span></div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;<span class="preprocessor">#define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART4)  || \</span></div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor">                                                   ((INSTANCE) == UART5))</span></div>
<div class="line"><a name="l06444"></a><span class="lineno"> 6444</span>&#160; </div>
<div class="line"><a name="l06445"></a><span class="lineno"> 6445</span>&#160;<span class="comment">/***************** UART Instances : DMA mode available **********************/</span></div>
<div class="line"><a name="l06446"></a><span class="lineno"> 6446</span>&#160;<span class="preprocessor">#define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a name="l06447"></a><span class="lineno"> 6447</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == USART3) || \</span></div>
<div class="line"><a name="l06449"></a><span class="lineno"> 6449</span>&#160;<span class="preprocessor">                                        ((INSTANCE) == UART4))</span></div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160; </div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;<span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;<span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160; </div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="comment">/**************************** WWDG Instances *****************************/</span></div>
<div class="line"><a name="l06455"></a><span class="lineno"> 6455</span>&#160;<span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a name="l06456"></a><span class="lineno"> 6456</span>&#160; </div>
<div class="line"><a name="l06457"></a><span class="lineno"> 6457</span>&#160; </div>
<div class="line"><a name="l06458"></a><span class="lineno"> 6458</span>&#160; </div>
<div class="line"><a name="l06459"></a><span class="lineno"> 6459</span>&#160; </div>
<div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor">#define RCC_HSE_MIN         4000000U</span></div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;<span class="preprocessor">#define RCC_HSE_MAX        16000000U</span></div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160; </div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;<span class="preprocessor">#define RCC_MAX_FREQUENCY  72000000U</span></div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160; </div>
<div class="line"><a name="l06468"></a><span class="lineno"> 6468</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06469"></a><span class="lineno"> 6469</span>&#160;<span class="comment">/*  For a painless codes migration between the STM32F1xx device product       */</span></div>
<div class="line"><a name="l06470"></a><span class="lineno"> 6470</span>&#160;<span class="comment">/*  lines, the aliases defined below are put in place to overcome the         */</span></div>
<div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="comment">/*  differences in the interrupt handlers and IRQn definitions.               */</span></div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;<span class="comment">/*  No need to update developed interrupt code when moving across             */</span> </div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;<span class="comment">/*  product lines within the same STM32F1 Family                              */</span></div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;<span class="comment">/******************************************************************************/</span></div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160; </div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160;<span class="comment">/* Aliases for __IRQn */</span></div>
<div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor">#define ADC1_2_IRQn        ADC1_IRQn</span></div>
<div class="line"><a name="l06478"></a><span class="lineno"> 6478</span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQn DMA2_Channel4_5_IRQn</span></div>
<div class="line"><a name="l06479"></a><span class="lineno"> 6479</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQn      TIM6_IRQn</span></div>
<div class="line"><a name="l06480"></a><span class="lineno"> 6480</span>&#160; </div>
<div class="line"><a name="l06481"></a><span class="lineno"> 6481</span>&#160; </div>
<div class="line"><a name="l06482"></a><span class="lineno"> 6482</span>&#160;<span class="comment">/* Aliases for __IRQHandler */</span></div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;<span class="preprocessor">#define ADC1_2_IRQHandler        ADC1_IRQHandler</span></div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor">#define DMA2_Channel4_IRQHandler DMA2_Channel4_5_IRQHandler</span></div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;<span class="preprocessor">#define TIM6_DAC_IRQHandler      TIM6_IRQHandler</span></div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160; </div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160; </div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160;  }</div>
<div class="line"><a name="l06499"></a><span class="lineno"> 6499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06500"></a><span class="lineno"> 6500</span>&#160;  </div>
<div class="line"><a name="l06501"></a><span class="lineno"> 6501</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F101xE_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06502"></a><span class="lineno"> 6502</span>&#160;  </div>
<div class="line"><a name="l06503"></a><span class="lineno"> 6503</span>&#160;  </div>
<div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;  </div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;<span class="comment">  /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="a_core_2_include_2core__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_core_2_include_2core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdeci">@ DMA1_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a></div><div class="ttdeci">@ TAMPER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></div><div class="ttdeci">@ ADC1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdeci">@ TIM4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdeci">@ TIM2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdeci">@ DMA1_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdeci">@ DMA1_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:113</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a></div><div class="ttdeci">@ SPI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdeci">@ TIM7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdeci">@ DMA1_Channel7_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:76</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a></div><div class="ttdeci">@ FSMC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdeci">@ TIM3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdeci">@ TIM6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdeci">@ DMA1_Channel6_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:110</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdeci">@ HardFault_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a></div><div class="ttdeci">@ DMA2_Channel1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdeci">@ DMA1_Channel5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a></div><div class="ttdeci">@ UART5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a></div><div class="ttdeci">@ DMA2_Channel2_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a></div><div class="ttdeci">@ DMA2_Channel3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdeci">@ RTC_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a></div><div class="ttdeci">@ DMA2_Channel4_5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a></div><div class="ttdeci">@ UART4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdeci">@ DMA1_Channel4_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a></div><div class="ttdeci">@ USART3_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:116</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:167</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:143</div></div>
<div class="ttc" id="astruct_a_f_i_o___type_def_html"><div class="ttname"><a href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></div><div class="ttdoc">Alternate Function I/O.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:344</div></div>
<div class="ttc" id="astruct_b_k_p___type_def_html"><div class="ttname"><a href="struct_b_k_p___type_def.html">BKP_TypeDef</a></div><div class="ttdoc">Backup Registers</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:180</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:217</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:230</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:252</div></div>
<div class="ttc" id="astruct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:262</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:270</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:282</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:296</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller.</div><div class="ttdef"><b>Definition:</b> stm32f100xe.h:377</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E.</div><div class="ttdef"><b>Definition:</b> stm32f100xe.h:386</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html">FSMC_Bank2_3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2.</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:369</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a05a47a1664adc7a3db3fa3e83fe883b4"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">FSMC_Bank2_3_TypeDef::ECCR2</a></div><div class="ttdeci">__IO uint32_t ECCR2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:375</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a2e5a7a96de68a6612affa6df8c309c3d"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">FSMC_Bank2_3_TypeDef::PMEM2</a></div><div class="ttdeci">__IO uint32_t PMEM2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:372</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">FSMC_Bank2_3_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:377</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a6062be7dc144c07e01c303cb49d69ce2"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">FSMC_Bank2_3_TypeDef::ECCR3</a></div><div class="ttdeci">__IO uint32_t ECCR3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:383</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a73861fa74b83973fa1b5f92735c042ef"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">FSMC_Bank2_3_TypeDef::PCR3</a></div><div class="ttdeci">__IO uint32_t PCR3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:378</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a89623ee198737b29dc0a803310605a83">FSMC_Bank2_3_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:371</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_a9c1bc909ec5ed32df45444488ea6668b"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">FSMC_Bank2_3_TypeDef::PATT2</a></div><div class="ttdeci">__IO uint32_t PATT2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:373</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_ab0cb1d704ee64c62ad5be55522a2683a"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">FSMC_Bank2_3_TypeDef::PCR2</a></div><div class="ttdeci">__IO uint32_t PCR2</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:370</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_aba03fea9c1bb2242d963e29f1b94d25e"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">FSMC_Bank2_3_TypeDef::PATT3</a></div><div class="ttdeci">__IO uint32_t PATT3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:381</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_aba8981e4f06cfb3db7d9959242052f80"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">FSMC_Bank2_3_TypeDef::PMEM3</a></div><div class="ttdeci">__IO uint32_t PMEM3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:380</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_ac4ac04e673b5b8320d53f7b0947db902"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">FSMC_Bank2_3_TypeDef::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:376</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af2b40c5e36a5e861490988275499e158">FSMC_Bank2_3_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:382</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_af30c34f7c606cb9416a413ec5fa36491"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">FSMC_Bank2_3_TypeDef::SR3</a></div><div class="ttdeci">__IO uint32_t SR3</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:379</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank2__3___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_s_m_c___bank2__3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FSMC_Bank2_3_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:374</div></div>
<div class="ttc" id="astruct_f_s_m_c___bank4___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4.</div><div class="ttdef"><b>Definition:</b> stm32f101xe.h:391</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:329</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter Integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:356</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:373</div></div>
<div class="ttc" id="astruct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:313</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:385</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:395</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:417</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:435</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM Timers.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:449</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:479</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f100xb.h:496</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
