0.6
2019.1
May 24 2019
15:06:07
C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v,1754565167,verilog,,,,TX_module_TB,,,,,,,,
C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sources_1/new/TX_module.v,1754495946,verilog,,C:/Users/hadys/Desktop/verilog/chatgpt/UART_TX_project/UART_TX_project.srcs/sim_1/new/TX_module_TB.v,,TX_module,,,,,,,,
