/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.42
Hash     : f05589a
Date     : Oct 17 2023
Type     : Production
Log Time   : Thu Oct 19 22:53:29 2023 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 b3f40b448, gcc 11.2.1 -fPIC -Os)


-- Executing script file `Video_stream_Scaler_raptor_project_default_1GE100-ES1.ys' --

1. Executing Verilog with UHDM frontend.
Warning: Removing unelaborated module: \streamScaler from the design.
Warning: Removing unelaborated module: \ramDualPort from the design.
Warning: Removing unelaborated module: \latchr from the design.
Warning: Removing unelaborated module: \LATCHNS from the design.
Warning: Removing unelaborated module: \LUT1 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGOUT from the design.
Warning: Removing unelaborated module: \LATCHN from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \latchn from the design.
Warning: Removing unelaborated module: \LATCH from the design.
Warning: Removing unelaborated module: \LATCHR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \LATCHS from the design.
Warning: Removing unelaborated module: \DFFNRE from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_IRQ from the design.
Warning: Removing unelaborated module: \FIFO36K from the design.
Warning: Removing unelaborated module: \LUT3 from the design.
Warning: Removing unelaborated module: \I_SERDES from the design.
Warning: Removing unelaborated module: \LUT6 from the design.
Warning: Removing unelaborated module: \I_BUF_DS from the design.
Warning: Removing unelaborated module: \DSP38 from the design.
Warning: Removing unelaborated module: \ramFifo from the design.
Warning: Removing unelaborated module: \LATCHNR from the design.
Warning: Removing unelaborated module: \CLK_BUF from the design.
Warning: Removing unelaborated module: \IO_BUF from the design.
Warning: Removing unelaborated module: \FIFO18K from the design.
Warning: Removing unelaborated module: \LUT2 from the design.
Warning: Removing unelaborated module: \soc_fpga_intf from the design.
Warning: Removing unelaborated module: \CARRY_CHAIN from the design.
Warning: Removing unelaborated module: \$lut from the design.
Warning: Removing unelaborated module: \O_BUFT from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_JTAG from the design.
Warning: Removing unelaborated module: \O_BUF from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_DMA from the design.
Warning: Removing unelaborated module: \O_BUFT_DS from the design.
Warning: Removing unelaborated module: \O_SERDES from the design.
Warning: Removing unelaborated module: \LUT5 from the design.
Warning: Removing unelaborated module: \DFFRE from the design.
Warning: Removing unelaborated module: \O_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN from the design.
Warning: Removing unelaborated module: \I_DDR from the design.
Warning: Removing unelaborated module: \RS_DSP from the design.
Warning: Removing unelaborated module: \I_BUF from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTACC_REGIN_REGOUT from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_GPIO from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT from the design.
Warning: Removing unelaborated module: \BRAM2x18_SDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD from the design.
Warning: Removing unelaborated module: \BRAM2x18_TDP from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGIN from the design.
Warning: Removing unelaborated module: \LUT4 from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGIN from the design.
Warning: Removing unelaborated module: \IO_BUF_DS from the design.
Warning: Removing unelaborated module: \RS_DSP_MULT_REGOUT from the design.
Warning: Removing unelaborated module: \latchnr from the design.
Warning: Removing unelaborated module: \RS_TDP36K from the design.
Warning: Removing unelaborated module: \RS_DSP_MULTADD_REGOUT from the design.
Warning: Removing unelaborated module: \_$_mem_v2_asymmetric from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AHB_S from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M0_M1 from the design.
Warning: Removing unelaborated module: \SOC_FPGA_INTF_AXI_M1 from the design.
Warning: Removing unelaborated module: \latch from the design.
Generating RTLIL representation for module `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler'.
Generating RTLIL representation for module `\streamScaler_sr_top'.
Generating RTLIL representation for module `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo'.
Generating RTLIL representation for module `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort'.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

2.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[3].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[2].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[1].ram_inst_i.dataB from 32 bits to 8 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.addrB from 32 bits to 11 bits.
Warning: Resizing cell port $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.ram_generate[0].ram_inst_i.dataB from 32 bits to 8 bits.

3. Executing synth_rs pass: v0.4.196

3.1. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\ADDER_CARRY'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

3.4. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Successfully finished Verilog frontend.

3.5. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

3.6. Executing Verilog-2005 frontend: /nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_home/bphilofsky/Raptor/Raptor_2023.10/Raptor/2023.10/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\RS_TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.7. Executing HIERARCHY pass (managing design hierarchy).

3.7.1. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort

3.7.2. Analyzing design hierarchy..
Top module:  \streamScaler_sr_top
Used module:     $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler
Used module:         $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo
Used module:             $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort
Removed 0 unused modules.

3.8. Executing PROC pass (convert processes to netlists).

3.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191 in module $paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.
Marked 6 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124 in module $paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 4 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:396$54 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 2 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 1 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Marked 5 switch rules as full_case in process $proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:151$1 in module $paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.
Removed a total of 0 dead cases.

3.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 23 redundant assignments.
Promoted 16 assignments to connections.

3.8.4. Executing PROC_INIT pass (extract init attributes).

3.8.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
Found async reset \rst in `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31'.
Found async reset \rst in `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27'.

3.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~36 debug messages>

3.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
     1/4: $0\qB[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_EN[7:0]$205
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_DATA[7:0]$204
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_ADDR[10:0]$203
Creating decoders for process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
     1/4: $0\qA[7:0]
     2/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_EN[7:0]$197
     3/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_DATA[7:0]$196
     4/4: $1$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_ADDR[10:0]$195
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
     1/1: $0\fillCount[2:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
     1/1: $0\writeSelect[3:0]
Creating decoders for process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
     1/1: $0\readSelect[3:0]
Creating decoders for process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
     1/9: $0\dOut[7:0]
     2/9: $0\product11[16:0]
     3/9: $0\product10[16:0]
     4/9: $0\product01[16:0]
     5/9: $0\product00[16:0]
     6/9: $0\readData11Reg[7:0]
     7/9: $0\readData10Reg[7:0]
     8/9: $0\readData01Reg[7:0]
     9/9: $0\readData00Reg[7:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63'.
     1/8: $0\forceRead[0:0]
     2/8: $0\enableNextDin[0:0]
     3/8: $0\writeColCount[10:0]
     4/8: $0\writeState[1:0]
     5/8: $0\discardCountReg[7:0]
     6/8: $0\discardInput[0:0]
     7/8: $0\writeRowCount[10:0]
     8/8: $0\readyForRead[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:396$54'.
     1/4: $0\getNextPlusOne[0:0]
     2/4: $0\writeOutputLine[10:0]
     3/4: $0\writeNextPlusOne[10:0]
     4/4: $0\writeNextValidLine[10:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:293$31'.
     1/5: $0\coeff11[8:0]
     2/5: $0\coeff10[8:0]
     3/5: $0\coeff01[8:0]
     4/5: $0\coeff00[8:0]
     5/5: $0\xBlend[8:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:252$27'.
     1/4: $0\dOutValid[0:0]
     2/4: $0\dOutValid_3[0:0]
     3/4: $0\dOutValid_2[0:0]
     4/4: $0\dOutValid_1[0:0]
Creating decoders for process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:151$1'.
     1/10: $0\yScaleAmountNext[24:0]
     2/10: $0\readState[0:0]
     3/10: $0\dOutValidInt[0:0]
     4/10: $0\lineSwitchOutputDisable[0:0]
     5/10: $0\yScaleAmount[24:0]
     6/10: $0\xScaleAmount[24:0]
     7/10: $0\outputColumn[10:0]
     8/10: $0\outputLine[10:0]
     9/10: $0\advanceRead1[0:0]
    10/10: $0\advanceRead2[0:0]

3.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qB' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:751$190_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:747$199'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.\qA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_ADDR' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_DATA' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$memwr$\ram$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:737$189_EN' using process `$paramod$90811ae6f12927265fb78a6f6eec42258c9bd70f\ramDualPort.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:733$191'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\fillCount' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:686$126'.
  created $adff cell `$procdff$540' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\writeSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:630$125'.
  created $adff cell `$procdff$541' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.\readSelect' using process `$paramod$c5fb5ecd3c1abb63227582c86871fb1e71eb80d7\ramFifo.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:612$124'.
  created $adff cell `$procdff$542' with positive edge clock and positive level reset.
Creating register for signal `\streamScaler_sr_top.\dIn_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputDiscardCnt_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\inputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputXRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\outputYRes_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\xScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\yScale_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\leftOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\streamScaler_sr_top.\topFracOffset_reg' using process `\streamScaler_sr_top.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler_sr_top.v:117$123'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\dOut' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$553' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData10Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$554' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData01Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$555' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData00Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$556' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readData11Reg' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$557' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product00' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$558' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product01' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$559' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product10' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$560' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\product11' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:335$113'.
  created $adff cell `$procdff$561' with positive edge clock and positive level reset.
Creating register for signal `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.\readyForRead' using process `$paramod$6607220acf91c048f9fa76ef9be760899034e7a4\streamScaler.$proc$/nfs_home/bphilofsky/Raptor/Test_Designs/Github/Video_stream_Scaler/Src/scaler.v:443$63'.
ERROR: Multiple edge sensitive events found for this signal!
