

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Sat Mar 25 14:07:33 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  64262177|  64262177|  0.643 sec|  0.643 sec|  64262178|  64262178|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- TILE_ROW   |  64262176|  64262176|   4016386|          -|          -|    16|        no|
        | + TILE_COL  |   4016384|   4016384|    125512|          -|          -|    32|        no|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 69 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_64 = alloca i32 1"   --->   Operation 70 'alloca' 'conv_bias_buf_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_65 = alloca i32 1"   --->   Operation 71 'alloca' 'conv_bias_buf_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_66 = alloca i32 1"   --->   Operation 72 'alloca' 'conv_bias_buf_V_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_67 = alloca i32 1"   --->   Operation 73 'alloca' 'conv_bias_buf_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [tiled_conv.cpp:13]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_14, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_1, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_3, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_0, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_5, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_6, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 88 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 89 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 90 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 91 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv_in_buf_V = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 92 'alloca' 'conv_in_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 93 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 94 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv_in_buf_V_3 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 95 'alloca' 'conv_in_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv_in_buf_V_4 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 96 'alloca' 'conv_in_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv_in_buf_V_5 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 97 'alloca' 'conv_in_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv_in_buf_V_6 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 98 'alloca' 'conv_in_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv_in_buf_V_7 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 99 'alloca' 'conv_in_buf_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv_in_buf_V_8 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 100 'alloca' 'conv_in_buf_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv_in_buf_V_9 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 101 'alloca' 'conv_in_buf_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv_in_buf_V_10 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 102 'alloca' 'conv_in_buf_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv_in_buf_V_11 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 103 'alloca' 'conv_in_buf_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv_in_buf_V_12 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 104 'alloca' 'conv_in_buf_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv_in_buf_V_13 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 105 'alloca' 'conv_in_buf_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv_in_buf_V_14 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 106 'alloca' 'conv_in_buf_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv_in_buf_V_15 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 107 'alloca' 'conv_in_buf_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv_in_buf_V_16 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 108 'alloca' 'conv_in_buf_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv_in_buf_V_17 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 109 'alloca' 'conv_in_buf_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv_in_buf_V_18 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 110 'alloca' 'conv_in_buf_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv_in_buf_V_19 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 111 'alloca' 'conv_in_buf_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv_in_buf_V_20 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 112 'alloca' 'conv_in_buf_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv_in_buf_V_21 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 113 'alloca' 'conv_in_buf_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv_in_buf_V_22 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 114 'alloca' 'conv_in_buf_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv_in_buf_V_23 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 115 'alloca' 'conv_in_buf_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv_in_buf_V_24 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 116 'alloca' 'conv_in_buf_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv_in_buf_V_25 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 117 'alloca' 'conv_in_buf_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv_in_buf_V_26 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 118 'alloca' 'conv_in_buf_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv_in_buf_V_27 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 119 'alloca' 'conv_in_buf_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv_in_buf_V_28 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 120 'alloca' 'conv_in_buf_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv_in_buf_V_29 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 121 'alloca' 'conv_in_buf_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_in_buf_V_30 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 122 'alloca' 'conv_in_buf_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv_in_buf_V_31 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 123 'alloca' 'conv_in_buf_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv_in_buf_V_32 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 124 'alloca' 'conv_in_buf_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv_in_buf_V_33 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 125 'alloca' 'conv_in_buf_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_in_buf_V_34 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 126 'alloca' 'conv_in_buf_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv_in_buf_V_35 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 127 'alloca' 'conv_in_buf_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv_in_buf_V_36 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 128 'alloca' 'conv_in_buf_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv_in_buf_V_37 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 129 'alloca' 'conv_in_buf_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_in_buf_V_38 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 130 'alloca' 'conv_in_buf_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv_in_buf_V_39 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 131 'alloca' 'conv_in_buf_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv_in_buf_V_40 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 132 'alloca' 'conv_in_buf_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv_in_buf_V_41 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 133 'alloca' 'conv_in_buf_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv_in_buf_V_42 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 134 'alloca' 'conv_in_buf_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_in_buf_V_43 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 135 'alloca' 'conv_in_buf_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv_in_buf_V_44 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 136 'alloca' 'conv_in_buf_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv_in_buf_45 = alloca i64 1"   --->   Operation 137 'alloca' 'conv_in_buf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv_wt_buf_V = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 138 'alloca' 'conv_wt_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_1 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 139 'alloca' 'conv_wt_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_2 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 140 'alloca' 'conv_wt_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_3 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 141 'alloca' 'conv_wt_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_4 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 142 'alloca' 'conv_wt_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_5 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 143 'alloca' 'conv_wt_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_6 = alloca i64 1" [tiled_conv.cpp:35]   --->   Operation 144 'alloca' 'conv_wt_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv_out_buf_V = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 145 'alloca' 'conv_out_buf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0"   --->   Operation 146 'getelementptr' 'conv_out_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv_out_buf_V_1 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 147 'alloca' 'conv_out_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv_out_buf_V_2 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 148 'alloca' 'conv_out_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv_out_buf_V_3 = alloca i64 1" [tiled_conv.cpp:37]   --->   Operation 149 'alloca' 'conv_out_buf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln887 = store i16 0, i9 %conv_out_buf_V_addr"   --->   Operation 150 'store' 'store_ln887' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 0, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 151 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln52 = br void %TILE_COL" [tiled_conv.cpp:52]   --->   Operation 152 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%ti_1 = load i5 %ti" [tiled_conv.cpp:52]   --->   Operation 153 'load' 'ti_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (1.36ns)   --->   "%icmp_ln52 = icmp_eq  i5 %ti_1, i5 16" [tiled_conv.cpp:52]   --->   Operation 154 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 155 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (1.78ns)   --->   "%ti_2 = add i5 %ti_1, i5 1" [tiled_conv.cpp:52]   --->   Operation 156 'add' 'ti_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %TILE_COL.split, void %for.end110" [tiled_conv.cpp:52]   --->   Operation 157 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [tiled_conv.cpp:52]   --->   Operation 158 'specloopname' 'specloopname_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (1.58ns)   --->   "%br_ln55 = br void %for.inc" [tiled_conv.cpp:55]   --->   Operation 159 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 1.58>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [tiled_conv.cpp:104]   --->   Operation 160 'ret' 'ret_ln104' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %TILE_COL.split, i6 %tj_1, void %for.inc.split"   --->   Operation 161 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i6 %tj" [tiled_conv.cpp:55]   --->   Operation 162 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.42ns)   --->   "%icmp_ln55 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:55]   --->   Operation 163 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 164 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.82ns)   --->   "%tj_1 = add i6 %tj, i6 1" [tiled_conv.cpp:55]   --->   Operation 165 'add' 'tj_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %for.inc.split, void %for.inc108" [tiled_conv.cpp:55]   --->   Operation 166 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_64_load = load i16 %conv_bias_buf_V_64" [tiled_conv.cpp:77]   --->   Operation 167 'load' 'conv_bias_buf_V_64_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_65_load = load i16 %conv_bias_buf_V_65" [tiled_conv.cpp:77]   --->   Operation 168 'load' 'conv_bias_buf_V_65_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_66_load = load i16 %conv_bias_buf_V_66" [tiled_conv.cpp:77]   --->   Operation 169 'load' 'conv_bias_buf_V_66_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_67_load = load i16 %conv_bias_buf_V_67" [tiled_conv.cpp:77]   --->   Operation 170 'load' 'conv_bias_buf_V_67_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 171 [2/2] (5.15ns)   --->   "%call_ln63 = call void @load_input_tile_block_from_DRAM, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_45, i16 %fm, i64 %input_feature_map_read, i5 %ti_1, i5 %trunc_ln55" [tiled_conv.cpp:63]   --->   Operation 171 'call' 'call_ln63' <Predicate = (!icmp_ln55)> <Delay = 5.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 172 [2/2] (4.52ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_64_load, i16 %conv_bias_buf_V_65_load, i16 %conv_bias_buf_V_66_load, i16 %conv_bias_buf_V_67_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 172 'call' 'call_ret' <Predicate = (!icmp_ln55)> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 173 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %ti_2, i5 %ti" [tiled_conv.cpp:52]   --->   Operation 173 'store' 'store_ln52' <Predicate = (icmp_ln55)> <Delay = 1.58>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln52 = br void %TILE_COL" [tiled_conv.cpp:52]   --->   Operation 174 'br' 'br_ln52' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.80>
ST_4 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln63 = call void @load_input_tile_block_from_DRAM, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_in_buf_45, i16 %fm, i64 %input_feature_map_read, i5 %ti_1, i5 %trunc_ln55" [tiled_conv.cpp:63]   --->   Operation 175 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 176 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_64_load, i16 %conv_bias_buf_V_65_load, i16 %conv_bias_buf_V_66_load, i16 %conv_bias_buf_V_67_load, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:77]   --->   Operation 176 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%conv_bias_buf_V = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 177 'extractvalue' 'conv_bias_buf_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 178 'extractvalue' 'conv_bias_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 179 'extractvalue' 'conv_bias_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:77]   --->   Operation 180 'extractvalue' 'conv_bias_buf_V_3' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 181 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 181 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3" [tiled_conv.cpp:86]   --->   Operation 182 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 5.72>
ST_7 : Operation 183 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 0" [tiled_conv.cpp:94]   --->   Operation 183 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 184 [2/2] (4.52ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 184 'call' 'call_ret1' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.80>
ST_8 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 0" [tiled_conv.cpp:94]   --->   Operation 185 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:77]   --->   Operation 186 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_4 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 187 'extractvalue' 'conv_bias_buf_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_5 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 188 'extractvalue' 'conv_bias_buf_V_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_6 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 189 'extractvalue' 'conv_bias_buf_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_7 = extractvalue i64 %call_ret1" [tiled_conv.cpp:77]   --->   Operation 190 'extractvalue' 'conv_bias_buf_V_7' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.82>
ST_9 : Operation 191 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7" [tiled_conv.cpp:86]   --->   Operation 191 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 192 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7" [tiled_conv.cpp:86]   --->   Operation 192 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.72>
ST_11 : Operation 193 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 1" [tiled_conv.cpp:94]   --->   Operation 193 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 194 [2/2] (4.52ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 194 'call' 'call_ret2' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.80>
ST_12 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 1" [tiled_conv.cpp:94]   --->   Operation 195 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 196 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_4, i16 %conv_bias_buf_V_5, i16 %conv_bias_buf_V_6, i16 %conv_bias_buf_V_7, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:77]   --->   Operation 196 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_8 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 197 'extractvalue' 'conv_bias_buf_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_9 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 198 'extractvalue' 'conv_bias_buf_V_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_68 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 199 'extractvalue' 'conv_bias_buf_V_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_69 = extractvalue i64 %call_ret2" [tiled_conv.cpp:77]   --->   Operation 200 'extractvalue' 'conv_bias_buf_V_69' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.82>
ST_13 : Operation 201 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69" [tiled_conv.cpp:86]   --->   Operation 201 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69" [tiled_conv.cpp:86]   --->   Operation 202 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 5.72>
ST_15 : Operation 203 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 2" [tiled_conv.cpp:94]   --->   Operation 203 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 204 [2/2] (4.52ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 204 'call' 'call_ret3' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.80>
ST_16 : Operation 205 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 2" [tiled_conv.cpp:94]   --->   Operation 205 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 206 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_8, i16 %conv_bias_buf_V_9, i16 %conv_bias_buf_V_68, i16 %conv_bias_buf_V_69, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:77]   --->   Operation 206 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 207 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_70 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 207 'extractvalue' 'conv_bias_buf_V_70' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_71 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 208 'extractvalue' 'conv_bias_buf_V_71' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_72 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 209 'extractvalue' 'conv_bias_buf_V_72' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_73 = extractvalue i64 %call_ret3" [tiled_conv.cpp:77]   --->   Operation 210 'extractvalue' 'conv_bias_buf_V_73' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.82>
ST_17 : Operation 211 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73" [tiled_conv.cpp:86]   --->   Operation 211 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73" [tiled_conv.cpp:86]   --->   Operation 212 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.72>
ST_19 : Operation 213 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 3" [tiled_conv.cpp:94]   --->   Operation 213 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 214 [2/2] (4.52ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 214 'call' 'call_ret4' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.80>
ST_20 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 3" [tiled_conv.cpp:94]   --->   Operation 215 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 216 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_70, i16 %conv_bias_buf_V_71, i16 %conv_bias_buf_V_72, i16 %conv_bias_buf_V_73, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:77]   --->   Operation 216 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_74 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 217 'extractvalue' 'conv_bias_buf_V_74' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 218 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_75 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 218 'extractvalue' 'conv_bias_buf_V_75' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_76 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 219 'extractvalue' 'conv_bias_buf_V_76' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_77 = extractvalue i64 %call_ret4" [tiled_conv.cpp:77]   --->   Operation 220 'extractvalue' 'conv_bias_buf_V_77' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 1.82>
ST_21 : Operation 221 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77" [tiled_conv.cpp:86]   --->   Operation 221 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77" [tiled_conv.cpp:86]   --->   Operation 222 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.72>
ST_23 : Operation 223 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 4" [tiled_conv.cpp:94]   --->   Operation 223 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 224 [2/2] (4.52ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 224 'call' 'call_ret5' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.80>
ST_24 : Operation 225 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 4" [tiled_conv.cpp:94]   --->   Operation 225 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 226 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_74, i16 %conv_bias_buf_V_75, i16 %conv_bias_buf_V_76, i16 %conv_bias_buf_V_77, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:77]   --->   Operation 226 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_78 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 227 'extractvalue' 'conv_bias_buf_V_78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_79 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 228 'extractvalue' 'conv_bias_buf_V_79' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 229 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_80 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 229 'extractvalue' 'conv_bias_buf_V_80' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_81 = extractvalue i64 %call_ret5" [tiled_conv.cpp:77]   --->   Operation 230 'extractvalue' 'conv_bias_buf_V_81' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 1.82>
ST_25 : Operation 231 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81" [tiled_conv.cpp:86]   --->   Operation 231 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81" [tiled_conv.cpp:86]   --->   Operation 232 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 5.72>
ST_27 : Operation 233 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 5" [tiled_conv.cpp:94]   --->   Operation 233 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 234 [2/2] (4.52ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 234 'call' 'call_ret6' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.80>
ST_28 : Operation 235 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 5" [tiled_conv.cpp:94]   --->   Operation 235 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 236 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_78, i16 %conv_bias_buf_V_79, i16 %conv_bias_buf_V_80, i16 %conv_bias_buf_V_81, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:77]   --->   Operation 236 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 237 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_82 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 237 'extractvalue' 'conv_bias_buf_V_82' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 238 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_83 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 238 'extractvalue' 'conv_bias_buf_V_83' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 239 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_84 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 239 'extractvalue' 'conv_bias_buf_V_84' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_85 = extractvalue i64 %call_ret6" [tiled_conv.cpp:77]   --->   Operation 240 'extractvalue' 'conv_bias_buf_V_85' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.82>
ST_29 : Operation 241 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85" [tiled_conv.cpp:86]   --->   Operation 241 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85" [tiled_conv.cpp:86]   --->   Operation 242 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 5.72>
ST_31 : Operation 243 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 6" [tiled_conv.cpp:94]   --->   Operation 243 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 244 [2/2] (4.52ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 244 'call' 'call_ret7' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.80>
ST_32 : Operation 245 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 6" [tiled_conv.cpp:94]   --->   Operation 245 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 246 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_82, i16 %conv_bias_buf_V_83, i16 %conv_bias_buf_V_84, i16 %conv_bias_buf_V_85, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:77]   --->   Operation 246 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 247 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_86 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 247 'extractvalue' 'conv_bias_buf_V_86' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 248 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_87 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 248 'extractvalue' 'conv_bias_buf_V_87' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_88 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 249 'extractvalue' 'conv_bias_buf_V_88' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_89 = extractvalue i64 %call_ret7" [tiled_conv.cpp:77]   --->   Operation 250 'extractvalue' 'conv_bias_buf_V_89' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 1.82>
ST_33 : Operation 251 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89" [tiled_conv.cpp:86]   --->   Operation 251 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 252 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89" [tiled_conv.cpp:86]   --->   Operation 252 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.72>
ST_35 : Operation 253 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 7" [tiled_conv.cpp:94]   --->   Operation 253 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 254 [2/2] (4.52ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 254 'call' 'call_ret8' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.80>
ST_36 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 7" [tiled_conv.cpp:94]   --->   Operation 255 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 256 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_86, i16 %conv_bias_buf_V_87, i16 %conv_bias_buf_V_88, i16 %conv_bias_buf_V_89, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:77]   --->   Operation 256 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 257 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_90 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 257 'extractvalue' 'conv_bias_buf_V_90' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_91 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 258 'extractvalue' 'conv_bias_buf_V_91' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_92 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 259 'extractvalue' 'conv_bias_buf_V_92' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 260 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_93 = extractvalue i64 %call_ret8" [tiled_conv.cpp:77]   --->   Operation 260 'extractvalue' 'conv_bias_buf_V_93' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 1.82>
ST_37 : Operation 261 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93" [tiled_conv.cpp:86]   --->   Operation 261 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 262 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93" [tiled_conv.cpp:86]   --->   Operation 262 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 5.72>
ST_39 : Operation 263 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 8" [tiled_conv.cpp:94]   --->   Operation 263 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 264 [2/2] (4.52ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 264 'call' 'call_ret9' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.80>
ST_40 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 8" [tiled_conv.cpp:94]   --->   Operation 265 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 266 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_90, i16 %conv_bias_buf_V_91, i16 %conv_bias_buf_V_92, i16 %conv_bias_buf_V_93, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:77]   --->   Operation 266 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 267 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_94 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 267 'extractvalue' 'conv_bias_buf_V_94' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 268 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_95 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 268 'extractvalue' 'conv_bias_buf_V_95' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_96 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 269 'extractvalue' 'conv_bias_buf_V_96' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_97 = extractvalue i64 %call_ret9" [tiled_conv.cpp:77]   --->   Operation 270 'extractvalue' 'conv_bias_buf_V_97' <Predicate = true> <Delay = 0.00>

State 41 <SV = 40> <Delay = 1.82>
ST_41 : Operation 271 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97" [tiled_conv.cpp:86]   --->   Operation 271 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97" [tiled_conv.cpp:86]   --->   Operation 272 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 5.72>
ST_43 : Operation 273 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 9" [tiled_conv.cpp:94]   --->   Operation 273 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 274 [2/2] (4.52ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 274 'call' 'call_ret10' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 0.80>
ST_44 : Operation 275 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 9" [tiled_conv.cpp:94]   --->   Operation 275 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 276 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_94, i16 %conv_bias_buf_V_95, i16 %conv_bias_buf_V_96, i16 %conv_bias_buf_V_97, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:77]   --->   Operation 276 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 277 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_98 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 277 'extractvalue' 'conv_bias_buf_V_98' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 278 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_99 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 278 'extractvalue' 'conv_bias_buf_V_99' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 279 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_100 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 279 'extractvalue' 'conv_bias_buf_V_100' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 280 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_101 = extractvalue i64 %call_ret10" [tiled_conv.cpp:77]   --->   Operation 280 'extractvalue' 'conv_bias_buf_V_101' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 1.82>
ST_45 : Operation 281 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101" [tiled_conv.cpp:86]   --->   Operation 281 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 45> <Delay = 0.00>
ST_46 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101" [tiled_conv.cpp:86]   --->   Operation 282 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 46> <Delay = 5.72>
ST_47 : Operation 283 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 10" [tiled_conv.cpp:94]   --->   Operation 283 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 284 [2/2] (4.52ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 284 'call' 'call_ret11' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 47> <Delay = 0.80>
ST_48 : Operation 285 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 10" [tiled_conv.cpp:94]   --->   Operation 285 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 286 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_98, i16 %conv_bias_buf_V_99, i16 %conv_bias_buf_V_100, i16 %conv_bias_buf_V_101, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:77]   --->   Operation 286 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 287 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_102 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 287 'extractvalue' 'conv_bias_buf_V_102' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 288 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_103 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 288 'extractvalue' 'conv_bias_buf_V_103' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 289 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_104 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 289 'extractvalue' 'conv_bias_buf_V_104' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 290 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_105 = extractvalue i64 %call_ret11" [tiled_conv.cpp:77]   --->   Operation 290 'extractvalue' 'conv_bias_buf_V_105' <Predicate = true> <Delay = 0.00>

State 49 <SV = 48> <Delay = 1.82>
ST_49 : Operation 291 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105" [tiled_conv.cpp:86]   --->   Operation 291 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 292 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105" [tiled_conv.cpp:86]   --->   Operation 292 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 50> <Delay = 5.72>
ST_51 : Operation 293 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 11" [tiled_conv.cpp:94]   --->   Operation 293 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_51 : Operation 294 [2/2] (4.52ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 294 'call' 'call_ret12' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 51> <Delay = 0.80>
ST_52 : Operation 295 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 11" [tiled_conv.cpp:94]   --->   Operation 295 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 296 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_102, i16 %conv_bias_buf_V_103, i16 %conv_bias_buf_V_104, i16 %conv_bias_buf_V_105, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:77]   --->   Operation 296 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 297 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_106 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 297 'extractvalue' 'conv_bias_buf_V_106' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 298 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_107 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 298 'extractvalue' 'conv_bias_buf_V_107' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 299 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_108 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 299 'extractvalue' 'conv_bias_buf_V_108' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 300 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_109 = extractvalue i64 %call_ret12" [tiled_conv.cpp:77]   --->   Operation 300 'extractvalue' 'conv_bias_buf_V_109' <Predicate = true> <Delay = 0.00>

State 53 <SV = 52> <Delay = 1.82>
ST_53 : Operation 301 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109" [tiled_conv.cpp:86]   --->   Operation 301 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 53> <Delay = 0.00>
ST_54 : Operation 302 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109" [tiled_conv.cpp:86]   --->   Operation 302 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 54> <Delay = 5.72>
ST_55 : Operation 303 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 12" [tiled_conv.cpp:94]   --->   Operation 303 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 304 [2/2] (4.52ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 304 'call' 'call_ret13' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 55> <Delay = 0.80>
ST_56 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 12" [tiled_conv.cpp:94]   --->   Operation 305 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 306 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_106, i16 %conv_bias_buf_V_107, i16 %conv_bias_buf_V_108, i16 %conv_bias_buf_V_109, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:77]   --->   Operation 306 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 307 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_110 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 307 'extractvalue' 'conv_bias_buf_V_110' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 308 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_111 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 308 'extractvalue' 'conv_bias_buf_V_111' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 309 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_112 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 309 'extractvalue' 'conv_bias_buf_V_112' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 310 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_113 = extractvalue i64 %call_ret13" [tiled_conv.cpp:77]   --->   Operation 310 'extractvalue' 'conv_bias_buf_V_113' <Predicate = true> <Delay = 0.00>

State 57 <SV = 56> <Delay = 1.82>
ST_57 : Operation 311 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113" [tiled_conv.cpp:86]   --->   Operation 311 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 0.00>
ST_58 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113" [tiled_conv.cpp:86]   --->   Operation 312 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 5.72>
ST_59 : Operation 313 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 13" [tiled_conv.cpp:94]   --->   Operation 313 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 314 [2/2] (4.52ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 314 'call' 'call_ret14' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.80>
ST_60 : Operation 315 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 13" [tiled_conv.cpp:94]   --->   Operation 315 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 316 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_110, i16 %conv_bias_buf_V_111, i16 %conv_bias_buf_V_112, i16 %conv_bias_buf_V_113, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:77]   --->   Operation 316 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 317 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_114 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 317 'extractvalue' 'conv_bias_buf_V_114' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 318 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_115 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 318 'extractvalue' 'conv_bias_buf_V_115' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 319 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_116 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 319 'extractvalue' 'conv_bias_buf_V_116' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 320 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_117 = extractvalue i64 %call_ret14" [tiled_conv.cpp:77]   --->   Operation 320 'extractvalue' 'conv_bias_buf_V_117' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 1.82>
ST_61 : Operation 321 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117" [tiled_conv.cpp:86]   --->   Operation 321 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 61> <Delay = 0.00>
ST_62 : Operation 322 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117" [tiled_conv.cpp:86]   --->   Operation 322 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 62> <Delay = 5.72>
ST_63 : Operation 323 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 14" [tiled_conv.cpp:94]   --->   Operation 323 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 324 [2/2] (4.52ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 324 'call' 'call_ret15' <Predicate = true> <Delay = 4.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 63> <Delay = 0.80>
ST_64 : Operation 325 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 14" [tiled_conv.cpp:94]   --->   Operation 325 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 326 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_114, i16 %conv_bias_buf_V_115, i16 %conv_bias_buf_V_116, i16 %conv_bias_buf_V_117, i16 %wt, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:77]   --->   Operation 326 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 327 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_118 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 327 'extractvalue' 'conv_bias_buf_V_118' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 328 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_119 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 328 'extractvalue' 'conv_bias_buf_V_119' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 329 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_120 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 329 'extractvalue' 'conv_bias_buf_V_120' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 330 [1/1] (0.00ns)   --->   "%conv_bias_buf_V_121 = extractvalue i64 %call_ret15" [tiled_conv.cpp:77]   --->   Operation 330 'extractvalue' 'conv_bias_buf_V_121' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_121, i16 %conv_bias_buf_V_67" [tiled_conv.cpp:55]   --->   Operation 331 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_66" [tiled_conv.cpp:55]   --->   Operation 332 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_65" [tiled_conv.cpp:55]   --->   Operation 333 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln55 = store i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_64" [tiled_conv.cpp:55]   --->   Operation 334 'store' 'store_ln55' <Predicate = true> <Delay = 0.00>

State 65 <SV = 64> <Delay = 1.82>
ST_65 : Operation 335 [2/2] (1.82ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_121" [tiled_conv.cpp:86]   --->   Operation 335 'call' 'call_ln86' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 66 <SV = 65> <Delay = 0.00>
ST_66 : Operation 336 [1/2] (0.00ns)   --->   "%call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_in_buf_V_7, i16 %conv_in_buf_V_8, i16 %conv_in_buf_V_9, i16 %conv_in_buf_V_10, i16 %conv_in_buf_V_11, i16 %conv_in_buf_V_12, i16 %conv_in_buf_V_13, i16 %conv_in_buf_V_14, i16 %conv_in_buf_V_15, i16 %conv_in_buf_V_16, i16 %conv_in_buf_V_17, i16 %conv_in_buf_V_18, i16 %conv_in_buf_V_19, i16 %conv_in_buf_V_20, i16 %conv_in_buf_V_21, i16 %conv_in_buf_V_22, i16 %conv_in_buf_V_23, i16 %conv_in_buf_V_24, i16 %conv_in_buf_V_25, i16 %conv_in_buf_V_26, i16 %conv_in_buf_V_27, i16 %conv_in_buf_V_28, i16 %conv_in_buf_V_29, i16 %conv_in_buf_V_30, i16 %conv_in_buf_V_31, i16 %conv_in_buf_V_32, i16 %conv_in_buf_V_33, i16 %conv_in_buf_V_34, i16 %conv_in_buf_V_35, i16 %conv_in_buf_V_36, i16 %conv_in_buf_V_37, i16 %conv_in_buf_V_38, i16 %conv_in_buf_V_39, i16 %conv_in_buf_V_40, i16 %conv_in_buf_V_41, i16 %conv_in_buf_V_42, i16 %conv_in_buf_V_43, i16 %conv_in_buf_V_44, i16 %conv_wt_buf_V_6, i16 %conv_bias_buf_V_118, i16 %conv_bias_buf_V_119, i16 %conv_bias_buf_V_120, i16 %conv_bias_buf_V_121" [tiled_conv.cpp:86]   --->   Operation 336 'call' 'call_ln86' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 66> <Delay = 5.72>
ST_67 : Operation 337 [2/2] (5.72ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 15" [tiled_conv.cpp:94]   --->   Operation 337 'call' 'call_ln94' <Predicate = true> <Delay = 5.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 67> <Delay = 0.00>
ST_68 : Operation 338 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [tiled_conv.cpp:55]   --->   Operation 338 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 339 [1/2] (0.00ns)   --->   "%call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i5 %ti_1, i5 %trunc_ln55, i4 15" [tiled_conv.cpp:94]   --->   Operation 339 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.inc" [tiled_conv.cpp:55]   --->   Operation 340 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('conv_out_buf.V', tiled_conv.cpp:37) [83]  (0 ns)
	'getelementptr' operation ('conv_out_buf_V_addr') [84]  (0 ns)
	'store' operation ('store_ln887') of constant 0 on array 'conv_out_buf.V', tiled_conv.cpp:37 [88]  (3.25 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'load' operation ('ti', tiled_conv.cpp:52) on local variable 'ti' [92]  (0 ns)
	'add' operation ('ti', tiled_conv.cpp:52) [95]  (1.78 ns)

 <State 3>: 6.59ns
The critical path consists of the following:
	'phi' operation ('tj') with incoming values : ('tj', tiled_conv.cpp:55) [101]  (0 ns)
	'call' operation ('call_ln63', tiled_conv.cpp:63) to 'load_input_tile_block_from_DRAM' [113]  (5.16 ns)
	blocking operation 1.43 ns on control path)

 <State 4>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [114]  (0.805 ns)

 <State 5>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [119]  (1.83 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [120]  (5.72 ns)

 <State 8>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret1', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [121]  (0.805 ns)

 <State 9>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [126]  (1.83 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [127]  (5.72 ns)

 <State 12>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret2', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [128]  (0.805 ns)

 <State 13>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [133]  (1.83 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [134]  (5.72 ns)

 <State 16>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret3', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [135]  (0.805 ns)

 <State 17>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [140]  (1.83 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [141]  (5.72 ns)

 <State 20>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret4', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [142]  (0.805 ns)

 <State 21>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [147]  (1.83 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [148]  (5.72 ns)

 <State 24>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret5', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [149]  (0.805 ns)

 <State 25>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [154]  (1.83 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [155]  (5.72 ns)

 <State 28>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret6', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [156]  (0.805 ns)

 <State 29>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [161]  (1.83 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [162]  (5.72 ns)

 <State 32>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret7', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [163]  (0.805 ns)

 <State 33>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [168]  (1.83 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [169]  (5.72 ns)

 <State 36>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret8', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [170]  (0.805 ns)

 <State 37>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [175]  (1.83 ns)

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [176]  (5.72 ns)

 <State 40>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret9', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [177]  (0.805 ns)

 <State 41>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [182]  (1.83 ns)

 <State 42>: 0ns
The critical path consists of the following:

 <State 43>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [183]  (5.72 ns)

 <State 44>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret10', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [184]  (0.805 ns)

 <State 45>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [189]  (1.83 ns)

 <State 46>: 0ns
The critical path consists of the following:

 <State 47>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [190]  (5.72 ns)

 <State 48>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret11', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [191]  (0.805 ns)

 <State 49>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [196]  (1.83 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [197]  (5.72 ns)

 <State 52>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret12', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [198]  (0.805 ns)

 <State 53>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [203]  (1.83 ns)

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [204]  (5.72 ns)

 <State 56>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret13', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [205]  (0.805 ns)

 <State 57>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [210]  (1.83 ns)

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [211]  (5.72 ns)

 <State 60>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret14', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [212]  (0.805 ns)

 <State 61>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [217]  (1.83 ns)

 <State 62>: 0ns
The critical path consists of the following:

 <State 63>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [218]  (5.72 ns)

 <State 64>: 0.805ns
The critical path consists of the following:
	'call' operation ('call_ret15', tiled_conv.cpp:77) to 'load_layer_params_from_DRAM' [219]  (0.805 ns)

 <State 65>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln86', tiled_conv.cpp:86) to 'conv_7x7' [224]  (1.83 ns)

 <State 66>: 0ns
The critical path consists of the following:

 <State 67>: 5.72ns
The critical path consists of the following:
	'call' operation ('call_ln94', tiled_conv.cpp:94) to 'store_output_tile_to_DRAM' [225]  (5.72 ns)

 <State 68>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
