
Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009d0  08000130  08000130  00010130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08000b00  08000b00  00010b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b18  08000b18  00010b20  2**0
                  CONTENTS
  4 .ARM          00000000  08000b18  08000b18  00010b20  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000b18  08000b20  00010b20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b18  08000b18  00010b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000b1c  08000b1c  00010b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010b20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000068  20000000  08000b20  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000068  08000b20  00020068  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010b20  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004059  00000000  00000000  00010b49  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000009e6  00000000  00000000  00014ba2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000a04  00000000  00000000  00015588  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000001c8  00000000  00000000  00015f90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000170  00000000  00000000  00016158  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00000d67  00000000  00000000  000162c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00002106  00000000  00000000  0001702f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00009f07  00000000  00000000  00019135  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0002303c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000568  00000000  00000000  000230b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000ae8 	.word	0x08000ae8

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000ae8 	.word	0x08000ae8

08000170 <clk_init>:
#include "lcd.h"




void clk_init(){
 8000170:	b480      	push	{r7}
 8000172:	af00      	add	r7, sp, #0
	//Enable clk for GPIOA
	RCC_GPIOA_CLK_EN();
 8000174:	4b0a      	ldr	r3, [pc, #40]	; (80001a0 <clk_init+0x30>)
 8000176:	699b      	ldr	r3, [r3, #24]
 8000178:	4a09      	ldr	r2, [pc, #36]	; (80001a0 <clk_init+0x30>)
 800017a:	f043 0304 	orr.w	r3, r3, #4
 800017e:	6193      	str	r3, [r2, #24]
	//Enable clk for GPIOB
	RCC_GPIOB_CLK_EN();
 8000180:	4b07      	ldr	r3, [pc, #28]	; (80001a0 <clk_init+0x30>)
 8000182:	699b      	ldr	r3, [r3, #24]
 8000184:	4a06      	ldr	r2, [pc, #24]	; (80001a0 <clk_init+0x30>)
 8000186:	f043 0308 	orr.w	r3, r3, #8
 800018a:	6193      	str	r3, [r2, #24]
	//Enable clk for AFIO
	RCC_AFIO_CLK_EN();
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <clk_init+0x30>)
 800018e:	699b      	ldr	r3, [r3, #24]
 8000190:	4a03      	ldr	r2, [pc, #12]	; (80001a0 <clk_init+0x30>)
 8000192:	f043 0301 	orr.w	r3, r3, #1
 8000196:	6193      	str	r3, [r2, #24]

}
 8000198:	bf00      	nop
 800019a:	46bd      	mov	sp, r7
 800019c:	bc80      	pop	{r7}
 800019e:	4770      	bx	lr
 80001a0:	40021000 	.word	0x40021000

080001a4 <USART_IRQ_CallBack>:

unsigned short channel;

void USART_IRQ_CallBack(void){
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0

	MCAL_USART_ReceiveData(USART1, &channel, disable);
 80001a8:	2200      	movs	r2, #0
 80001aa:	4905      	ldr	r1, [pc, #20]	; (80001c0 <USART_IRQ_CallBack+0x1c>)
 80001ac:	4805      	ldr	r0, [pc, #20]	; (80001c4 <USART_IRQ_CallBack+0x20>)
 80001ae:	f000 fbab 	bl	8000908 <MCAL_USART_ReceiveData>
	MCAL_USART_SendData(USART1, &channel, enable);
 80001b2:	2201      	movs	r2, #1
 80001b4:	4902      	ldr	r1, [pc, #8]	; (80001c0 <USART_IRQ_CallBack+0x1c>)
 80001b6:	4803      	ldr	r0, [pc, #12]	; (80001c4 <USART_IRQ_CallBack+0x20>)
 80001b8:	f000 fb6c 	bl	8000894 <MCAL_USART_SendData>
}
 80001bc:	bf00      	nop
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000028 	.word	0x20000028
 80001c4:	40013800 	.word	0x40013800

080001c8 <main>:

int main(void)
{	// initialization
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b086      	sub	sp, #24
 80001cc:	af00      	add	r7, sp, #0
	clk_init();
 80001ce:	f7ff ffcf 	bl	8000170 <clk_init>
	USART_Config_t  uart_Cfg;


	uart_Cfg.Baud_Rate = USART_BaudRate_115200;
 80001d2:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80001d6:	60bb      	str	r3, [r7, #8]
	uart_Cfg.HwFlowCtl = UART_HwFlowCtl_NONE;
 80001d8:	2300      	movs	r3, #0
 80001da:	73fb      	strb	r3, [r7, #15]
	uart_Cfg.IRQ_Enable = UART_IRQ_Enable_RXNEIE;
 80001dc:	2320      	movs	r3, #32
 80001de:	743b      	strb	r3, [r7, #16]
	uart_Cfg.P_IRQ_CallBack = USART_IRQ_CallBack;
 80001e0:	4b09      	ldr	r3, [pc, #36]	; (8000208 <main+0x40>)
 80001e2:	617b      	str	r3, [r7, #20]
	uart_Cfg.Parity =UART_Parity__NONE;
 80001e4:	2300      	movs	r3, #0
 80001e6:	737b      	strb	r3, [r7, #13]
	uart_Cfg.Payload_length = USART_Payload_8Bits;
 80001e8:	2300      	movs	r3, #0
 80001ea:	733b      	strb	r3, [r7, #12]
	uart_Cfg.StopBits = UART_StopBits_1;
 80001ec:	2300      	movs	r3, #0
 80001ee:	73bb      	strb	r3, [r7, #14]
	uart_Cfg.USART_MODE = USART_MODE_Tx_Rx;
 80001f0:	230c      	movs	r3, #12
 80001f2:	713b      	strb	r3, [r7, #4]

	MCAL_USART_Init(USART1, &uart_Cfg);
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	4619      	mov	r1, r3
 80001f8:	4804      	ldr	r0, [pc, #16]	; (800020c <main+0x44>)
 80001fa:	f000 fa7d 	bl	80006f8 <MCAL_USART_Init>
	MCAL_USART_SetPins(USART1);
 80001fe:	4803      	ldr	r0, [pc, #12]	; (800020c <main+0x44>)
 8000200:	f000 fbca 	bl	8000998 <MCAL_USART_SetPins>

    /* Loop forever */
	while(1){
 8000204:	e7fe      	b.n	8000204 <main+0x3c>
 8000206:	bf00      	nop
 8000208:	080001a5 	.word	0x080001a5
 800020c:	40013800 	.word	0x40013800

08000210 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000210:	480d      	ldr	r0, [pc, #52]	; (8000248 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000212:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000214:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000218:	480c      	ldr	r0, [pc, #48]	; (800024c <LoopForever+0x6>)
  ldr r1, =_edata
 800021a:	490d      	ldr	r1, [pc, #52]	; (8000250 <LoopForever+0xa>)
  ldr r2, =_sidata
 800021c:	4a0d      	ldr	r2, [pc, #52]	; (8000254 <LoopForever+0xe>)
  movs r3, #0
 800021e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000220:	e002      	b.n	8000228 <LoopCopyDataInit>

08000222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000226:	3304      	adds	r3, #4

08000228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800022a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800022c:	d3f9      	bcc.n	8000222 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800022e:	4a0a      	ldr	r2, [pc, #40]	; (8000258 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000230:	4c0a      	ldr	r4, [pc, #40]	; (800025c <LoopForever+0x16>)
  movs r3, #0
 8000232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000234:	e001      	b.n	800023a <LoopFillZerobss>

08000236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000238:	3204      	adds	r2, #4

0800023a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800023a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800023c:	d3fb      	bcc.n	8000236 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800023e:	f000 fc2f 	bl	8000aa0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000242:	f7ff ffc1 	bl	80001c8 <main>

08000246 <LoopForever>:

LoopForever:
    b LoopForever
 8000246:	e7fe      	b.n	8000246 <LoopForever>
  ldr   r0, =_estack
 8000248:	20002800 	.word	0x20002800
  ldr r0, =_sdata
 800024c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000250:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000254:	08000b20 	.word	0x08000b20
  ldr r2, =_sbss
 8000258:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800025c:	20000068 	.word	0x20000068

08000260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000260:	e7fe      	b.n	8000260 <ADC1_2_IRQHandler>
	...

08000264 <EXTI0_IRQHandler>:


/**************************************************************************************/
// Generic functions
//********************************
void EXTI0_IRQHandler (void){
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	// write 1 to clear PR register
	EXTI->PR |= (1<<0);
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <EXTI0_IRQHandler+0x1c>)
 800026a:	695b      	ldr	r3, [r3, #20]
 800026c:	4a04      	ldr	r2, [pc, #16]	; (8000280 <EXTI0_IRQHandler+0x1c>)
 800026e:	f043 0301 	orr.w	r3, r3, #1
 8000272:	6153      	str	r3, [r2, #20]
	//call IRQ_Call
	GP_IRQ_CallBack[0]();
 8000274:	4b03      	ldr	r3, [pc, #12]	; (8000284 <EXTI0_IRQHandler+0x20>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4798      	blx	r3
}
 800027a:	bf00      	nop
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	40010400 	.word	0x40010400
 8000284:	2000002c 	.word	0x2000002c

08000288 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler (void){
 8000288:	b580      	push	{r7, lr}
 800028a:	af00      	add	r7, sp, #0
	// write 1 to clear PR register
	EXTI->PR |= (1<<1);
 800028c:	4b05      	ldr	r3, [pc, #20]	; (80002a4 <EXTI1_IRQHandler+0x1c>)
 800028e:	695b      	ldr	r3, [r3, #20]
 8000290:	4a04      	ldr	r2, [pc, #16]	; (80002a4 <EXTI1_IRQHandler+0x1c>)
 8000292:	f043 0302 	orr.w	r3, r3, #2
 8000296:	6153      	str	r3, [r2, #20]
	//call IRQ_Call
	GP_IRQ_CallBack[1]();
 8000298:	4b03      	ldr	r3, [pc, #12]	; (80002a8 <EXTI1_IRQHandler+0x20>)
 800029a:	685b      	ldr	r3, [r3, #4]
 800029c:	4798      	blx	r3
}
 800029e:	bf00      	nop
 80002a0:	bd80      	pop	{r7, pc}
 80002a2:	bf00      	nop
 80002a4:	40010400 	.word	0x40010400
 80002a8:	2000002c 	.word	0x2000002c

080002ac <EXTI2_IRQHandler>:

void EXTI2_IRQHandler (void){
 80002ac:	b580      	push	{r7, lr}
 80002ae:	af00      	add	r7, sp, #0
	// write 1 to clear PR register
	EXTI->PR |= (1<<2);
 80002b0:	4b05      	ldr	r3, [pc, #20]	; (80002c8 <EXTI2_IRQHandler+0x1c>)
 80002b2:	695b      	ldr	r3, [r3, #20]
 80002b4:	4a04      	ldr	r2, [pc, #16]	; (80002c8 <EXTI2_IRQHandler+0x1c>)
 80002b6:	f043 0304 	orr.w	r3, r3, #4
 80002ba:	6153      	str	r3, [r2, #20]
	//call IRQ_Call
	GP_IRQ_CallBack[2]();
 80002bc:	4b03      	ldr	r3, [pc, #12]	; (80002cc <EXTI2_IRQHandler+0x20>)
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	4798      	blx	r3
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40010400 	.word	0x40010400
 80002cc:	2000002c 	.word	0x2000002c

080002d0 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler (void){
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	// write 1 to clear PR register
	EXTI->PR |= (1<<3);
 80002d4:	4b05      	ldr	r3, [pc, #20]	; (80002ec <EXTI3_IRQHandler+0x1c>)
 80002d6:	695b      	ldr	r3, [r3, #20]
 80002d8:	4a04      	ldr	r2, [pc, #16]	; (80002ec <EXTI3_IRQHandler+0x1c>)
 80002da:	f043 0308 	orr.w	r3, r3, #8
 80002de:	6153      	str	r3, [r2, #20]
	//call IRQ_Call
	GP_IRQ_CallBack[3]();
 80002e0:	4b03      	ldr	r3, [pc, #12]	; (80002f0 <EXTI3_IRQHandler+0x20>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	4798      	blx	r3
}
 80002e6:	bf00      	nop
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	40010400 	.word	0x40010400
 80002f0:	2000002c 	.word	0x2000002c

080002f4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler (void){
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
	// write 1 to clear PR register
	EXTI->PR |= (1<<4);
 80002f8:	4b05      	ldr	r3, [pc, #20]	; (8000310 <EXTI4_IRQHandler+0x1c>)
 80002fa:	695b      	ldr	r3, [r3, #20]
 80002fc:	4a04      	ldr	r2, [pc, #16]	; (8000310 <EXTI4_IRQHandler+0x1c>)
 80002fe:	f043 0310 	orr.w	r3, r3, #16
 8000302:	6153      	str	r3, [r2, #20]
	//call IRQ_Call
	GP_IRQ_CallBack[4]();
 8000304:	4b03      	ldr	r3, [pc, #12]	; (8000314 <EXTI4_IRQHandler+0x20>)
 8000306:	691b      	ldr	r3, [r3, #16]
 8000308:	4798      	blx	r3
}
 800030a:	bf00      	nop
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40010400 	.word	0x40010400
 8000314:	2000002c 	.word	0x2000002c

08000318 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler (void){
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
	if(	EXTI->PR & (1<<5)){	EXTI->PR |= (1<<5);	GP_IRQ_CallBack[5](); }
 800031c:	4b26      	ldr	r3, [pc, #152]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800031e:	695b      	ldr	r3, [r3, #20]
 8000320:	f003 0320 	and.w	r3, r3, #32
 8000324:	2b00      	cmp	r3, #0
 8000326:	d008      	beq.n	800033a <EXTI9_5_IRQHandler+0x22>
 8000328:	4b23      	ldr	r3, [pc, #140]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800032a:	695b      	ldr	r3, [r3, #20]
 800032c:	4a22      	ldr	r2, [pc, #136]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800032e:	f043 0320 	orr.w	r3, r3, #32
 8000332:	6153      	str	r3, [r2, #20]
 8000334:	4b21      	ldr	r3, [pc, #132]	; (80003bc <EXTI9_5_IRQHandler+0xa4>)
 8000336:	695b      	ldr	r3, [r3, #20]
 8000338:	4798      	blx	r3
	if(	EXTI->PR & (1<<6)){	EXTI->PR |= (1<<6);	GP_IRQ_CallBack[6](); }
 800033a:	4b1f      	ldr	r3, [pc, #124]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800033c:	695b      	ldr	r3, [r3, #20]
 800033e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000342:	2b00      	cmp	r3, #0
 8000344:	d008      	beq.n	8000358 <EXTI9_5_IRQHandler+0x40>
 8000346:	4b1c      	ldr	r3, [pc, #112]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000348:	695b      	ldr	r3, [r3, #20]
 800034a:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800034c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000350:	6153      	str	r3, [r2, #20]
 8000352:	4b1a      	ldr	r3, [pc, #104]	; (80003bc <EXTI9_5_IRQHandler+0xa4>)
 8000354:	699b      	ldr	r3, [r3, #24]
 8000356:	4798      	blx	r3
	if(	EXTI->PR & (1<<7)){	EXTI->PR |= (1<<7);	GP_IRQ_CallBack[7](); }
 8000358:	4b17      	ldr	r3, [pc, #92]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000360:	2b00      	cmp	r3, #0
 8000362:	d008      	beq.n	8000376 <EXTI9_5_IRQHandler+0x5e>
 8000364:	4b14      	ldr	r3, [pc, #80]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000366:	695b      	ldr	r3, [r3, #20]
 8000368:	4a13      	ldr	r2, [pc, #76]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 800036a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800036e:	6153      	str	r3, [r2, #20]
 8000370:	4b12      	ldr	r3, [pc, #72]	; (80003bc <EXTI9_5_IRQHandler+0xa4>)
 8000372:	69db      	ldr	r3, [r3, #28]
 8000374:	4798      	blx	r3
	if(	EXTI->PR & (1<<8)){	EXTI->PR |= (1<<8);	GP_IRQ_CallBack[8](); }
 8000376:	4b10      	ldr	r3, [pc, #64]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000378:	695b      	ldr	r3, [r3, #20]
 800037a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800037e:	2b00      	cmp	r3, #0
 8000380:	d008      	beq.n	8000394 <EXTI9_5_IRQHandler+0x7c>
 8000382:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	4a0c      	ldr	r2, [pc, #48]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000388:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800038c:	6153      	str	r3, [r2, #20]
 800038e:	4b0b      	ldr	r3, [pc, #44]	; (80003bc <EXTI9_5_IRQHandler+0xa4>)
 8000390:	6a1b      	ldr	r3, [r3, #32]
 8000392:	4798      	blx	r3
	if(	EXTI->PR & (1<<9)){	EXTI->PR |= (1<<9);	GP_IRQ_CallBack[9](); }
 8000394:	4b08      	ldr	r3, [pc, #32]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 8000396:	695b      	ldr	r3, [r3, #20]
 8000398:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800039c:	2b00      	cmp	r3, #0
 800039e:	d008      	beq.n	80003b2 <EXTI9_5_IRQHandler+0x9a>
 80003a0:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	4a04      	ldr	r2, [pc, #16]	; (80003b8 <EXTI9_5_IRQHandler+0xa0>)
 80003a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003aa:	6153      	str	r3, [r2, #20]
 80003ac:	4b03      	ldr	r3, [pc, #12]	; (80003bc <EXTI9_5_IRQHandler+0xa4>)
 80003ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80003b0:	4798      	blx	r3

}
 80003b2:	bf00      	nop
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40010400 	.word	0x40010400
 80003bc:	2000002c 	.word	0x2000002c

080003c0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler (void){
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	if(	EXTI->PR & (1<<10)){	EXTI->PR |= (1<<10);	GP_IRQ_CallBack[10](); }
 80003c4:	4b2d      	ldr	r3, [pc, #180]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d008      	beq.n	80003e2 <EXTI15_10_IRQHandler+0x22>
 80003d0:	4b2a      	ldr	r3, [pc, #168]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	4a29      	ldr	r2, [pc, #164]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80003da:	6153      	str	r3, [r2, #20]
 80003dc:	4b28      	ldr	r3, [pc, #160]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 80003de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003e0:	4798      	blx	r3
	if(	EXTI->PR & (1<<11)){	EXTI->PR |= (1<<11);	GP_IRQ_CallBack[11](); }
 80003e2:	4b26      	ldr	r3, [pc, #152]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003e4:	695b      	ldr	r3, [r3, #20]
 80003e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d008      	beq.n	8000400 <EXTI15_10_IRQHandler+0x40>
 80003ee:	4b23      	ldr	r3, [pc, #140]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	4a22      	ldr	r2, [pc, #136]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 80003f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80003f8:	6153      	str	r3, [r2, #20]
 80003fa:	4b21      	ldr	r3, [pc, #132]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 80003fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003fe:	4798      	blx	r3
	if(	EXTI->PR & (1<<12)){	EXTI->PR |= (1<<12);	GP_IRQ_CallBack[12](); }
 8000400:	4b1e      	ldr	r3, [pc, #120]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 8000402:	695b      	ldr	r3, [r3, #20]
 8000404:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000408:	2b00      	cmp	r3, #0
 800040a:	d008      	beq.n	800041e <EXTI15_10_IRQHandler+0x5e>
 800040c:	4b1b      	ldr	r3, [pc, #108]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800040e:	695b      	ldr	r3, [r3, #20]
 8000410:	4a1a      	ldr	r2, [pc, #104]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 8000412:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000416:	6153      	str	r3, [r2, #20]
 8000418:	4b19      	ldr	r3, [pc, #100]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800041c:	4798      	blx	r3
	if(	EXTI->PR & (1<<13)){	EXTI->PR |= (1<<13);	GP_IRQ_CallBack[13](); }
 800041e:	4b17      	ldr	r3, [pc, #92]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000426:	2b00      	cmp	r3, #0
 8000428:	d008      	beq.n	800043c <EXTI15_10_IRQHandler+0x7c>
 800042a:	4b14      	ldr	r3, [pc, #80]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	4a13      	ldr	r2, [pc, #76]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 8000430:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000434:	6153      	str	r3, [r2, #20]
 8000436:	4b12      	ldr	r3, [pc, #72]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 8000438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800043a:	4798      	blx	r3
	if(	EXTI->PR & (1<<14)){	EXTI->PR |= (1<<14);	GP_IRQ_CallBack[14](); }
 800043c:	4b0f      	ldr	r3, [pc, #60]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800043e:	695b      	ldr	r3, [r3, #20]
 8000440:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000444:	2b00      	cmp	r3, #0
 8000446:	d008      	beq.n	800045a <EXTI15_10_IRQHandler+0x9a>
 8000448:	4b0c      	ldr	r3, [pc, #48]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800044a:	695b      	ldr	r3, [r3, #20]
 800044c:	4a0b      	ldr	r2, [pc, #44]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800044e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000452:	6153      	str	r3, [r2, #20]
 8000454:	4b0a      	ldr	r3, [pc, #40]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 8000456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000458:	4798      	blx	r3
	if(	EXTI->PR & (1<<15)){	EXTI->PR |= (1<<15);	GP_IRQ_CallBack[15](); }
 800045a:	4b08      	ldr	r3, [pc, #32]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000462:	2b00      	cmp	r3, #0
 8000464:	d008      	beq.n	8000478 <EXTI15_10_IRQHandler+0xb8>
 8000466:	4b05      	ldr	r3, [pc, #20]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a04      	ldr	r2, [pc, #16]	; (800047c <EXTI15_10_IRQHandler+0xbc>)
 800046c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b03      	ldr	r3, [pc, #12]	; (8000480 <EXTI15_10_IRQHandler+0xc0>)
 8000474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000476:	4798      	blx	r3
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}
 800047c:	40010400 	.word	0x40010400
 8000480:	2000002c 	.word	0x2000002c

08000484 <Get_CRHL_Position>:
#include "stm32f103x6_gpio_driver.h"

/**************************************************************************************/
// Generic Functions
//********************************
uint8_t Get_CRHL_Position(uint16_t PinNumber){
 8000484:	b480      	push	{r7}
 8000486:	b083      	sub	sp, #12
 8000488:	af00      	add	r7, sp, #0
 800048a:	4603      	mov	r3, r0
 800048c:	80fb      	strh	r3, [r7, #6]
	switch(PinNumber){
 800048e:	88fb      	ldrh	r3, [r7, #6]
 8000490:	2b80      	cmp	r3, #128	; 0x80
 8000492:	d042      	beq.n	800051a <Get_CRHL_Position+0x96>
 8000494:	2b80      	cmp	r3, #128	; 0x80
 8000496:	dc11      	bgt.n	80004bc <Get_CRHL_Position+0x38>
 8000498:	2b08      	cmp	r3, #8
 800049a:	d036      	beq.n	800050a <Get_CRHL_Position+0x86>
 800049c:	2b08      	cmp	r3, #8
 800049e:	dc06      	bgt.n	80004ae <Get_CRHL_Position+0x2a>
 80004a0:	2b02      	cmp	r3, #2
 80004a2:	d02e      	beq.n	8000502 <Get_CRHL_Position+0x7e>
 80004a4:	2b04      	cmp	r3, #4
 80004a6:	d02e      	beq.n	8000506 <Get_CRHL_Position+0x82>
 80004a8:	2b01      	cmp	r3, #1
 80004aa:	d028      	beq.n	80004fe <Get_CRHL_Position+0x7a>
 80004ac:	e047      	b.n	800053e <Get_CRHL_Position+0xba>
 80004ae:	2b20      	cmp	r3, #32
 80004b0:	d02f      	beq.n	8000512 <Get_CRHL_Position+0x8e>
 80004b2:	2b40      	cmp	r3, #64	; 0x40
 80004b4:	d02f      	beq.n	8000516 <Get_CRHL_Position+0x92>
 80004b6:	2b10      	cmp	r3, #16
 80004b8:	d029      	beq.n	800050e <Get_CRHL_Position+0x8a>
 80004ba:	e040      	b.n	800053e <Get_CRHL_Position+0xba>
 80004bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80004c0:	d033      	beq.n	800052a <Get_CRHL_Position+0xa6>
 80004c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80004c6:	dc09      	bgt.n	80004dc <Get_CRHL_Position+0x58>
 80004c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80004cc:	d029      	beq.n	8000522 <Get_CRHL_Position+0x9e>
 80004ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80004d2:	d028      	beq.n	8000526 <Get_CRHL_Position+0xa2>
 80004d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80004d8:	d021      	beq.n	800051e <Get_CRHL_Position+0x9a>
 80004da:	e030      	b.n	800053e <Get_CRHL_Position+0xba>
 80004dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004e0:	d027      	beq.n	8000532 <Get_CRHL_Position+0xae>
 80004e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80004e6:	dc03      	bgt.n	80004f0 <Get_CRHL_Position+0x6c>
 80004e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80004ec:	d01f      	beq.n	800052e <Get_CRHL_Position+0xaa>
 80004ee:	e026      	b.n	800053e <Get_CRHL_Position+0xba>
 80004f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80004f4:	d01f      	beq.n	8000536 <Get_CRHL_Position+0xb2>
 80004f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80004fa:	d01e      	beq.n	800053a <Get_CRHL_Position+0xb6>
 80004fc:	e01f      	b.n	800053e <Get_CRHL_Position+0xba>
	case GPIO_Pin_0:
		return 0;
 80004fe:	2300      	movs	r3, #0
 8000500:	e01e      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_1:
		return 4;
 8000502:	2304      	movs	r3, #4
 8000504:	e01c      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_2:
		return 8;
 8000506:	2308      	movs	r3, #8
 8000508:	e01a      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_3:
		return 12;
 800050a:	230c      	movs	r3, #12
 800050c:	e018      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_4:
		return 16;
 800050e:	2310      	movs	r3, #16
 8000510:	e016      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_5:
		return 20;
 8000512:	2314      	movs	r3, #20
 8000514:	e014      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_6:
		return 24;
 8000516:	2318      	movs	r3, #24
 8000518:	e012      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_7:
		return 28;
 800051a:	231c      	movs	r3, #28
 800051c:	e010      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_8:
		return 0;
 800051e:	2300      	movs	r3, #0
 8000520:	e00e      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_9:
		return 4;
 8000522:	2304      	movs	r3, #4
 8000524:	e00c      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_10:
		return 8;
 8000526:	2308      	movs	r3, #8
 8000528:	e00a      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_11:
		return 12;
 800052a:	230c      	movs	r3, #12
 800052c:	e008      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_12:
		return 16;
 800052e:	2310      	movs	r3, #16
 8000530:	e006      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_13:
		return 20;
 8000532:	2314      	movs	r3, #20
 8000534:	e004      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_14:
		return 24;
 8000536:	2318      	movs	r3, #24
 8000538:	e002      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	case GPIO_Pin_15:
		return 28;
 800053a:	231c      	movs	r3, #28
 800053c:	e000      	b.n	8000540 <Get_CRHL_Position+0xbc>
		break;
	default:
		return 0;
 800053e:	2300      	movs	r3, #0
		break;
	}
}
 8000540:	4618      	mov	r0, r3
 8000542:	370c      	adds	r7, #12
 8000544:	46bd      	mov	sp, r7
 8000546:	bc80      	pop	{r7}
 8000548:	4770      	bx	lr

0800054a <MCAL_GPIO_Init>:
 * 				 configuration information for specified GPIO.
 * @retval 		-none
 * Note			-STM32F103C6 MCU has GPIOs A,B,C,D,E modules
 * 				 but the package LQFP48 has only A,B and parts of C,D exported to external pins
 */
void MCAL_GPIO_Init(GPIO_TypeDef* GPIOx,GPIO_PinConfig_t *PinConfig){
 800054a:	b580      	push	{r7, lr}
 800054c:	b084      	sub	sp, #16
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]

	uint32_t PIN_Config = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
	//Port configuration register low (GPIOx_CRL) configures Pins from 0 >> 7
	//Port configuration register high (GPIOx_CRH) configures Pins from 8 >> 15
	volatile uint32_t *configregister = NULL;
 8000558:	2300      	movs	r3, #0
 800055a:	60bb      	str	r3, [r7, #8]

	configregister = (PinConfig->GPIO_PinNumber < GPIO_Pin_8 )? &GPIOx->CRL : &GPIOx->CRH;
 800055c:	683b      	ldr	r3, [r7, #0]
 800055e:	881b      	ldrh	r3, [r3, #0]
 8000560:	2bff      	cmp	r3, #255	; 0xff
 8000562:	d801      	bhi.n	8000568 <MCAL_GPIO_Init+0x1e>
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	e001      	b.n	800056c <MCAL_GPIO_Init+0x22>
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	3304      	adds	r3, #4
 800056c:	60bb      	str	r3, [r7, #8]

	// clears CNFx[1:0] and MODEy[1:0]
	(*configregister) &= ~(0x0F << Get_CRHL_Position(PinConfig->GPIO_PinNumber));
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	881b      	ldrh	r3, [r3, #0]
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff ff86 	bl	8000484 <Get_CRHL_Position>
 8000578:	4603      	mov	r3, r0
 800057a:	461a      	mov	r2, r3
 800057c:	230f      	movs	r3, #15
 800057e:	4093      	lsls	r3, r2
 8000580:	43da      	mvns	r2, r3
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	401a      	ands	r2, r3
 8000588:	68bb      	ldr	r3, [r7, #8]
 800058a:	601a      	str	r2, [r3, #0]

	//if pin is any output type
	if((PinConfig->GPIO_MODE == GPIO_MODE_AF_Out_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_AF_Out_PP) || (PinConfig->GPIO_MODE == GPIO_MODE_Out_OD) || (PinConfig->GPIO_MODE == GPIO_MODE_Out_PP)){
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	789b      	ldrb	r3, [r3, #2]
 8000590:	2b07      	cmp	r3, #7
 8000592:	d00b      	beq.n	80005ac <MCAL_GPIO_Init+0x62>
 8000594:	683b      	ldr	r3, [r7, #0]
 8000596:	789b      	ldrb	r3, [r3, #2]
 8000598:	2b06      	cmp	r3, #6
 800059a:	d007      	beq.n	80005ac <MCAL_GPIO_Init+0x62>
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	789b      	ldrb	r3, [r3, #2]
 80005a0:	2b05      	cmp	r3, #5
 80005a2:	d003      	beq.n	80005ac <MCAL_GPIO_Init+0x62>
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	789b      	ldrb	r3, [r3, #2]
 80005a8:	2b04      	cmp	r3, #4
 80005aa:	d10a      	bne.n	80005c2 <MCAL_GPIO_Init+0x78>
		PIN_Config= ((((PinConfig->GPIO_MODE - 4) << 2) | (PinConfig->GPIO_Out_Speed)) & 0x0F);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	789b      	ldrb	r3, [r3, #2]
 80005b0:	3b04      	subs	r3, #4
 80005b2:	009b      	lsls	r3, r3, #2
 80005b4:	683a      	ldr	r2, [r7, #0]
 80005b6:	78d2      	ldrb	r2, [r2, #3]
 80005b8:	4313      	orrs	r3, r2
 80005ba:	f003 030f 	and.w	r3, r3, #15
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	e02b      	b.n	800061a <MCAL_GPIO_Init+0xd0>
	}
	//if input floating or analog
	else{
		if((PinConfig->GPIO_MODE == GPIO_MODE_In_FLO) || (PinConfig->GPIO_MODE == GPIO_MODE_analog))
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	789b      	ldrb	r3, [r3, #2]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d003      	beq.n	80005d2 <MCAL_GPIO_Init+0x88>
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	789b      	ldrb	r3, [r3, #2]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d106      	bne.n	80005e0 <MCAL_GPIO_Init+0x96>

			PIN_Config= (((PinConfig->GPIO_MODE)<<2) & 0x0F);
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	789b      	ldrb	r3, [r3, #2]
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	f003 030f 	and.w	r3, r3, #15
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	e01c      	b.n	800061a <MCAL_GPIO_Init+0xd0>

		//if input alternative function
		else if(PinConfig->GPIO_MODE == GPIO_MODE_AF_In)
 80005e0:	683b      	ldr	r3, [r7, #0]
 80005e2:	789b      	ldrb	r3, [r3, #2]
 80005e4:	2b08      	cmp	r3, #8
 80005e6:	d102      	bne.n	80005ee <MCAL_GPIO_Init+0xa4>
			PIN_Config= (((GPIO_MODE_In_FLO)<<2) & 0x0F); //considered as floating
 80005e8:	2304      	movs	r3, #4
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	e015      	b.n	800061a <MCAL_GPIO_Init+0xd0>

		// if input pull-up or pull-down
		else{
			PIN_Config= (((GPIO_MODE_In_PU)<<2) & 0x0F);
 80005ee:	2308      	movs	r3, #8
 80005f0:	60fb      	str	r3, [r7, #12]
			if(PinConfig->GPIO_MODE == GPIO_MODE_In_PU)
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	789b      	ldrb	r3, [r3, #2]
 80005f6:	2b02      	cmp	r3, #2
 80005f8:	d107      	bne.n	800060a <MCAL_GPIO_Init+0xc0>
				//PxODR = 1 ===> pull up table 20. port bit configuration
				GPIOx->ODR |= PinConfig->GPIO_PinNumber;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	68db      	ldr	r3, [r3, #12]
 80005fe:	683a      	ldr	r2, [r7, #0]
 8000600:	8812      	ldrh	r2, [r2, #0]
 8000602:	431a      	orrs	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	60da      	str	r2, [r3, #12]
 8000608:	e007      	b.n	800061a <MCAL_GPIO_Init+0xd0>
			else
				//PxODR = 0 ===> pull down table 20. port bit configuration
				GPIOx->ODR &= ~PinConfig->GPIO_PinNumber;
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	68db      	ldr	r3, [r3, #12]
 800060e:	683a      	ldr	r2, [r7, #0]
 8000610:	8812      	ldrh	r2, [r2, #0]
 8000612:	43d2      	mvns	r2, r2
 8000614:	401a      	ands	r2, r3
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	60da      	str	r2, [r3, #12]
		}
	}
	// sets CNFx[1:0] and MODEy[1:0] according to PIN_Config
	(*configregister) |= ((PIN_Config) << Get_CRHL_Position(PinConfig->GPIO_PinNumber));
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	881b      	ldrh	r3, [r3, #0]
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff ff30 	bl	8000484 <Get_CRHL_Position>
 8000624:	4603      	mov	r3, r0
 8000626:	461a      	mov	r2, r3
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	fa03 f202 	lsl.w	r2, r3, r2
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	431a      	orrs	r2, r3
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	601a      	str	r2, [r3, #0]
}
 8000638:	bf00      	nop
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <MCAL_RCC_GetSYS_ClkFreq>:


/**************************************************************************************/
// APIs
//********************************
uint32_t MCAL_RCC_GetSYS_ClkFreq(){
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
	//	Set and cleared by hardware to indicate which clock source is used as system clock.
	//	00: HSI oscillator used as system clock
	//	01: HSE oscillator used as system clock
	//	10: PLL used as system clock
	//	11: not applicable
	switch ((RCC->CFGR >>2) & 0b11 ){
 8000644:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <MCAL_RCC_GetSYS_ClkFreq+0x34>)
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	f003 0303 	and.w	r3, r3, #3
 800064e:	2b01      	cmp	r3, #1
 8000650:	d006      	beq.n	8000660 <MCAL_RCC_GetSYS_ClkFreq+0x20>
 8000652:	2b01      	cmp	r3, #1
 8000654:	d302      	bcc.n	800065c <MCAL_RCC_GetSYS_ClkFreq+0x1c>
 8000656:	2b02      	cmp	r3, #2
 8000658:	d004      	beq.n	8000664 <MCAL_RCC_GetSYS_ClkFreq+0x24>
 800065a:	e005      	b.n	8000668 <MCAL_RCC_GetSYS_ClkFreq+0x28>
	case 0:		//	00: HSI oscillator used as system clock
		return HSI_RC_clk;
 800065c:	4b06      	ldr	r3, [pc, #24]	; (8000678 <MCAL_RCC_GetSYS_ClkFreq+0x38>)
 800065e:	e004      	b.n	800066a <MCAL_RCC_GetSYS_ClkFreq+0x2a>
		break;
	case 1:		//	01: HSE oscillator used as system clock
		return HSE_RC_clk;
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <MCAL_RCC_GetSYS_ClkFreq+0x3c>)
 8000662:	e002      	b.n	800066a <MCAL_RCC_GetSYS_ClkFreq+0x2a>
		break;
	case 2:		//	10: PLL used as system clock
		return PLL_RC_clk;
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <MCAL_RCC_GetSYS_ClkFreq+0x3c>)
 8000666:	e000      	b.n	800066a <MCAL_RCC_GetSYS_ClkFreq+0x2a>
		break;
	default:
		return HSI_RC_clk;
 8000668:	4b03      	ldr	r3, [pc, #12]	; (8000678 <MCAL_RCC_GetSYS_ClkFreq+0x38>)
		break;
	}
}
 800066a:	4618      	mov	r0, r3
 800066c:	46bd      	mov	sp, r7
 800066e:	bc80      	pop	{r7}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000
 8000678:	007a1200 	.word	0x007a1200
 800067c:	00f42400 	.word	0x00f42400

08000680 <MCAL_RCC_GetHClkFreq>:


uint32_t MCAL_RCC_GetHClkFreq(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
	//Bits 7:4 HPRE: AHB prescaler
	return MCAL_RCC_GetSYS_ClkFreq() >> AHBPreSc_Table[((RCC->CFGR >> 4) & 0b1111) ];
 8000684:	f7ff ffdc 	bl	8000640 <MCAL_RCC_GetSYS_ClkFreq>
 8000688:	4601      	mov	r1, r0
 800068a:	4b05      	ldr	r3, [pc, #20]	; (80006a0 <MCAL_RCC_GetHClkFreq+0x20>)
 800068c:	685b      	ldr	r3, [r3, #4]
 800068e:	091b      	lsrs	r3, r3, #4
 8000690:	f003 030f 	and.w	r3, r3, #15
 8000694:	4a03      	ldr	r2, [pc, #12]	; (80006a4 <MCAL_RCC_GetHClkFreq+0x24>)
 8000696:	5cd3      	ldrb	r3, [r2, r3]
 8000698:	fa21 f303 	lsr.w	r3, r1, r3
}
 800069c:	4618      	mov	r0, r3
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40021000 	.word	0x40021000
 80006a4:	08000b00 	.word	0x08000b00

080006a8 <MCAL_RCC_GetPClk1Freq>:


uint32_t MCAL_RCC_GetPClk1Freq(){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	af00      	add	r7, sp, #0
	//Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
	return MCAL_RCC_GetHClkFreq() >> APBPreSc_Table[((RCC->CFGR >> 8) & 0b111) ];
 80006ac:	f7ff ffe8 	bl	8000680 <MCAL_RCC_GetHClkFreq>
 80006b0:	4601      	mov	r1, r0
 80006b2:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <MCAL_RCC_GetPClk1Freq+0x20>)
 80006b4:	685b      	ldr	r3, [r3, #4]
 80006b6:	0a1b      	lsrs	r3, r3, #8
 80006b8:	f003 0307 	and.w	r3, r3, #7
 80006bc:	4a03      	ldr	r2, [pc, #12]	; (80006cc <MCAL_RCC_GetPClk1Freq+0x24>)
 80006be:	5cd3      	ldrb	r3, [r2, r3]
 80006c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	bd80      	pop	{r7, pc}
 80006c8:	40021000 	.word	0x40021000
 80006cc:	08000b10 	.word	0x08000b10

080006d0 <MCAL_RCC_GetPClk2Freq>:


uint32_t MCAL_RCC_GetPClk2Freq(){
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	//Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
	return MCAL_RCC_GetHClkFreq() >> APBPreSc_Table[((RCC->CFGR >> 11) & 0b111) ];
 80006d4:	f7ff ffd4 	bl	8000680 <MCAL_RCC_GetHClkFreq>
 80006d8:	4601      	mov	r1, r0
 80006da:	4b05      	ldr	r3, [pc, #20]	; (80006f0 <MCAL_RCC_GetPClk2Freq+0x20>)
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	0adb      	lsrs	r3, r3, #11
 80006e0:	f003 0307 	and.w	r3, r3, #7
 80006e4:	4a03      	ldr	r2, [pc, #12]	; (80006f4 <MCAL_RCC_GetPClk2Freq+0x24>)
 80006e6:	5cd3      	ldrb	r3, [r2, r3]
 80006e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80006ec:	4618      	mov	r0, r3
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40021000 	.word	0x40021000
 80006f4:	08000b10 	.word	0x08000b10

080006f8 <MCAL_USART_Init>:
 * @param [in] 	-UART_Config: pointer to USART_Config_t structure that contains
 * 				 configuration information for specified USART.
 * @retval 		-none
 * Note			-STM32F103C6 MCU has USARTs 1,2,3 modules only
 */
void MCAL_USART_Init(USART_TypeDef* USARTx ,USART_Config_t* UART_Config){
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
 8000700:	6039      	str	r1, [r7, #0]

	uint32_t Pclk, BRR;

	//enable the CLK for USART peripheral
	if(USARTx == USART1){
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4a5c      	ldr	r2, [pc, #368]	; (8000878 <MCAL_USART_Init+0x180>)
 8000706:	4293      	cmp	r3, r2
 8000708:	d109      	bne.n	800071e <MCAL_USART_Init+0x26>
		RCC_USART1_CLK_EN();
 800070a:	4b5c      	ldr	r3, [pc, #368]	; (800087c <MCAL_USART_Init+0x184>)
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	4a5b      	ldr	r2, [pc, #364]	; (800087c <MCAL_USART_Init+0x184>)
 8000710:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000714:	6193      	str	r3, [r2, #24]
		P_UART_Cfg[0] = UART_Config;
 8000716:	4a5a      	ldr	r2, [pc, #360]	; (8000880 <MCAL_USART_Init+0x188>)
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	6013      	str	r3, [r2, #0]
 800071c:	e01a      	b.n	8000754 <MCAL_USART_Init+0x5c>
	}
	else if(USARTx == USART2){
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	4a58      	ldr	r2, [pc, #352]	; (8000884 <MCAL_USART_Init+0x18c>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d109      	bne.n	800073a <MCAL_USART_Init+0x42>
		RCC_USART2_CLK_EN();
 8000726:	4b55      	ldr	r3, [pc, #340]	; (800087c <MCAL_USART_Init+0x184>)
 8000728:	69db      	ldr	r3, [r3, #28]
 800072a:	4a54      	ldr	r2, [pc, #336]	; (800087c <MCAL_USART_Init+0x184>)
 800072c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000730:	61d3      	str	r3, [r2, #28]
		P_UART_Cfg[1] = UART_Config;
 8000732:	4a53      	ldr	r2, [pc, #332]	; (8000880 <MCAL_USART_Init+0x188>)
 8000734:	683b      	ldr	r3, [r7, #0]
 8000736:	6053      	str	r3, [r2, #4]
 8000738:	e00c      	b.n	8000754 <MCAL_USART_Init+0x5c>
	}
	else if(USARTx == USART3){
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a52      	ldr	r2, [pc, #328]	; (8000888 <MCAL_USART_Init+0x190>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d108      	bne.n	8000754 <MCAL_USART_Init+0x5c>
		RCC_USART3_CLK_EN();
 8000742:	4b4e      	ldr	r3, [pc, #312]	; (800087c <MCAL_USART_Init+0x184>)
 8000744:	69db      	ldr	r3, [r3, #28]
 8000746:	4a4d      	ldr	r2, [pc, #308]	; (800087c <MCAL_USART_Init+0x184>)
 8000748:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800074c:	61d3      	str	r3, [r2, #28]
		P_UART_Cfg[2] = UART_Config;
 800074e:	4a4c      	ldr	r2, [pc, #304]	; (8000880 <MCAL_USART_Init+0x188>)
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	6093      	str	r3, [r2, #8]
	}

	//enable USART Module
	// Bit 13 UE: USART enable
	USARTx->CR[0] |= (1<<13);
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	68db      	ldr	r3, [r3, #12]
 8000758:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	60da      	str	r2, [r3, #12]

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	//USART_CR1 Bit 3 TE: Transmitter enable & Bit 2 RE: Receiver enable
	USARTx->CR[0] |= UART_Config->USART_MODE;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	68db      	ldr	r3, [r3, #12]
 8000764:	683a      	ldr	r2, [r7, #0]
 8000766:	7812      	ldrb	r2, [r2, #0]
 8000768:	431a      	orrs	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	60da      	str	r2, [r3, #12]

	//PAYLOAD Width
	//USARTx->CR1  Bit 12 M: Word length
	USARTx->CR[0] |= UART_Config->Payload_length;
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	68db      	ldr	r3, [r3, #12]
 8000772:	683a      	ldr	r2, [r7, #0]
 8000774:	7a12      	ldrb	r2, [r2, #8]
 8000776:	431a      	orrs	r2, r3
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	60da      	str	r2, [r3, #12]

	//Configuration of parity control bit fields
	//USARTx->CR1 	Bit 10 PCE: Parity control enable     Bit 9 PS: Parity selection
	USARTx->CR[0] |= UART_Config->Parity;
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	68db      	ldr	r3, [r3, #12]
 8000780:	683a      	ldr	r2, [r7, #0]
 8000782:	7a52      	ldrb	r2, [r2, #9]
 8000784:	431a      	orrs	r2, r3
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	60da      	str	r2, [r3, #12]

	//configure the number of stop bits
	//USART_CR2  Bits 13:12 STOP: STOP bits
	USARTx->CR[1] |= UART_Config->StopBits;
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	691b      	ldr	r3, [r3, #16]
 800078e:	683a      	ldr	r2, [r7, #0]
 8000790:	7a92      	ldrb	r2, [r2, #10]
 8000792:	431a      	orrs	r2, r3
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	611a      	str	r2, [r3, #16]

	//USART hardware flow control
	//USART_CR3  Bit 9 CTSE: CTS enable   Bit 8 RTSE: RTS enable
	USARTx->CR[2] |= UART_Config->HwFlowCtl;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	695b      	ldr	r3, [r3, #20]
 800079c:	683a      	ldr	r2, [r7, #0]
 800079e:	7ad2      	ldrb	r2, [r2, #11]
 80007a0:	431a      	orrs	r2, r3
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	615a      	str	r2, [r3, #20]

	//Configuration of BRR(Baudrate register)
	//PCLK1 for USART2, 3
	//PCLK2 for USART1
	if(USARTx == USART1)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	4a33      	ldr	r2, [pc, #204]	; (8000878 <MCAL_USART_Init+0x180>)
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d103      	bne.n	80007b6 <MCAL_USART_Init+0xbe>
		Pclk = MCAL_RCC_GetPClk2Freq();
 80007ae:	f7ff ff8f 	bl	80006d0 <MCAL_RCC_GetPClk2Freq>
 80007b2:	60f8      	str	r0, [r7, #12]
 80007b4:	e002      	b.n	80007bc <MCAL_USART_Init+0xc4>
	else
		Pclk = MCAL_RCC_GetPClk1Freq();
 80007b6:	f7ff ff77 	bl	80006a8 <MCAL_RCC_GetPClk1Freq>
 80007ba:	60f8      	str	r0, [r7, #12]

	BRR = UART_BRR_Register(Pclk,UART_Config->Baud_Rate);
 80007bc:	68fa      	ldr	r2, [r7, #12]
 80007be:	4613      	mov	r3, r2
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	4413      	add	r3, r2
 80007c4:	009a      	lsls	r2, r3, #2
 80007c6:	441a      	add	r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80007d2:	4a2e      	ldr	r2, [pc, #184]	; (800088c <MCAL_USART_Init+0x194>)
 80007d4:	fba2 2303 	umull	r2, r3, r2, r3
 80007d8:	095b      	lsrs	r3, r3, #5
 80007da:	0119      	lsls	r1, r3, #4
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	4613      	mov	r3, r2
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	4413      	add	r3, r2
 80007e4:	009a      	lsls	r2, r3, #2
 80007e6:	441a      	add	r2, r3
 80007e8:	683b      	ldr	r3, [r7, #0]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	009b      	lsls	r3, r3, #2
 80007ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80007f2:	4b26      	ldr	r3, [pc, #152]	; (800088c <MCAL_USART_Init+0x194>)
 80007f4:	fba3 0302 	umull	r0, r3, r3, r2
 80007f8:	095b      	lsrs	r3, r3, #5
 80007fa:	2064      	movs	r0, #100	; 0x64
 80007fc:	fb00 f303 	mul.w	r3, r0, r3
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	009b      	lsls	r3, r3, #2
 8000804:	4a21      	ldr	r2, [pc, #132]	; (800088c <MCAL_USART_Init+0x194>)
 8000806:	fba2 2303 	umull	r2, r3, r2, r3
 800080a:	08db      	lsrs	r3, r3, #3
 800080c:	f003 030f 	and.w	r3, r3, #15
 8000810:	430b      	orrs	r3, r1
 8000812:	60bb      	str	r3, [r7, #8]
	USARTx->BRR = BRR;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	609a      	str	r2, [r3, #8]

	//ENABLE / DISABLE Interrupt
	//USART_CR1
	if (UART_Config->IRQ_Enable  != UART_IRQ_Enable_NONE){
 800081a:	683b      	ldr	r3, [r7, #0]
 800081c:	7b1b      	ldrb	r3, [r3, #12]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d026      	beq.n	8000870 <MCAL_USART_Init+0x178>

		USARTx->CR[0] |= (UART_Config->IRQ_Enable) ;
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	68db      	ldr	r3, [r3, #12]
 8000826:	683a      	ldr	r2, [r7, #0]
 8000828:	7b12      	ldrb	r2, [r2, #12]
 800082a:	431a      	orrs	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60da      	str	r2, [r3, #12]
		//Enable NVIC For USARTx IRQ
		if(USARTx == USART1)		NVIC_IRQ37_USART1_Enable;
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4a11      	ldr	r2, [pc, #68]	; (8000878 <MCAL_USART_Init+0x180>)
 8000834:	4293      	cmp	r3, r2
 8000836:	d106      	bne.n	8000846 <MCAL_USART_Init+0x14e>
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MCAL_USART_Init+0x198>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a14      	ldr	r2, [pc, #80]	; (8000890 <MCAL_USART_Init+0x198>)
 800083e:	f043 0320 	orr.w	r3, r3, #32
 8000842:	6013      	str	r3, [r2, #0]
		else if(USARTx == USART2)	NVIC_IRQ38_USART2_Enable;
		else if(USARTx == USART3)	NVIC_IRQ39_USART3_Enable;
	}
}
 8000844:	e014      	b.n	8000870 <MCAL_USART_Init+0x178>
		else if(USARTx == USART2)	NVIC_IRQ38_USART2_Enable;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4a0e      	ldr	r2, [pc, #56]	; (8000884 <MCAL_USART_Init+0x18c>)
 800084a:	4293      	cmp	r3, r2
 800084c:	d106      	bne.n	800085c <MCAL_USART_Init+0x164>
 800084e:	4b10      	ldr	r3, [pc, #64]	; (8000890 <MCAL_USART_Init+0x198>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	4a0f      	ldr	r2, [pc, #60]	; (8000890 <MCAL_USART_Init+0x198>)
 8000854:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000858:	6013      	str	r3, [r2, #0]
}
 800085a:	e009      	b.n	8000870 <MCAL_USART_Init+0x178>
		else if(USARTx == USART3)	NVIC_IRQ39_USART3_Enable;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	4a0a      	ldr	r2, [pc, #40]	; (8000888 <MCAL_USART_Init+0x190>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d105      	bne.n	8000870 <MCAL_USART_Init+0x178>
 8000864:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <MCAL_USART_Init+0x198>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a09      	ldr	r2, [pc, #36]	; (8000890 <MCAL_USART_Init+0x198>)
 800086a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800086e:	6013      	str	r3, [r2, #0]
}
 8000870:	bf00      	nop
 8000872:	3710      	adds	r7, #16
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	40013800 	.word	0x40013800
 800087c:	40021000 	.word	0x40021000
 8000880:	2000001c 	.word	0x2000001c
 8000884:	40004400 	.word	0x40004400
 8000888:	40004800 	.word	0x40004800
 800088c:	51eb851f 	.word	0x51eb851f
 8000890:	e000e104 	.word	0xe000e104

08000894 <MCAL_USART_SendData>:
 *					When transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),
 *					the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
 *					because it is replaced by the parity.
 *					When receiving with the parity enabled, the value read in the MSB bit is the received parity bit
 */
void MCAL_USART_SendData(USART_TypeDef* USARTx, uint16_t* pTxBuffer,PollingMechanism PollingEn){
 8000894:	b480      	push	{r7}
 8000896:	b087      	sub	sp, #28
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	4613      	mov	r3, r2
 80008a0:	71fb      	strb	r3, [r7, #7]
	//loop until TXE flag up (Transmitter empty) in case Polling enabled
	if(PollingEn == enable){
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d106      	bne.n	80008b6 <MCAL_USART_SendData+0x22>
		while(!( USARTx->SR & 1<<7));
 80008a8:	bf00      	nop
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d0f9      	beq.n	80008aa <MCAL_USART_SendData+0x16>
	}

	// 2. Check the USART_WordLength item for 9-bit or 8-bit in a frame
	USART_Config_t* USARTxConfig = NULL;
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
	USARTxConfig = (USART_Config_t*)((USARTx == USART1)?  P_UART_Cfg	:
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	4a0d      	ldr	r2, [pc, #52]	; (80008f4 <MCAL_USART_SendData+0x60>)
 80008be:	4293      	cmp	r3, r2
 80008c0:	d007      	beq.n	80008d2 <MCAL_USART_SendData+0x3e>
 80008c2:	68fb      	ldr	r3, [r7, #12]
 80008c4:	4a0c      	ldr	r2, [pc, #48]	; (80008f8 <MCAL_USART_SendData+0x64>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d101      	bne.n	80008ce <MCAL_USART_SendData+0x3a>
 80008ca:	4b0c      	ldr	r3, [pc, #48]	; (80008fc <MCAL_USART_SendData+0x68>)
 80008cc:	e002      	b.n	80008d4 <MCAL_USART_SendData+0x40>
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <MCAL_USART_SendData+0x6c>)
 80008d0:	e000      	b.n	80008d4 <MCAL_USART_SendData+0x40>
 80008d2:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <MCAL_USART_SendData+0x70>)
 80008d4:	617b      	str	r3, [r7, #20]

	if (USARTxConfig->Payload_length == USART_Payload_9Bits)
		//if 9BIT, load the DR with 2bytes masking the bits other than first 9 bits
		USARTx->DR = (*pTxBuffer & (uint16_t)0x1FF);

	else if(USARTxConfig->Payload_length == USART_Payload_8Bits)
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	7a1b      	ldrb	r3, [r3, #8]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d104      	bne.n	80008e8 <MCAL_USART_SendData+0x54>
		//This is 8bit data transfer
		USARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);
 80008de:	68bb      	ldr	r3, [r7, #8]
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	b2da      	uxtb	r2, r3
 80008e4:	68fb      	ldr	r3, [r7, #12]
 80008e6:	605a      	str	r2, [r3, #4]
}
 80008e8:	bf00      	nop
 80008ea:	371c      	adds	r7, #28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bc80      	pop	{r7}
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40013800 	.word	0x40013800
 80008f8:	40004400 	.word	0x40004400
 80008fc:	20000020 	.word	0x20000020
 8000900:	20000024 	.word	0x20000024
 8000904:	2000001c 	.word	0x2000001c

08000908 <MCAL_USART_ReceiveData>:
 *					When Receive with the parity enabled (PCE bit set to 1 in the USART_CR1 register),
 *					the value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect
 *					because it is replaced by the parity.
 *					When receiving with the parity enabled, the value read in the MSB bit is the received parity bit
 */
void MCAL_USART_ReceiveData(USART_TypeDef* USARTx, uint16_t* pRxBuffer,PollingMechanism PollingEn){
 8000908:	b480      	push	{r7}
 800090a:	b087      	sub	sp, #28
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	4613      	mov	r3, r2
 8000914:	71fb      	strb	r3, [r7, #7]
	//loop until RXNE flag up (Read data register not empty) in case Polling enabled
	if(PollingEn == enable){
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	2b01      	cmp	r3, #1
 800091a:	d106      	bne.n	800092a <MCAL_USART_ReceiveData+0x22>
		while(!( USARTx->SR & 1<<5));
 800091c:	bf00      	nop
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	f003 0320 	and.w	r3, r3, #32
 8000926:	2b00      	cmp	r3, #0
 8000928:	d0f9      	beq.n	800091e <MCAL_USART_ReceiveData+0x16>
	}

	USART_Config_t* USARTxConfig = NULL;
 800092a:	2300      	movs	r3, #0
 800092c:	617b      	str	r3, [r7, #20]
	USARTxConfig = (USART_Config_t*)((USARTx == USART1)?  P_UART_Cfg	:
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	4a14      	ldr	r2, [pc, #80]	; (8000984 <MCAL_USART_ReceiveData+0x7c>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d007      	beq.n	8000946 <MCAL_USART_ReceiveData+0x3e>
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	4a13      	ldr	r2, [pc, #76]	; (8000988 <MCAL_USART_ReceiveData+0x80>)
 800093a:	4293      	cmp	r3, r2
 800093c:	d101      	bne.n	8000942 <MCAL_USART_ReceiveData+0x3a>
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <MCAL_USART_ReceiveData+0x84>)
 8000940:	e002      	b.n	8000948 <MCAL_USART_ReceiveData+0x40>
 8000942:	4b13      	ldr	r3, [pc, #76]	; (8000990 <MCAL_USART_ReceiveData+0x88>)
 8000944:	e000      	b.n	8000948 <MCAL_USART_ReceiveData+0x40>
 8000946:	4b13      	ldr	r3, [pc, #76]	; (8000994 <MCAL_USART_ReceiveData+0x8c>)
 8000948:	617b      	str	r3, [r7, #20]
		else
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0xFF);//if parity enabled write on 8bits only

	}
	//This is 8bit data transfer
	else if(USARTxConfig->Payload_length == USART_Payload_8Bits){
 800094a:	697b      	ldr	r3, [r7, #20]
 800094c:	7a1b      	ldrb	r3, [r3, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	d113      	bne.n	800097a <MCAL_USART_ReceiveData+0x72>
		//check for parity
		if(USARTxConfig->Parity == UART_Parity__NONE)
 8000952:	697b      	ldr	r3, [r7, #20]
 8000954:	7a5b      	ldrb	r3, [r3, #9]
 8000956:	2b00      	cmp	r3, #0
 8000958:	d107      	bne.n	800096a <MCAL_USART_ReceiveData+0x62>
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0xFF);//if none read from register normally
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	b29b      	uxth	r3, r3
 8000960:	b2db      	uxtb	r3, r3
 8000962:	b29a      	uxth	r2, r3
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	801a      	strh	r2, [r3, #0]
		else
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F);//if parity enabled read from 7bits only
	}
}
 8000968:	e007      	b.n	800097a <MCAL_USART_ReceiveData+0x72>
			*((uint16_t*) pRxBuffer) = (USARTx->DR & (uint8_t)0x7F);//if parity enabled read from 7bits only
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	b29b      	uxth	r3, r3
 8000970:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000974:	b29a      	uxth	r2, r3
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	801a      	strh	r2, [r3, #0]
}
 800097a:	bf00      	nop
 800097c:	371c      	adds	r7, #28
 800097e:	46bd      	mov	sp, r7
 8000980:	bc80      	pop	{r7}
 8000982:	4770      	bx	lr
 8000984:	40013800 	.word	0x40013800
 8000988:	40004400 	.word	0x40004400
 800098c:	20000020 	.word	0x20000020
 8000990:	20000024 	.word	0x20000024
 8000994:	2000001c 	.word	0x2000001c

08000998 <MCAL_USART_SetPins>:
 * @brief 			- initialize GPIO Pins
 * @param [in] 		- USARTx: where x can be (1..3 depending on device used)
 * @retval 			-none
 * Note				-Should enable the corresponding ALT  & GPIO  in RCC clock Also called after MCAL_UART_Init()
 */
void MCAL_USART_SetPins(USART_TypeDef* USARTx){
 8000998:	b580      	push	{r7, lr}
 800099a:	b084      	sub	sp, #16
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t PinCfg;
	if(USARTx == USART1){
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a2b      	ldr	r2, [pc, #172]	; (8000a50 <MCAL_USART_SetPins+0xb8>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d118      	bne.n	80009da <MCAL_USART_SetPins+0x42>
		//PA9 TX
		PinCfg.GPIO_PinNumber = GPIO_Pin_9;
 80009a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009ac:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_Out_PP;
 80009ae:	2306      	movs	r3, #6
 80009b0:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Out_Speed = GPIO_Speed_10M;
 80009b2:	2301      	movs	r3, #1
 80009b4:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 80009b6:	f107 030c 	add.w	r3, r7, #12
 80009ba:	4619      	mov	r1, r3
 80009bc:	4825      	ldr	r0, [pc, #148]	; (8000a54 <MCAL_USART_SetPins+0xbc>)
 80009be:	f7ff fdc4 	bl	800054a <MCAL_GPIO_Init>

		//PA10 RX
		PinCfg.GPIO_PinNumber = GPIO_Pin_10;
 80009c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009c6:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_In;
 80009c8:	2308      	movs	r3, #8
 80009ca:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 80009cc:	f107 030c 	add.w	r3, r7, #12
 80009d0:	4619      	mov	r1, r3
 80009d2:	4820      	ldr	r0, [pc, #128]	; (8000a54 <MCAL_USART_SetPins+0xbc>)
 80009d4:	f7ff fdb9 	bl	800054a <MCAL_GPIO_Init>
			PinCfg.GPIO_MODE = GPIO_MODE_AF_Out_PP;
			PinCfg.GPIO_Out_Speed = GPIO_Speed_10M;
			MCAL_GPIO_Init(GPIOB, &PinCfg);
		}
	}
}
 80009d8:	e036      	b.n	8000a48 <MCAL_USART_SetPins+0xb0>
	else if(USARTx == USART2){
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	4a1e      	ldr	r2, [pc, #120]	; (8000a58 <MCAL_USART_SetPins+0xc0>)
 80009de:	4293      	cmp	r3, r2
 80009e0:	d116      	bne.n	8000a10 <MCAL_USART_SetPins+0x78>
		PinCfg.GPIO_PinNumber = GPIO_Pin_2;
 80009e2:	2304      	movs	r3, #4
 80009e4:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_Out_PP;
 80009e6:	2306      	movs	r3, #6
 80009e8:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Out_Speed = GPIO_Speed_10M;
 80009ea:	2301      	movs	r3, #1
 80009ec:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 80009ee:	f107 030c 	add.w	r3, r7, #12
 80009f2:	4619      	mov	r1, r3
 80009f4:	4817      	ldr	r0, [pc, #92]	; (8000a54 <MCAL_USART_SetPins+0xbc>)
 80009f6:	f7ff fda8 	bl	800054a <MCAL_GPIO_Init>
		PinCfg.GPIO_PinNumber = GPIO_Pin_3;
 80009fa:	2308      	movs	r3, #8
 80009fc:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_In;
 80009fe:	2308      	movs	r3, #8
 8000a00:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOA, &PinCfg);
 8000a02:	f107 030c 	add.w	r3, r7, #12
 8000a06:	4619      	mov	r1, r3
 8000a08:	4812      	ldr	r0, [pc, #72]	; (8000a54 <MCAL_USART_SetPins+0xbc>)
 8000a0a:	f7ff fd9e 	bl	800054a <MCAL_GPIO_Init>
}
 8000a0e:	e01b      	b.n	8000a48 <MCAL_USART_SetPins+0xb0>
	else if(USARTx == USART3){
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4a12      	ldr	r2, [pc, #72]	; (8000a5c <MCAL_USART_SetPins+0xc4>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d117      	bne.n	8000a48 <MCAL_USART_SetPins+0xb0>
		PinCfg.GPIO_PinNumber = GPIO_Pin_10;
 8000a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a1c:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_Out_PP;
 8000a1e:	2306      	movs	r3, #6
 8000a20:	73bb      	strb	r3, [r7, #14]
		PinCfg.GPIO_Out_Speed = GPIO_Speed_10M;
 8000a22:	2301      	movs	r3, #1
 8000a24:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a26:	f107 030c 	add.w	r3, r7, #12
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480c      	ldr	r0, [pc, #48]	; (8000a60 <MCAL_USART_SetPins+0xc8>)
 8000a2e:	f7ff fd8c 	bl	800054a <MCAL_GPIO_Init>
		PinCfg.GPIO_PinNumber = GPIO_Pin_11;
 8000a32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000a36:	81bb      	strh	r3, [r7, #12]
		PinCfg.GPIO_MODE = GPIO_MODE_AF_In;
 8000a38:	2308      	movs	r3, #8
 8000a3a:	73bb      	strb	r3, [r7, #14]
		MCAL_GPIO_Init(GPIOB, &PinCfg);
 8000a3c:	f107 030c 	add.w	r3, r7, #12
 8000a40:	4619      	mov	r1, r3
 8000a42:	4807      	ldr	r0, [pc, #28]	; (8000a60 <MCAL_USART_SetPins+0xc8>)
 8000a44:	f7ff fd81 	bl	800054a <MCAL_GPIO_Init>
}
 8000a48:	bf00      	nop
 8000a4a:	3710      	adds	r7, #16
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40013800 	.word	0x40013800
 8000a54:	40010800 	.word	0x40010800
 8000a58:	40004400 	.word	0x40004400
 8000a5c:	40004800 	.word	0x40004800
 8000a60:	40010c00 	.word	0x40010c00

08000a64 <USART1_IRQHandler>:



//ISR
void USART1_IRQHandler (void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0

	P_UART_Cfg[0]->P_IRQ_CallBack () ;
 8000a68:	4b02      	ldr	r3, [pc, #8]	; (8000a74 <USART1_IRQHandler+0x10>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	691b      	ldr	r3, [r3, #16]
 8000a6e:	4798      	blx	r3

}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	2000001c 	.word	0x2000001c

08000a78 <USART2_IRQHandler>:

void USART2_IRQHandler (void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
	P_UART_Cfg[1]->P_IRQ_CallBack () ;
 8000a7c:	4b02      	ldr	r3, [pc, #8]	; (8000a88 <USART2_IRQHandler+0x10>)
 8000a7e:	685b      	ldr	r3, [r3, #4]
 8000a80:	691b      	ldr	r3, [r3, #16]
 8000a82:	4798      	blx	r3

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	2000001c 	.word	0x2000001c

08000a8c <USART3_IRQHandler>:
void USART3_IRQHandler (void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
	P_UART_Cfg[2]->P_IRQ_CallBack () ;
 8000a90:	4b02      	ldr	r3, [pc, #8]	; (8000a9c <USART3_IRQHandler+0x10>)
 8000a92:	689b      	ldr	r3, [r3, #8]
 8000a94:	691b      	ldr	r3, [r3, #16]
 8000a96:	4798      	blx	r3

}
 8000a98:	bf00      	nop
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	2000001c 	.word	0x2000001c

08000aa0 <__libc_init_array>:
 8000aa0:	b570      	push	{r4, r5, r6, lr}
 8000aa2:	2500      	movs	r5, #0
 8000aa4:	4e0c      	ldr	r6, [pc, #48]	; (8000ad8 <__libc_init_array+0x38>)
 8000aa6:	4c0d      	ldr	r4, [pc, #52]	; (8000adc <__libc_init_array+0x3c>)
 8000aa8:	1ba4      	subs	r4, r4, r6
 8000aaa:	10a4      	asrs	r4, r4, #2
 8000aac:	42a5      	cmp	r5, r4
 8000aae:	d109      	bne.n	8000ac4 <__libc_init_array+0x24>
 8000ab0:	f000 f81a 	bl	8000ae8 <_init>
 8000ab4:	2500      	movs	r5, #0
 8000ab6:	4e0a      	ldr	r6, [pc, #40]	; (8000ae0 <__libc_init_array+0x40>)
 8000ab8:	4c0a      	ldr	r4, [pc, #40]	; (8000ae4 <__libc_init_array+0x44>)
 8000aba:	1ba4      	subs	r4, r4, r6
 8000abc:	10a4      	asrs	r4, r4, #2
 8000abe:	42a5      	cmp	r5, r4
 8000ac0:	d105      	bne.n	8000ace <__libc_init_array+0x2e>
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ac8:	4798      	blx	r3
 8000aca:	3501      	adds	r5, #1
 8000acc:	e7ee      	b.n	8000aac <__libc_init_array+0xc>
 8000ace:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ad2:	4798      	blx	r3
 8000ad4:	3501      	adds	r5, #1
 8000ad6:	e7f2      	b.n	8000abe <__libc_init_array+0x1e>
 8000ad8:	08000b18 	.word	0x08000b18
 8000adc:	08000b18 	.word	0x08000b18
 8000ae0:	08000b18 	.word	0x08000b18
 8000ae4:	08000b1c 	.word	0x08000b1c

08000ae8 <_init>:
 8000ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000aea:	bf00      	nop
 8000aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000aee:	bc08      	pop	{r3}
 8000af0:	469e      	mov	lr, r3
 8000af2:	4770      	bx	lr

08000af4 <_fini>:
 8000af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000af6:	bf00      	nop
 8000af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000afa:	bc08      	pop	{r3}
 8000afc:	469e      	mov	lr, r3
 8000afe:	4770      	bx	lr
