{
    "code": "module TopModule(\n    input wire a,\n    input wire b,\n    input wire sel_b1,\n    input wire sel_b2,\n    output wire out_assign,\n    output wire out_always\n);\n\n    // Assign-based mux\n    assign out_assign = (sel_b1 && sel_b2) ? b : a;\n\n    // Procedural always block mux\n    reg out_always_reg;\n    assign out_always = out_always_reg;\n\n    always @(*) begin\n        if (sel_b1 && sel_b2)\n            out_always_reg = b;\n        else\n            out_always_reg = a;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}