

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 03:31:38 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution8
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  184135755|  184135755| 1.841 sec | 1.841 sec |  184135755|  184135755|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x    |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y     |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r   |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_C_x_0  |  92031000|  92031000|   7669250|          -|          -|    12|    no    |
        | + l_y_0   |   7669248|   7669248|      9986|          -|          -|   768|    no    |
        |  ++ l_r1  |      9984|      9984|        13|          -|          -|   768|    no    |
        |- l_D_x_1  |     73752|     73752|      6146|          -|          -|    12|    no    |
        | + l_y_1   |      6144|      6144|         8|          -|          -|   768|    no    |
        +-----------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 17 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 32 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 19 
32 --> 33 
33 --> 34 32 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_1), !map !7"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4608 x float]* %v0_0), !map !14"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1), !map !20"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2), !map !26"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v3), !map !30"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 47 'alloca' 'B' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%C = alloca [9216 x float], align 4" [kernel.cpp:44]   --->   Operation 48 'alloca' 'C' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%x_0_5 = phi i4 [ 0, %0 ], [ %x, %l_B_x_end ]"   --->   Operation 50 'phi' 'x_0_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %x_0_5, -4" [kernel.cpp:25]   --->   Operation 51 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%x = add i4 %x_0_5, 1" [kernel.cpp:25]   --->   Operation 53 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader1.preheader, label %l_B_x_begin" [kernel.cpp:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 55 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:25]   --->   Operation 56 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_5, i9 0)" [kernel.cpp:32]   --->   Operation 57 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i13 %tmp_5 to i14" [kernel.cpp:32]   --->   Operation 58 'zext' 'zext_ln32' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_5, i7 0)" [kernel.cpp:32]   --->   Operation 59 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i11 %tmp_6 to i14" [kernel.cpp:32]   --->   Operation 60 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.67ns)   --->   "%sub_ln32 = sub i14 %zext_ln32, %zext_ln32_1" [kernel.cpp:32]   --->   Operation 61 'sub' 'sub_ln32' <Predicate = (!icmp_ln25)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_5, i10 0)" [kernel.cpp:41]   --->   Operation 62 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %tmp_7 to i15" [kernel.cpp:41]   --->   Operation 63 'zext' 'zext_ln41' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_5, i8 0)" [kernel.cpp:41]   --->   Operation 64 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i12 %tmp_8 to i15" [kernel.cpp:41]   --->   Operation 65 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.81ns)   --->   "%sub_ln41 = sub i15 %zext_ln41, %zext_ln41_1" [kernel.cpp:41]   --->   Operation 66 'sub' 'sub_ln41' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 67 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:45]   --->   Operation 68 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.19>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%y_0_6 = phi i10 [ 0, %l_B_x_begin ], [ %y, %l_y_end ]"   --->   Operation 69 'phi' 'y_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0_6, -256" [kernel.cpp:26]   --->   Operation 70 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 71 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_6, 1" [kernel.cpp:26]   --->   Operation 72 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %l_B_x_end, label %l_y_begin" [kernel.cpp:26]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [kernel.cpp:26]   --->   Operation 75 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i10 %y_0_6 to i15" [kernel.cpp:33]   --->   Operation 76 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_6, i10 0)" [kernel.cpp:33]   --->   Operation 77 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i20 %tmp_12 to i21" [kernel.cpp:33]   --->   Operation 78 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_13 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_6, i8 0)" [kernel.cpp:33]   --->   Operation 79 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i18 %tmp_13 to i21" [kernel.cpp:33]   --->   Operation 80 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.19ns)   --->   "%sub_ln33 = sub i21 %zext_ln33_1, %zext_ln33_2" [kernel.cpp:33]   --->   Operation 81 'sub' 'sub_ln33' <Predicate = (!icmp_ln26)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.94ns)   --->   "%add_ln41 = add i15 %sub_ln41, %zext_ln33" [kernel.cpp:41]   --->   Operation 82 'add' 'add_ln41' <Predicate = (!icmp_ln26)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i15 %add_ln41 to i64" [kernel.cpp:41]   --->   Operation 83 'sext' 'sext_ln41' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln41" [kernel.cpp:41]   --->   Operation 84 'getelementptr' 'B_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.76ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 85 'br' <Predicate = (!icmp_ln26)> <Delay = 1.76>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp) nounwind" [kernel.cpp:43]   --->   Operation 86 'specregionend' 'empty_10' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 87 'br' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.47>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%r_0 = phi i10 [ 0, %l_y_begin ], [ %r, %_ifconv ]"   --->   Operation 88 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%v13 = phi float [ 0.000000e+00, %l_y_begin ], [ %v14, %_ifconv ]"   --->   Operation 89 'phi' 'v13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %r_0, -256" [kernel.cpp:30]   --->   Operation 90 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 91 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (1.73ns)   --->   "%r = add i10 %r_0, 1" [kernel.cpp:30]   --->   Operation 92 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_y_end, label %_ifconv" [kernel.cpp:30]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %r_0 to i21" [kernel.cpp:33]   --->   Operation 94 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (2.22ns)   --->   "%add_ln33 = add i21 %sub_ln33, %zext_ln33_3" [kernel.cpp:33]   --->   Operation 95 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i21 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 96 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 97 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i10 %r_0 to i1" [kernel.cpp:32]   --->   Operation 98 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r_0, i32 1, i32 9)" [kernel.cpp:32]   --->   Operation 99 'partselect' 'tmp_18' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i9 %tmp_18 to i14" [kernel.cpp:32]   --->   Operation 100 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.81ns)   --->   "%add_ln32 = add i14 %sub_ln32, %zext_ln32_2" [kernel.cpp:32]   --->   Operation 101 'add' 'add_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [4/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 102 'load' 'v11' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "store float %v13, float* %B_addr, align 4" [kernel.cpp:41]   --->   Operation 103 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_3) nounwind" [kernel.cpp:42]   --->   Operation 104 'specregionend' 'empty_9' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 105 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 106 [3/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 106 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i14 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 107 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%v0_0_addr = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 108 'getelementptr' 'v0_0_addr' <Predicate = (!trunc_ln32)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%v0_1_addr = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 109 'getelementptr' 'v0_1_addr' <Predicate = (trunc_ln32)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:32]   --->   Operation 110 'load' 'v0_1_load' <Predicate = (trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 111 [2/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:32]   --->   Operation 111 'load' 'v0_0_load' <Predicate = (!trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 112 [2/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 112 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 7 <SV = 6> <Delay = 3.95>
ST_7 : Operation 113 [1/2] (3.25ns)   --->   "%v0_1_load = load float* %v0_1_addr, align 4" [kernel.cpp:32]   --->   Operation 113 'load' 'v0_1_load' <Predicate = (trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%v0_0_load = load float* %v0_0_addr, align 4" [kernel.cpp:32]   --->   Operation 114 'load' 'v0_0_load' <Predicate = (!trunc_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 115 [1/1] (0.69ns)   --->   "%v10 = select i1 %trunc_ln32, float %v0_1_load, float %v0_0_load" [kernel.cpp:32]   --->   Operation 115 'select' 'v10' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/4] (3.25ns)   --->   "%v11 = load float* %v1_addr, align 4" [kernel.cpp:33]   --->   Operation 116 'load' 'v11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 117 [4/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 117 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 118 [3/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 118 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 119 [2/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 119 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 120 [1/4] (5.70ns)   --->   "%v12 = fmul float %v10, %v11" [kernel.cpp:34]   --->   Operation 120 'fmul' 'v12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 121 [5/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 121 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 122 [4/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 122 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 123 [3/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 123 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 124 [2/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 124 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind" [kernel.cpp:30]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/5] (7.25ns)   --->   "%v14 = fadd float %v12, %v13" [kernel.cpp:36]   --->   Operation 126 'fadd' 'v14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %3" [kernel.cpp:30]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 2> <Delay = 1.81>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%x_0_0 = phi i4 [ %x_0, %l_C_x_0_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 128 'phi' 'x_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (1.30ns)   --->   "%icmp_ln45 = icmp eq i4 %x_0_0, -4" [kernel.cpp:45]   --->   Operation 129 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 130 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (1.73ns)   --->   "%x_0 = add i4 %x_0_0, 1" [kernel.cpp:45]   --->   Operation 131 'add' 'x_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader.preheader, label %l_C_x_0_begin" [kernel.cpp:45]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 133 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str5) nounwind" [kernel.cpp:45]   --->   Operation 134 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_9 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %x_0_0, i9 0)" [kernel.cpp:52]   --->   Operation 135 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i13 %tmp_9 to i14" [kernel.cpp:52]   --->   Operation 136 'zext' 'zext_ln52' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %x_0_0, i7 0)" [kernel.cpp:52]   --->   Operation 137 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i11 %tmp_s to i14" [kernel.cpp:52]   --->   Operation 138 'zext' 'zext_ln52_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (1.67ns)   --->   "%sub_ln52 = sub i14 %zext_ln52, %zext_ln52_1" [kernel.cpp:52]   --->   Operation 139 'sub' 'sub_ln52' <Predicate = (!icmp_ln45)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_0_0, i10 0)" [kernel.cpp:61]   --->   Operation 140 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %tmp_10 to i15" [kernel.cpp:61]   --->   Operation 141 'zext' 'zext_ln61' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_11 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_0_0, i8 0)" [kernel.cpp:61]   --->   Operation 142 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i12 %tmp_11 to i15" [kernel.cpp:61]   --->   Operation 143 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (1.81ns)   --->   "%sub_ln61 = sub i15 %zext_ln61, %zext_ln61_1" [kernel.cpp:61]   --->   Operation 144 'sub' 'sub_ln61' <Predicate = (!icmp_ln45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:46]   --->   Operation 145 'br' <Predicate = (!icmp_ln45)> <Delay = 1.76>
ST_17 : Operation 146 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 146 'br' <Predicate = (icmp_ln45)> <Delay = 1.76>

State 18 <SV = 3> <Delay = 2.19>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_x_0_begin ], [ %y_0, %l_y_0_end ]"   --->   Operation 147 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (1.77ns)   --->   "%icmp_ln46 = icmp eq i10 %y_0_0, -256" [kernel.cpp:46]   --->   Operation 148 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 149 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:46]   --->   Operation 150 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %l_C_x_0_end, label %l_y_0_begin" [kernel.cpp:46]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 152 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 153 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %y_0_0 to i15" [kernel.cpp:53]   --->   Operation 154 'zext' 'zext_ln53' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_16 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %y_0_0, i10 0)" [kernel.cpp:53]   --->   Operation 155 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i20 %tmp_16 to i21" [kernel.cpp:53]   --->   Operation 156 'zext' 'zext_ln53_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_17 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %y_0_0, i8 0)" [kernel.cpp:53]   --->   Operation 157 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i18 %tmp_17 to i21" [kernel.cpp:53]   --->   Operation 158 'zext' 'zext_ln53_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (2.19ns)   --->   "%sub_ln53 = sub i21 %zext_ln53_1, %zext_ln53_2" [kernel.cpp:53]   --->   Operation 159 'sub' 'sub_ln53' <Predicate = (!icmp_ln46)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 160 [1/1] (1.94ns)   --->   "%add_ln61 = add i15 %sub_ln61, %zext_ln53" [kernel.cpp:61]   --->   Operation 160 'add' 'add_ln61' <Predicate = (!icmp_ln46)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i15 %add_ln61 to i64" [kernel.cpp:61]   --->   Operation 161 'sext' 'sext_ln61' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "%C_addr_1 = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln61" [kernel.cpp:61]   --->   Operation 162 'getelementptr' 'C_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:50]   --->   Operation 163 'br' <Predicate = (!icmp_ln46)> <Delay = 1.76>
ST_18 : Operation 164 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str5, i32 %tmp_1) nounwind" [kernel.cpp:63]   --->   Operation 164 'specregionend' 'empty_15' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:45]   --->   Operation 165 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 4> <Delay = 5.47>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%v25 = phi float [ 0.000000e+00, %l_y_0_begin ], [ %v26, %_ifconv1 ]"   --->   Operation 166 'phi' 'v25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%r1_0 = phi i10 [ 0, %l_y_0_begin ], [ %r1, %_ifconv1 ]"   --->   Operation 167 'phi' 'r1_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 168 [1/1] (1.77ns)   --->   "%icmp_ln50 = icmp eq i10 %r1_0, -256" [kernel.cpp:50]   --->   Operation 168 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (1.73ns)   --->   "%r1 = add i10 %r1_0, 1" [kernel.cpp:50]   --->   Operation 170 'add' 'r1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %l_y_0_end, label %_ifconv1" [kernel.cpp:50]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln53_3 = zext i10 %r1_0 to i21" [kernel.cpp:53]   --->   Operation 172 'zext' 'zext_ln53_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (2.22ns)   --->   "%add_ln53 = add i21 %sub_ln53, %zext_ln53_3" [kernel.cpp:53]   --->   Operation 173 'add' 'add_ln53' <Predicate = (!icmp_ln50)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i21 %add_ln53 to i64" [kernel.cpp:53]   --->   Operation 174 'sext' 'sext_ln53' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln53" [kernel.cpp:53]   --->   Operation 175 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i10 %r1_0 to i1" [kernel.cpp:52]   --->   Operation 176 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_19 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %r1_0, i32 1, i32 9)" [kernel.cpp:52]   --->   Operation 177 'partselect' 'tmp_19' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i9 %tmp_19 to i14" [kernel.cpp:52]   --->   Operation 178 'zext' 'zext_ln52_2' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (1.81ns)   --->   "%add_ln52 = add i14 %sub_ln52, %zext_ln52_2" [kernel.cpp:52]   --->   Operation 179 'add' 'add_ln52' <Predicate = (!icmp_ln50)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 180 [4/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 180 'load' 'v23' <Predicate = (!icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 181 [1/1] (3.25ns)   --->   "store float %v25, float* %C_addr_1, align 4" [kernel.cpp:61]   --->   Operation 181 'store' <Predicate = (icmp_ln50)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_4) nounwind" [kernel.cpp:62]   --->   Operation 182 'specregionend' 'empty_14' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:46]   --->   Operation 183 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 20 <SV = 5> <Delay = 3.25>
ST_20 : Operation 184 [3/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 184 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 21 <SV = 6> <Delay = 3.25>
ST_21 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i14 %add_ln52 to i64" [kernel.cpp:52]   --->   Operation 185 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns)   --->   "%v0_0_addr_1 = getelementptr [4608 x float]* %v0_0, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 186 'getelementptr' 'v0_0_addr_1' <Predicate = (!trunc_ln52)> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns)   --->   "%v0_1_addr_1 = getelementptr [4608 x float]* %v0_1, i64 0, i64 %sext_ln52" [kernel.cpp:52]   --->   Operation 187 'getelementptr' 'v0_1_addr_1' <Predicate = (trunc_ln52)> <Delay = 0.00>
ST_21 : Operation 188 [2/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:52]   --->   Operation 188 'load' 'v0_1_load_1' <Predicate = (trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 189 [2/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:52]   --->   Operation 189 'load' 'v0_0_load_1' <Predicate = (!trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_21 : Operation 190 [2/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 190 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 7> <Delay = 3.95>
ST_22 : Operation 191 [1/2] (3.25ns)   --->   "%v0_1_load_1 = load float* %v0_1_addr_1, align 4" [kernel.cpp:52]   --->   Operation 191 'load' 'v0_1_load_1' <Predicate = (trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 192 [1/2] (3.25ns)   --->   "%v0_0_load_1 = load float* %v0_0_addr_1, align 4" [kernel.cpp:52]   --->   Operation 192 'load' 'v0_0_load_1' <Predicate = (!trunc_ln52)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 193 [1/1] (0.69ns)   --->   "%v22 = select i1 %trunc_ln52, float %v0_1_load_1, float %v0_0_load_1" [kernel.cpp:52]   --->   Operation 193 'select' 'v22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 194 [1/4] (3.25ns)   --->   "%v23 = load float* %v2_addr, align 4" [kernel.cpp:53]   --->   Operation 194 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 23 <SV = 8> <Delay = 5.70>
ST_23 : Operation 195 [4/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 195 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.70>
ST_24 : Operation 196 [3/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 196 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.70>
ST_25 : Operation 197 [2/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 197 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.70>
ST_26 : Operation 198 [1/4] (5.70ns)   --->   "%v24 = fmul float %v22, %v23" [kernel.cpp:54]   --->   Operation 198 'fmul' 'v24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 7.25>
ST_27 : Operation 199 [5/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 199 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 7.25>
ST_28 : Operation 200 [4/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 200 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 7.25>
ST_29 : Operation 201 [3/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 201 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 7.25>
ST_30 : Operation 202 [2/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 202 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 16> <Delay = 7.25>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [kernel.cpp:50]   --->   Operation 203 'specloopname' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/5] (7.25ns)   --->   "%v26 = fadd float %v24, %v25" [kernel.cpp:56]   --->   Operation 204 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:50]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 3> <Delay = 1.81>
ST_32 : Operation 206 [1/1] (0.00ns)   --->   "%x_1_0 = phi i4 [ %x_1, %l_D_x_1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'x_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 207 [1/1] (1.30ns)   --->   "%icmp_ln64 = icmp eq i4 %x_1_0, -4" [kernel.cpp:64]   --->   Operation 207 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 208 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [1/1] (1.73ns)   --->   "%x_1 = add i4 %x_1_0, 1" [kernel.cpp:64]   --->   Operation 209 'add' 'x_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %8, label %l_D_x_1_begin" [kernel.cpp:64]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind" [kernel.cpp:64]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind" [kernel.cpp:64]   --->   Operation 212 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_14 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %x_1_0, i10 0)" [kernel.cpp:69]   --->   Operation 213 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i14 %tmp_14 to i15" [kernel.cpp:69]   --->   Operation 214 'zext' 'zext_ln69' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_15 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %x_1_0, i8 0)" [kernel.cpp:69]   --->   Operation 215 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i12 %tmp_15 to i15" [kernel.cpp:69]   --->   Operation 216 'zext' 'zext_ln69_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_32 : Operation 217 [1/1] (1.81ns)   --->   "%sub_ln69 = sub i15 %zext_ln69, %zext_ln69_1" [kernel.cpp:69]   --->   Operation 217 'sub' 'sub_ln69' <Predicate = (!icmp_ln64)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 218 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:65]   --->   Operation 218 'br' <Predicate = (!icmp_ln64)> <Delay = 1.76>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:72]   --->   Operation 219 'ret' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 33 <SV = 4> <Delay = 5.19>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "%y_1_0 = phi i10 [ 0, %l_D_x_1_begin ], [ %y_1, %7 ]"   --->   Operation 220 'phi' 'y_1_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 221 [1/1] (1.77ns)   --->   "%icmp_ln65 = icmp eq i10 %y_1_0, -256" [kernel.cpp:65]   --->   Operation 221 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 222 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 222 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 223 [1/1] (1.73ns)   --->   "%y_1 = add i10 %y_1_0, 1" [kernel.cpp:65]   --->   Operation 223 'add' 'y_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %l_D_x_1_end, label %7" [kernel.cpp:65]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln69_2 = zext i10 %y_1_0 to i15" [kernel.cpp:69]   --->   Operation 225 'zext' 'zext_ln69_2' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 226 [1/1] (1.94ns)   --->   "%add_ln69 = add i15 %sub_ln69, %zext_ln69_2" [kernel.cpp:69]   --->   Operation 226 'add' 'add_ln69' <Predicate = (!icmp_ln65)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i15 %add_ln69 to i64" [kernel.cpp:69]   --->   Operation 227 'sext' 'sext_ln69' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr [9216 x float]* %B, i64 0, i64 %sext_ln69" [kernel.cpp:66]   --->   Operation 228 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [9216 x float]* %C, i64 0, i64 %sext_ln69" [kernel.cpp:67]   --->   Operation 229 'getelementptr' 'C_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 230 [2/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:66]   --->   Operation 230 'load' 'v30' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 231 [2/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 231 'load' 'v31' <Predicate = (!icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_2) nounwind" [kernel.cpp:71]   --->   Operation 232 'specregionend' 'empty_18' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:64]   --->   Operation 233 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 34 <SV = 5> <Delay = 3.25>
ST_34 : Operation 234 [1/2] (3.25ns)   --->   "%v30 = load float* %B_addr_1, align 4" [kernel.cpp:66]   --->   Operation 234 'load' 'v30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_34 : Operation 235 [1/2] (3.25ns)   --->   "%v31 = load float* %C_addr, align 4" [kernel.cpp:67]   --->   Operation 235 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 35 <SV = 6> <Delay = 7.25>
ST_35 : Operation 236 [5/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 236 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 7> <Delay = 7.25>
ST_36 : Operation 237 [4/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 237 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 8> <Delay = 7.25>
ST_37 : Operation 238 [3/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 238 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 9> <Delay = 7.25>
ST_38 : Operation 239 [2/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 239 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 10> <Delay = 7.25>
ST_39 : Operation 240 [1/5] (7.25ns)   --->   "%v32 = fadd float %v30, %v31" [kernel.cpp:68]   --->   Operation 240 'fadd' 'v32' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 11> <Delay = 3.25>
ST_40 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str9) nounwind" [kernel.cpp:65]   --->   Operation 241 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln69" [kernel.cpp:69]   --->   Operation 242 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (3.25ns)   --->   "store float %v32, float* %v3_addr, align 4" [kernel.cpp:69]   --->   Operation 243 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:65]   --->   Operation 244 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [16]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', kernel.cpp:25) [16]  (0 ns)
	'sub' operation ('sub_ln41', kernel.cpp:41) [33]  (1.81 ns)

 <State 3>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:26) [36]  (0 ns)
	'sub' operation ('sub_ln33', kernel.cpp:33) [49]  (2.2 ns)

 <State 4>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', kernel.cpp:30) [55]  (0 ns)
	'add' operation ('add_ln33', kernel.cpp:33) [64]  (2.23 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:33) [66]  (0 ns)
	'load' operation ('v11', kernel.cpp:33) on array 'v1' [77]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('v11', kernel.cpp:33) on array 'v1' [77]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_1_addr', kernel.cpp:32) [73]  (0 ns)
	'load' operation ('v0_1_load', kernel.cpp:32) on array 'v0_1' [74]  (3.25 ns)

 <State 7>: 3.95ns
The critical path consists of the following:
	'load' operation ('v0_1_load', kernel.cpp:32) on array 'v0_1' [74]  (3.25 ns)
	'select' operation ('v10', kernel.cpp:32) [76]  (0.698 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:34) [78]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:34) [78]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:34) [78]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v12', kernel.cpp:34) [78]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:36) [79]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:36) [79]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:36) [79]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:36) [79]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v14', kernel.cpp:36) [79]  (7.26 ns)

 <State 17>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_0') with incoming values : ('x_0', kernel.cpp:45) [91]  (0 ns)
	'sub' operation ('sub_ln61', kernel.cpp:61) [108]  (1.81 ns)

 <State 18>: 2.2ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:46) [111]  (0 ns)
	'sub' operation ('sub_ln53', kernel.cpp:53) [124]  (2.2 ns)

 <State 19>: 5.48ns
The critical path consists of the following:
	'phi' operation ('r1') with incoming values : ('r1', kernel.cpp:50) [131]  (0 ns)
	'add' operation ('add_ln53', kernel.cpp:53) [139]  (2.23 ns)
	'getelementptr' operation ('v2_addr', kernel.cpp:53) [141]  (0 ns)
	'load' operation ('v23', kernel.cpp:53) on array 'v2' [152]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('v23', kernel.cpp:53) on array 'v2' [152]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v0_1_addr_1', kernel.cpp:52) [148]  (0 ns)
	'load' operation ('v0_1_load_1', kernel.cpp:52) on array 'v0_1' [149]  (3.25 ns)

 <State 22>: 3.95ns
The critical path consists of the following:
	'load' operation ('v0_1_load_1', kernel.cpp:52) on array 'v0_1' [149]  (3.25 ns)
	'select' operation ('v22', kernel.cpp:52) [151]  (0.698 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:54) [153]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:54) [153]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:54) [153]  (5.7 ns)

 <State 26>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v24', kernel.cpp:54) [153]  (5.7 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:56) [154]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:56) [154]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:56) [154]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:56) [154]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:56) [154]  (7.26 ns)

 <State 32>: 1.81ns
The critical path consists of the following:
	'phi' operation ('x_1') with incoming values : ('x_1', kernel.cpp:64) [166]  (0 ns)
	'sub' operation ('sub_ln69', kernel.cpp:69) [178]  (1.81 ns)

 <State 33>: 5.2ns
The critical path consists of the following:
	'phi' operation ('y_1') with incoming values : ('y_1', kernel.cpp:65) [181]  (0 ns)
	'add' operation ('add_ln69', kernel.cpp:69) [189]  (1.94 ns)
	'getelementptr' operation ('B_addr_1', kernel.cpp:66) [192]  (0 ns)
	'load' operation ('v30', kernel.cpp:66) on array 'B', kernel.cpp:24 [194]  (3.25 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'load' operation ('v30', kernel.cpp:66) on array 'B', kernel.cpp:24 [194]  (3.25 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:68) [196]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:68) [196]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:68) [196]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:68) [196]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v32', kernel.cpp:68) [196]  (7.26 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v3_addr', kernel.cpp:69) [191]  (0 ns)
	'store' operation ('store_ln69', kernel.cpp:69) of variable 'v32', kernel.cpp:68 on array 'v3' [197]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
