 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 19:51:45 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__0_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__0_/Q (DFFX1_HVT)         0.22       0.22 f
  U15102/Y (NAND2X0_HVT)                   0.05       0.27 r
  U15103/Y (AO22X1_HVT)                    0.10       0.37 r
  U15105/Y (AO22X1_HVT)                    0.09       0.46 r
  U15107/Y (AO22X1_HVT)                    0.09       0.55 r
  U15109/Y (AO22X1_HVT)                    0.09       0.64 r
  U15111/Y (AO22X1_HVT)                    0.09       0.73 r
  U15114/Y (AOI22X1_HVT)                   0.13       0.86 f
  U15116/Y (INVX0_HVT)                     0.03       0.89 r
  U15117/Y (AO21X1_HVT)                    0.06       0.95 r
  U10221/Y (NAND2X1_HVT)                   0.17       1.12 f
  U10290/Y (MUX21X1_HVT)                   0.17       1.29 f
  U15123/Y (NAND2X0_HVT)                   0.07       1.36 r
  U15124/CO (FADDX1_HVT)                   0.13       1.49 r
  U15126/Y (NAND2X0_HVT)                   0.06       1.54 f
  U15134/Y (NAND3X0_HVT)                   0.05       1.59 r
  U15142/Y (NAND4X0_HVT)                   0.11       1.70 f
  U15143/CO (FADDX1_HVT)                   0.14       1.85 f
  U10257/Y (AND2X1_HVT)                    0.14       1.99 f
  U15148/Y (MUX21X1_HVT)                   0.18       2.16 f
  U15151/Y (NAND2X0_HVT)                   0.07       2.23 r
  U15152/CO (FADDX1_HVT)                   0.14       2.38 r
  U15153/CO (FADDX1_HVT)                   0.13       2.51 r
  U15157/Y (NAND2X0_HVT)                   0.06       2.56 f
  U15179/Y (AO21X1_HVT)                    0.11       2.67 f
  U10219/Y (NAND2X2_HVT)                   0.13       2.80 r
  U10218/Y (MUX21X1_HVT)                   0.15       2.94 f
  U15199/Y (NAND2X0_HVT)                   0.07       3.01 r
  U15202/Y (AO21X1_HVT)                    0.11       3.13 r
  U15203/Y (AND2X1_HVT)                    0.08       3.21 r
  U15220/Y (AND2X1_HVT)                    0.07       3.27 r
  U15221/Y (OA22X1_HVT)                    0.09       3.37 r
  U10216/Y (NAND2X2_HVT)                   0.12       3.49 f
  U10210/Y (INVX2_HVT)                     0.03       3.52 r
  U15227/Y (NAND3X0_HVT)                   0.06       3.58 f
  U15248/Y (NAND3X0_HVT)                   0.07       3.65 r
  U15251/Y (AND2X1_HVT)                    0.09       3.74 r
  U15252/Y (AND2X1_HVT)                    0.08       3.82 r
  U15259/Y (AO22X1_HVT)                    0.09       3.91 r
  res4_comp_reg_1_/D (DFFX1_HVT)           0.00       3.91 r
  data arrival time                                   3.91

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  res4_comp_reg_1_/CLK (DFFX1_HVT)         0.00       4.00 r
  library setup time                      -0.09       3.91
  data required time                                  3.91
  -----------------------------------------------------------
  data required time                                  3.91
  data arrival time                                  -3.91
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: part_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__0_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__0_/Q (DFFX1_HVT)         0.22       0.22 f
  U15102/Y (NAND2X0_HVT)                   0.05       0.27 r
  U15103/Y (AO22X1_HVT)                    0.10       0.37 r
  U15105/Y (AO22X1_HVT)                    0.09       0.46 r
  U15107/Y (AO22X1_HVT)                    0.09       0.55 r
  U15109/Y (AO22X1_HVT)                    0.09       0.64 r
  U15111/Y (AO22X1_HVT)                    0.09       0.73 r
  U15114/Y (AOI22X1_HVT)                   0.13       0.86 f
  U15116/Y (INVX0_HVT)                     0.03       0.89 r
  U15117/Y (AO21X1_HVT)                    0.06       0.95 r
  U10221/Y (NAND2X1_HVT)                   0.17       1.12 f
  U10290/Y (MUX21X1_HVT)                   0.17       1.29 f
  U15123/Y (NAND2X0_HVT)                   0.07       1.36 r
  U15124/CO (FADDX1_HVT)                   0.13       1.49 r
  U15126/Y (NAND2X0_HVT)                   0.06       1.54 f
  U15134/Y (NAND3X0_HVT)                   0.05       1.59 r
  U15142/Y (NAND4X0_HVT)                   0.11       1.70 f
  U15143/CO (FADDX1_HVT)                   0.14       1.85 f
  U10257/Y (AND2X1_HVT)                    0.14       1.99 f
  U15148/Y (MUX21X1_HVT)                   0.18       2.16 f
  U15151/Y (NAND2X0_HVT)                   0.07       2.23 r
  U15152/CO (FADDX1_HVT)                   0.14       2.38 r
  U15153/CO (FADDX1_HVT)                   0.13       2.51 r
  U15157/Y (NAND2X0_HVT)                   0.06       2.56 f
  U15179/Y (AO21X1_HVT)                    0.11       2.67 f
  U10219/Y (NAND2X2_HVT)                   0.13       2.80 r
  U10251/Y (MUX21X1_HVT)                   0.15       2.95 f
  U15213/Y (OA22X1_HVT)                    0.11       3.05 f
  U15214/Y (NAND2X0_HVT)                   0.05       3.10 r
  U15219/Y (NAND3X0_HVT)                   0.07       3.17 f
  U15220/Y (AND2X1_HVT)                    0.09       3.26 f
  U15221/Y (OA22X1_HVT)                    0.09       3.34 f
  U15237/Y (NAND2X0_HVT)                   0.05       3.39 r
  U15238/Y (AO21X1_HVT)                    0.11       3.50 r
  U15247/Y (AND2X1_HVT)                    0.07       3.57 r
  U15248/Y (NAND3X0_HVT)                   0.10       3.67 f
  U15251/Y (AND2X1_HVT)                    0.11       3.78 f
  U15252/Y (AND2X1_HVT)                    0.08       3.86 f
  res4_comp_reg_3_/D (DFFX1_HVT)           0.00       3.86 f
  data arrival time                                   3.86

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  res4_comp_reg_3_/CLK (DFFX1_HVT)         0.00       4.00 r
  library setup time                      -0.06       3.94
  data required time                                  3.94
  -----------------------------------------------------------
  data required time                                  3.94
  data arrival time                                  -3.86
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: part_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__0_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__0_/Q (DFFX1_HVT)         0.22       0.22 f
  U15102/Y (NAND2X0_HVT)                   0.05       0.27 r
  U15103/Y (AO22X1_HVT)                    0.10       0.37 r
  U15105/Y (AO22X1_HVT)                    0.09       0.46 r
  U15107/Y (AO22X1_HVT)                    0.09       0.55 r
  U15109/Y (AO22X1_HVT)                    0.09       0.64 r
  U15111/Y (AO22X1_HVT)                    0.09       0.73 r
  U15114/Y (AOI22X1_HVT)                   0.13       0.86 f
  U15116/Y (INVX0_HVT)                     0.03       0.89 r
  U15117/Y (AO21X1_HVT)                    0.06       0.95 r
  U10221/Y (NAND2X1_HVT)                   0.17       1.12 f
  U10290/Y (MUX21X1_HVT)                   0.17       1.29 f
  U15123/Y (NAND2X0_HVT)                   0.07       1.36 r
  U15124/CO (FADDX1_HVT)                   0.13       1.49 r
  U15126/Y (NAND2X0_HVT)                   0.06       1.54 f
  U15134/Y (NAND3X0_HVT)                   0.05       1.59 r
  U15142/Y (NAND4X0_HVT)                   0.11       1.70 f
  U15143/CO (FADDX1_HVT)                   0.14       1.85 f
  U10257/Y (AND2X1_HVT)                    0.14       1.99 f
  U15148/Y (MUX21X1_HVT)                   0.18       2.16 f
  U15151/Y (NAND2X0_HVT)                   0.07       2.23 r
  U15152/CO (FADDX1_HVT)                   0.14       2.38 r
  U15153/CO (FADDX1_HVT)                   0.13       2.51 r
  U15157/Y (NAND2X0_HVT)                   0.06       2.56 f
  U15179/Y (AO21X1_HVT)                    0.11       2.67 f
  U10219/Y (NAND2X2_HVT)                   0.13       2.80 r
  U10251/Y (MUX21X1_HVT)                   0.15       2.95 f
  U15213/Y (OA22X1_HVT)                    0.11       3.05 f
  U15214/Y (NAND2X0_HVT)                   0.05       3.10 r
  U15219/Y (NAND3X0_HVT)                   0.07       3.17 f
  U15220/Y (AND2X1_HVT)                    0.09       3.26 f
  U15221/Y (OA22X1_HVT)                    0.09       3.34 f
  U15237/Y (NAND2X0_HVT)                   0.05       3.39 r
  U15238/Y (AO21X1_HVT)                    0.11       3.50 r
  U15247/Y (AND2X1_HVT)                    0.07       3.57 r
  U15248/Y (NAND3X0_HVT)                   0.10       3.67 f
  U15251/Y (AND2X1_HVT)                    0.11       3.78 f
  U15269/Y (AND2X1_HVT)                    0.07       3.85 f
  res4_comp_reg_0_/D (DFFX1_HVT)           0.00       3.85 f
  data arrival time                                   3.85

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  res4_comp_reg_0_/CLK (DFFX1_HVT)         0.00       4.00 r
  library setup time                      -0.06       3.94
  data required time                                  3.94
  -----------------------------------------------------------
  data required time                                  3.94
  data arrival time                                  -3.85
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: part_reg_reg_3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  part_reg_reg_3__0_/CLK (DFFX1_HVT)       0.00 #     0.00 r
  part_reg_reg_3__0_/Q (DFFX1_HVT)         0.22       0.22 f
  U15102/Y (NAND2X0_HVT)                   0.05       0.27 r
  U15103/Y (AO22X1_HVT)                    0.10       0.37 r
  U15105/Y (AO22X1_HVT)                    0.09       0.46 r
  U15107/Y (AO22X1_HVT)                    0.09       0.55 r
  U15109/Y (AO22X1_HVT)                    0.09       0.64 r
  U15111/Y (AO22X1_HVT)                    0.09       0.73 r
  U15114/Y (AOI22X1_HVT)                   0.13       0.86 f
  U15116/Y (INVX0_HVT)                     0.03       0.89 r
  U15117/Y (AO21X1_HVT)                    0.06       0.95 r
  U10221/Y (NAND2X1_HVT)                   0.17       1.12 f
  U10290/Y (MUX21X1_HVT)                   0.17       1.29 f
  U15123/Y (NAND2X0_HVT)                   0.07       1.36 r
  U15124/CO (FADDX1_HVT)                   0.13       1.49 r
  U15126/Y (NAND2X0_HVT)                   0.06       1.54 f
  U15134/Y (NAND3X0_HVT)                   0.05       1.59 r
  U15142/Y (NAND4X0_HVT)                   0.11       1.70 f
  U15143/CO (FADDX1_HVT)                   0.14       1.85 f
  U10257/Y (AND2X1_HVT)                    0.14       1.99 f
  U15148/Y (MUX21X1_HVT)                   0.18       2.16 f
  U15151/Y (NAND2X0_HVT)                   0.07       2.23 r
  U15152/CO (FADDX1_HVT)                   0.14       2.38 r
  U15153/CO (FADDX1_HVT)                   0.13       2.51 r
  U15157/Y (NAND2X0_HVT)                   0.06       2.56 f
  U15179/Y (AO21X1_HVT)                    0.11       2.67 f
  U10219/Y (NAND2X2_HVT)                   0.13       2.80 r
  U10251/Y (MUX21X1_HVT)                   0.15       2.95 f
  U15213/Y (OA22X1_HVT)                    0.11       3.05 f
  U15214/Y (NAND2X0_HVT)                   0.05       3.10 r
  U15219/Y (NAND3X0_HVT)                   0.07       3.17 f
  U15220/Y (AND2X1_HVT)                    0.09       3.26 f
  U15221/Y (OA22X1_HVT)                    0.09       3.34 f
  U15237/Y (NAND2X0_HVT)                   0.05       3.39 r
  U15238/Y (AO21X1_HVT)                    0.11       3.50 r
  U15247/Y (AND2X1_HVT)                    0.07       3.57 r
  U15248/Y (NAND3X0_HVT)                   0.10       3.67 f
  U15249/Y (INVX0_HVT)                     0.05       3.72 r
  U15250/Y (OA21X1_HVT)                    0.10       3.82 r
  res4_comp_reg_2_/D (DFFX1_HVT)           0.00       3.82 r
  data arrival time                                   3.82

  clock clk (rise edge)                    4.00       4.00
  clock network delay (ideal)              0.00       4.00
  res4_comp_reg_2_/CLK (DFFX1_HVT)         0.00       4.00 r
  library setup time                      -0.09       3.91
  data required time                                  3.91
  -----------------------------------------------------------
  data required time                                  3.91
  data arrival time                                  -3.82
  -----------------------------------------------------------
  slack (MET)                                         0.09


1
