
*** Running vivado
    with args -log ZyboEthernet_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ZyboEthernet_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ZyboEthernet_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top ZyboEthernet_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.srcs/sources_1/bd/ZyboEthernet/ip/ZyboEthernet_processing_system7_0_0/ZyboEthernet_processing_system7_0_0.dcp' for cell 'ZyboEthernet_i/processing_system7_0'
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.srcs/sources_1/bd/ZyboEthernet/ip/ZyboEthernet_processing_system7_0_0/ZyboEthernet_processing_system7_0_0.xdc] for cell 'ZyboEthernet_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.srcs/sources_1/bd/ZyboEthernet/ip/ZyboEthernet_processing_system7_0_0/ZyboEthernet_processing_system7_0_0.xdc] for cell 'ZyboEthernet_i/processing_system7_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.207 ; gain = 0.000 ; free physical = 2183 ; free virtual = 6774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1756.207 ; gain = 354.441 ; free physical = 2183 ; free virtual = 6774
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.453 ; gain = 76.246 ; free physical = 2173 ; free virtual = 6765

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15675a3c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2133.617 ; gain = 301.164 ; free physical = 1697 ; free virtual = 6312

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18f7053d8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6187
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 24 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18f7053d8

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6187
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1169d95c3

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6187
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 89 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1169d95c3

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6187
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1169d95c3

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6186
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1169d95c3

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6186
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              24  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              89  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6186
Ending Logic Optimization Task | Checksum: 1a4b3733f

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2248.586 ; gain = 0.000 ; free physical = 1570 ; free virtual = 6186

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a4b3733f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2257.492 ; gain = 8.906 ; free physical = 1569 ; free virtual = 6186

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a4b3733f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.492 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6186

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.492 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6186
Ending Netlist Obfuscation Task | Checksum: 1a4b3733f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.492 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6186
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2257.492 ; gain = 501.285 ; free physical = 1569 ; free virtual = 6186
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2257.492 ; gain = 0.000 ; free physical = 1569 ; free virtual = 6186
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2292.477 ; gain = 2.969 ; free physical = 1562 ; free virtual = 6181
INFO: [Common 17-1381] The checkpoint '/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZyboEthernet_wrapper_drc_opted.rpt -pb ZyboEthernet_wrapper_drc_opted.pb -rpx ZyboEthernet_wrapper_drc_opted.rpx
Command: report_drc -file ZyboEthernet_wrapper_drc_opted.rpt -pb ZyboEthernet_wrapper_drc_opted.pb -rpx ZyboEthernet_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.832 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6196
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ecb84c30

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2462.832 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6196
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.832 ; gain = 0.000 ; free physical = 1578 ; free virtual = 6196

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ecb84c30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2462.832 ; gain = 0.000 ; free physical = 1576 ; free virtual = 6195

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1761cbf39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.738 ; gain = 10.906 ; free physical = 1574 ; free virtual = 6193

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1761cbf39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.738 ; gain = 10.906 ; free physical = 1574 ; free virtual = 6194
Phase 1 Placer Initialization | Checksum: 1761cbf39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.738 ; gain = 10.906 ; free physical = 1574 ; free virtual = 6194

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1574 ; free virtual = 6194
Phase 2 Final Placement Cleanup | Checksum: 1761cbf39

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.738 ; gain = 10.906 ; free physical = 1574 ; free virtual = 6194
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: ecb84c30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2473.738 ; gain = 10.906 ; free physical = 1574 ; free virtual = 6194
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1575 ; free virtual = 6195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1571 ; free virtual = 6194
INFO: [Common 17-1381] The checkpoint '/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ZyboEthernet_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1557 ; free virtual = 6183
INFO: [runtcl-4] Executing : report_utilization -file ZyboEthernet_wrapper_utilization_placed.rpt -pb ZyboEthernet_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ZyboEthernet_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1564 ; free virtual = 6191
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 98566580 ConstDB: 0 ShapeSum: 5461e6b0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dd5d116f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1492 ; free virtual = 6117
Post Restoration Checksum: NetGraph: 752172cc NumContArr: 683b9ea3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: dd5d116f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1488 ; free virtual = 6113

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dd5d116f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1455 ; free virtual = 6081

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dd5d116f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1455 ; free virtual = 6081
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f1e72516

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1453 ; free virtual = 6078
Phase 2 Router Initialization | Checksum: f1e72516

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1453 ; free virtual = 6078

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 130
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 130
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077
Phase 4 Rip-up And Reroute | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077
Phase 5 Delay and Skew Optimization | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077
Phase 6.1 Hold Fix Iter | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077
Phase 6 Post Hold Fix | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1451 ; free virtual = 6077

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1450 ; free virtual = 6076

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1450 ; free virtual = 6076

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 9afecd01

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1450 ; free virtual = 6076
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1481 ; free virtual = 6107

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1481 ; free virtual = 6107
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1481 ; free virtual = 6107
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2473.738 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6099
INFO: [Common 17-1381] The checkpoint '/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ZyboEthernet_wrapper_drc_routed.rpt -pb ZyboEthernet_wrapper_drc_routed.pb -rpx ZyboEthernet_wrapper_drc_routed.rpx
Command: report_drc -file ZyboEthernet_wrapper_drc_routed.rpt -pb ZyboEthernet_wrapper_drc_routed.pb -rpx ZyboEthernet_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ZyboEthernet_wrapper_methodology_drc_routed.rpt -pb ZyboEthernet_wrapper_methodology_drc_routed.pb -rpx ZyboEthernet_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ZyboEthernet_wrapper_methodology_drc_routed.rpt -pb ZyboEthernet_wrapper_methodology_drc_routed.pb -rpx ZyboEthernet_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/ZyboEthernet_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ZyboEthernet_wrapper_power_routed.rpt -pb ZyboEthernet_wrapper_power_summary_routed.pb -rpx ZyboEthernet_wrapper_power_routed.rpx
Command: report_power -file ZyboEthernet_wrapper_power_routed.rpt -pb ZyboEthernet_wrapper_power_summary_routed.pb -rpx ZyboEthernet_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ZyboEthernet_wrapper_route_status.rpt -pb ZyboEthernet_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ZyboEthernet_wrapper_timing_summary_routed.rpt -pb ZyboEthernet_wrapper_timing_summary_routed.pb -rpx ZyboEthernet_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ZyboEthernet_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ZyboEthernet_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ZyboEthernet_wrapper_bus_skew_routed.rpt -pb ZyboEthernet_wrapper_bus_skew_routed.pb -rpx ZyboEthernet_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ZyboEthernet_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ZyboEthernet_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-186] '/home/benjamin/PynqNet/ZyboEthernet/ZyboEthernet.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov  4 13:41:15 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 2749.371 ; gain = 170.348 ; free physical = 1476 ; free virtual = 6096
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 13:41:15 2019...
