---
toc: True
tags: ğŸŒŸpaper-review security-attack 
---
# Abstract
* Intel CPUì—ë§Œ ì—°êµ¬ê°€ ì§‘ì¤‘ë˜ì–´ ìˆë‹¤. ê·¸ëŸ¼ìœ¼ë¡œ ë¹„êµì  ì ì€ ì·¨ì•½ì ì´ ë‹¤ë¥¸ CPUì—ì„œ ë°œê²¬ë˜ì—ˆë‹¤.
* AMD CPUì˜ ê²°ì ì„ ì°¾ëŠ”ë‹¤, transient execution hijacking ê³µê²©ì„ í†µí•´ì„œ
* AMD Zen familyì˜ Meltdown/MDS ì™€ ë¹„ìŠ·í•œ íŒ¨í„´ì„ ë³¼ìˆ˜ìˆë‹¤.
* AMDì—ì„œì˜ Meltdownì€ Intel CPUì™€ ë¹„êµí•˜ì—¬ì„œ ì œí•œëœ ì·¨ì•½ì„±ì„ ë³´ì´ì§€ë§Œ, ë‹¤ë¥¸ microarchitectural attackë“¤ì„ amplifyí•  ê°€ëŠ¥ì„±ì´ ìˆì„ ê²ƒì´ë‹¤.

# Core
* For a load instruction issued onto the pipeline to work a TLB hit is required

* For a transient load to work its enough to have only the canonical part of the address to be matched

* If we try to deference the non-canonical addresss when TLB contains an entry with canonical address, 

* the content of canonical address will be passed transiently to the load.

* We suspect that the full address check is done when instruction leaves the pipeline in program order.

* We verified, that source of leakage could be the L1 cache and a not-committed entry from the Store Queue as well.

* AMD Optimization manual describes, that [11:0] bits are used to determine the Store-To-Load-Fowarding(STLF)

* However we did not see any illegal STLF which is triggered by the lowest 12-bit match even within the same address space

* Moreover, to trigger the illegal STLF we noticed, the TLB-hit is not enough.  

* The second condition is store instruciton from the Store Queue has to be an L1DcCache hit.

* We verified our main observation (non-canonical address violation) on both speculative (Spectre-type) and non-speculative (Meltdown-type) execution path.
* To explain this behaviour we learned the patent where it is stated, that AMD CPUs may require the mircro-TLB hit before any load instruction passes Figure 4.
* micro-TLB is dedicated structure, which keeps partial information from the main TLB
* However, we were told by the AMD security team, that the Ryzen-family of CPu is not equipped with micro TLB, but use the main TLB for this check
* In other words, if there is no TLB hit, Load will not be passsed transiently. 
* Hence we found out that the main TLB ignores the upper bits when it compares.
* We also could not trigger this leak between two user spaces running on the same core, obviously because of the TLB flush.
* However, it is possible to "leak" across different threads with the same address space via L1D cache.
