xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_base.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_dpdistram.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_dprom.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_sdpram.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_spram.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_sprom.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_memory_tdpram.sv,systemverilog,xil_defaultlib,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../../../../Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
clk_wiz_2_sim_netlist.vhdl,vhdl,xil_defaultlib,C:/Users/colucci/Google Drive/Uni/Second Year - 2015_2016/Second Semester/Computer Architecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2_sim_netlist.vhdl,incdir="../../../ipstatic/ComputerArchitecture/Assignment/2016/Project_personal/briscola/briscola.srcs/sources_1/ip/clk_wiz_2/clk_wiz_v5_3_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
