# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
@(R)->SCAN_CLK(R)	0.546    -0.546/*        0.047/*         ALU_dut/\ALU_OUT_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.544    -0.544/*        0.058/*         Reg_file_dut/\reg_file_reg[11][5] /SI    1
@(R)->SCAN_CLK(R)	0.542    -0.542/*        0.058/*         Data_Sync_dut/\SYNC_bus_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.542    -0.542/*        0.058/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	0.539    -0.539/*        0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /SI    1
@(R)->UART_CLK(R)	0.548    -0.468/*        0.052/*         UART_RX_dut/dut_sample/out_next_3_reg/D    1
@(R)->UART_CLK(R)	0.546    -0.434/*        0.054/*         UART_RX_dut/dut_sample/out_next_2_reg/D    1
@(R)->SCAN_CLK(R)	0.569    -0.434/*        0.072/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.565    -0.430/*        0.075/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /RN    1
@(R)->UART_CLK(R)	0.508    */-0.418        */0.091         UART_RX_dut/dut_sample/out_next_1_reg/D    1
@(R)->SCAN_CLK(R)	0.531    -0.395/*        0.071/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.527    -0.391/*        0.075/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /RN    1
@(R)->UART_CLK(R)	0.546    -0.343/*        0.054/*         UART_RX_dut/stp_dut/stp_err_reg/D    1
@(R)->UART_CLK(R)	0.512    */-0.326        */0.088         UART_RX_dut/\current_state_reg[0] /D    1
@(R)->UART_CLK(R)	0.548    -0.268/*        0.052/*         UART_RX_dut/srt_dut/strt_glitch_reg/D    1
@(R)->UART_CLK(R)	0.516    */-0.256        */0.086         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /D    1
@(R)->UART_CLK(R)	0.515    */-0.254        */0.087         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /D    1
@(R)->UART_CLK(R)	0.517    */-0.243        */0.085         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /D    1
@(R)->UART_CLK(R)	0.517    */-0.242        */0.085         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /D    1
@(R)->UART_CLK(R)	0.516    */-0.238        */0.086         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /D    1
@(R)->UART_CLK(R)	0.513    */-0.233        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[1] /D    1
@(R)->UART_CLK(R)	0.512    */-0.232        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[5] /D    1
@(R)->UART_CLK(R)	0.512    */-0.231        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[6] /D    1
@(R)->UART_CLK(R)	0.513    */-0.231        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[7] /D    1
@(R)->UART_CLK(R)	0.514    */-0.229        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[3] /D    1
@(R)->UART_CLK(R)	0.514    */-0.229        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[4] /D    1
@(R)->UART_CLK(R)	0.511    */-0.227        */0.087         UART_RX_dut/deser_dut/\P_DATA_reg[2] /D    1
@(R)->UART_CLK(R)	0.513    */-0.222        */0.086         UART_RX_dut/deser_dut/\P_DATA_reg[0] /D    1
@(R)->UART_CLK(R)	0.507    */-0.219        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /D    1
@(R)->UART_CLK(R)	0.506    */-0.216        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /D    1
@(R)->UART_CLK(R)	0.506    */-0.214        */0.096         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /D    1
@(R)->UART_CLK(R)	0.506    */-0.212        */0.095         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.521    -0.184/*        0.062/*         UART_RX_dut/dut_sample/out_next_1_reg/RN    1
@(R)->SCAN_CLK(R)	0.522    -0.184/*        0.062/*         UART_RX_dut/dut_sample/out_next_2_reg/RN    1
@(R)->SCAN_CLK(R)	0.521    -0.183/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.522    -0.183/*        0.062/*         UART_RX_dut/dut_sample/out_next_3_reg/RN    1
@(R)->SCAN_CLK(R)	0.520    -0.183/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.523    -0.182/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.523    -0.182/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.523    -0.182/*        0.062/*         UART_RX_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.521    -0.181/*        0.062/*         UART_RX_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.522    -0.181/*        0.062/*         UART_RX_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.520    -0.181/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.522    -0.181/*        0.062/*         UART_RX_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.522    -0.181/*        0.062/*         UART_RX_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.520    -0.181/*        0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.522    -0.181/*        0.062/*         UART_RX_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.177/*        0.058/*         Reg_file_dut/\reg_file_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.177/*        0.058/*         Reg_file_dut/\reg_file_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.515    -0.176/*        0.070/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.174/*        0.058/*         Reg_file_dut/\reg_file_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.171/*        0.058/*         Reg_file_dut/\reg_file_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.169/*        0.058/*         Reg_file_dut/\reg_file_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.168/*        0.058/*         Reg_file_dut/\reg_file_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.168/*        0.058/*         Reg_file_dut/\reg_file_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.168/*        0.058/*         Reg_file_dut/\reg_file_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.167/*        0.058/*         Reg_file_dut/\reg_file_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.167/*        0.058/*         Reg_file_dut/\reg_file_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.166/*        0.058/*         Reg_file_dut/\reg_file_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.166/*        0.058/*         Reg_file_dut/\reg_file_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.545    -0.166/*        0.058/*         Reg_file_dut/\reg_file_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.166/*        0.058/*         Reg_file_dut/\reg_file_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.165/*        0.058/*         Reg_file_dut/\reg_file_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.164/*        0.058/*         Reg_file_dut/\reg_file_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.164/*        0.058/*         Reg_file_dut/\reg_file_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.540    -0.164/*        0.058/*         Reg_file_dut/\reg_file_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.544    -0.164/*        0.058/*         Reg_file_dut/\reg_file_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.543    -0.164/*        0.058/*         Reg_file_dut/\reg_file_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.163/*        0.058/*         Reg_file_dut/\reg_file_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.540    -0.163/*        0.058/*         Reg_file_dut/\reg_file_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.540    -0.163/*        0.058/*         Reg_file_dut/\reg_file_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.163/*        0.058/*         Reg_file_dut/\reg_file_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.162/*        0.058/*         Reg_file_dut/\reg_file_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.162/*        0.058/*         Reg_file_dut/\reg_file_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.541    -0.162/*        0.058/*         Reg_file_dut/\reg_file_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.539    -0.161/*        0.058/*         Reg_file_dut/\reg_file_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.508    */0.002         */0.083         Data_Sync_dut/\FF_Stage_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.061/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.587    0.063/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.063/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.063/*         0.059/*         CLK_DIV_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.064/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.064/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.064/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.064/*         0.059/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.673    0.068/*         -0.080/*        Reg_file_dut/\reg_file_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.074/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.082/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.084/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.084/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.084/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.583    0.086/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.582    0.086/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.087/*         0.052/*         UART_RX_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.584    0.091/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.092/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.092/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.093/*         0.061/*         Rst_Sync_D2_dut/\FF_Stage_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.584    0.094/*         0.059/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.095/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.584    0.096/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.097/*         0.059/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.097/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.097/*         0.050/*         ALU_dut/\ALU_OUT_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.098/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.098/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.099/*         0.052/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /D    1
@(R)->SCAN_CLK(R)	0.585    0.099/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.101/*         0.059/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.102/*         0.053/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /D    1
@(R)->SCAN_CLK(R)	0.593    0.104/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.104/*         0.062/*         ALU_dut/\ALU_OUT_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.104/*         0.058/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.104/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.104/*         0.053/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.104/*         0.059/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.104/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.105/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.106/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.106/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.106/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.106/*         0.052/*         Data_Sync_dut/\FF_Stage_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.591    0.106/*         0.058/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.106/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.107/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.107/*         0.052/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.108/*         0.053/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.108/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.108/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.109/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /SI    1
@(R)->SCAN_CLK(R)	0.585    0.109/*         0.058/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.109/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.109/*         0.060/*         ALU_dut/\ALU_OUT_reg[13] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.109/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.109/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.109/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.110/*         0.060/*         UART_RX_dut/dut_sample/out_next_2_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.110/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.110/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.110/*         0.060/*         UART_RX_dut/dut_sample/out_next_3_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.110/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.110/*         0.060/*         ALU_dut/\ALU_OUT_reg[12] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.111/*         0.051/*         ALU_dut/\ALU_OUT_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.111/*         0.054/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.592    0.111/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.111/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.111/*         0.060/*         ALU_dut/OUT_VALID_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.111/*         0.060/*         ALU_dut/\ALU_OUT_reg[15] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.111/*         0.060/*         ALU_dut/\ALU_OUT_reg[10] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.111/*         0.056/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.111/*         0.060/*         ALU_dut/\ALU_OUT_reg[11] /SI    1
@(R)->UART_CLK(R)	0.549    0.112/*         0.052/*         UART_RX_dut/\out_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.112/*         0.060/*         ALU_dut/\ALU_OUT_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.112/*         0.060/*         ALU_dut/\ALU_OUT_reg[14] /SI    1
@(R)->SCAN_CLK(R)	0.592    0.113/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.593    0.113/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.113/*         0.056/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.113/*         0.059/*         Data_Sync_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.113/*         0.060/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.113/*         0.060/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /SI    1
@(R)->UART_CLK(R)	0.549    0.114/*         0.052/*         UART_RX_dut/\out_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.114/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.114/*         0.060/*         pulse_gen_dut/out_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.114/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /D    1
@(R)->SCAN_CLK(R)	0.592    0.115/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.591    0.115/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.115/*         0.054/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.115/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.115/*         0.060/*         ALU_dut/\ALU_OUT_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.115/*         0.060/*         ALU_dut/\ALU_OUT_reg[6] /SI    1
@(R)->SCAN_CLK(R)	0.592    0.115/*         0.058/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.116/*         0.060/*         ALU_dut/\ALU_OUT_reg[7] /SI    1
@(R)->UART_CLK(R)	0.548    0.116/*         0.052/*         UART_RX_dut/\out_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.116/*         0.053/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /D    1
@(R)->SCAN_CLK(R)	0.593    0.116/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.117/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /SI    1
@(R)->UART_CLK(R)	0.549    0.117/*         0.053/*         UART_RX_dut/\out_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.118/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.118/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.118/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.118/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.118/*         0.053/*         Data_Sync_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.118/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.118/*         0.061/*         ALU_dut/\ALU_OUT_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.118/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.118/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.119/*         0.063/*         Rst_Sync_D1_dut/\FF_Stage_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.119/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.119/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.119/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.119/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.119/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.120/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	0.593    0.120/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.120/*         0.060/*         SYS_CTRL_dut/\Counter_reg[0] /SI    1
@(R)->UART_CLK(R)	0.548    0.120/*         0.052/*         UART_RX_dut/\out_next_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.593    0.120/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.120/*         0.054/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.577    0.120/*         0.064/*         Rst_Sync_D2_dut/\FF_Stage_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.120/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.120/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.120/*         0.061/*         UART_RX_dut/\out_next_reg[3] /SI    1
@(R)->UART_CLK(R)	0.547    0.121/*         0.053/*         UART_RX_dut/\out_next_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.514    0.121/*         0.071/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.515    0.121/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.514    0.121/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.594    0.121/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.515    0.121/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.515    0.121/*         0.071/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.121/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.122/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.122/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /SI    1
@(R)->SCAN_CLK(R)	0.592    0.122/*         0.058/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.122/*         0.058/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.122/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.521    0.122/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.122/*         0.058/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.592    0.122/*         0.058/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.122/*         0.061/*         UART_RX_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.122/*         0.055/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.122/*         0.061/*         UART_RX_dut/\out_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.122/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.123/*         0.061/*         UART_RX_dut/\out_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.123/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.123/*         0.060/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.123/*         0.061/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.124/*         0.061/*         UART_RX_dut/\out_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.124/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.124/*         0.061/*         Reg_file_dut/\reg_file_reg[15][1] /SI    1
@(R)->SCAN_CLK(R)	0.522    0.124/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.125/*         0.061/*         Reg_file_dut/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.125/*         0.061/*         UART_RX_dut/\out_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.125/*         0.060/*         Data_Sync_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.125/*         0.054/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /D    1
@(R)->UART_CLK(R)	0.546    0.125/*         0.053/*         UART_RX_dut/\out_next_reg[5] /D    1
@(R)->UART_CLK(R)	0.547    0.126/*         0.053/*         UART_RX_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.126/*         0.060/*         SYS_CTRL_dut/\Addr_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.126/*         0.060/*         Reg_file_dut/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.126/*         0.060/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.126/*         0.061/*         Reg_file_dut/\reg_file_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.126/*         0.061/*         UART_RX_dut/\out_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.126/*         0.061/*         Reg_file_dut/\RdData_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.522    0.126/*         0.061/*         UART_RX_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.523    0.127/*         0.062/*         UART_RX_dut/\out_next_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.127/*         0.061/*         ALU_dut/\ALU_OUT_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.127/*         0.061/*         Reg_file_dut/\reg_file_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.127/*         0.061/*         Reg_file_dut/\reg_file_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.127/*         0.061/*         SYS_CTRL_dut/\Addr_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.127/*         0.060/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.128/*         0.060/*         Reg_file_dut/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.128/*         0.061/*         UART_RX_dut/srt_dut/strt_glitch_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.128/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.128/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.511    0.128/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.128/*         0.061/*         Reg_file_dut/\reg_file_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.129/*         0.061/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.129/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.129/*         0.060/*         Reg_file_dut/\reg_file_reg[15][0] /SI    1
@(R)->SCAN_CLK(R)	0.506    0.129/*         0.079/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.511    0.129/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[6][5] /SI    1
@(R)->SCAN_CLK(R)	0.507    0.129/*         0.079/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.507    0.129/*         0.079/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.129/*         0.061/*         Data_Sync_dut/\SYNC_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.129/*         0.061/*         CLK_DIV_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.129/*         0.061/*         Reg_file_dut/\reg_file_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.521    0.130/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.130/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.511    0.130/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.130/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.130/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.510    0.130/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.130/*         0.061/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.130/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.130/*         0.061/*         Reg_file_dut/\reg_file_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.131/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.131/*         0.061/*         CLK_DIV_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.131/*         0.061/*         Reg_file_dut/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.131/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[12][5] /SI    1
@(R)->SCAN_CLK(R)	0.522    0.131/*         0.061/*         UART_RX_dut/srt_dut/strt_glitch_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.131/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.131/*         0.061/*         Reg_file_dut/\reg_file_reg[5][6] /SI    1
@(R)->SCAN_CLK(R)	0.522    0.131/*         0.061/*         UART_RX_dut/stp_dut/stp_err_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.132/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.511    0.132/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.132/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.132/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.132/*         0.061/*         Reg_file_dut/\reg_file_reg[10][2] /SI    1
@(R)->SCAN_CLK(R)	0.522    0.133/*         0.061/*         UART_RX_dut/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.510    0.133/*         0.085/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.506    0.133/*         0.089/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.133/*         0.061/*         Reg_file_dut/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.133/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.133/*         0.061/*         Reg_file_dut/\reg_file_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.134/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.134/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.134/*         0.061/*         Reg_file_dut/\reg_file_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.134/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.521    0.134/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.134/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.135/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.135/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.521    0.135/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.135/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.135/*         0.061/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.135/*         0.061/*         Reg_file_dut/\reg_file_reg[15][4] /SI    1
@(R)->SCAN_CLK(R)	0.523    0.136/*         0.061/*         UART_RX_dut/\current_state_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.136/*         0.055/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.136/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.136/*         0.061/*         Reg_file_dut/\reg_file_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.136/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.136/*         0.061/*         SYS_CTRL_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.136/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.137/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.137/*         0.061/*         Reg_file_dut/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.137/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.137/*         0.061/*         Reg_file_dut/\reg_file_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.137/*         0.062/*         UART_RX_dut/dut_sample/out_next_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.138/*         0.061/*         Reg_file_dut/\reg_file_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.138/*         0.061/*         Reg_file_dut/\reg_file_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.138/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.138/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.138/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.521    0.138/*         0.062/*         UART_RX_dut/deser_dut/\P_DATA_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.138/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.138/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.139/*         0.061/*         Reg_file_dut/\reg_file_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.139/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.139/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.139/*         0.061/*         Rst_Sync_D1_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.139/*         0.061/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.139/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.139/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.139/*         0.061/*         Reg_file_dut/\reg_file_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.139/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.139/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.139/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.139/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.139/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.140/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.140/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.140/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.140/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.140/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.141/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.141/*         0.061/*         Reg_file_dut/\reg_file_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.141/*         0.061/*         SYS_CTRL_dut/\current_state_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.141/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.141/*         0.061/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.141/*         0.063/*         UART_TX_dut/\Counter_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.141/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.141/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.141/*         0.061/*         Reg_file_dut/\reg_file_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.141/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.141/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.141/*         0.061/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.141/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.141/*         0.061/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /SI    1
@(R)->SCAN_CLK(R)	0.525    0.142/*         0.061/*         UART_RX_dut/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.142/*         0.061/*         Reg_file_dut/\reg_file_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.142/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.142/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.142/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.142/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.142/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.142/*         0.061/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.142/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.142/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.142/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.142/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.142/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.142/*         0.062/*         UART_TX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.142/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.142/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.143/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.531    0.143/*         0.062/*         Reg_file_dut/\reg_file_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.143/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.580    0.143/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.143/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.143/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.143/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.143/*         0.061/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.143/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.143/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /SI    1
@(R)->SCAN_CLK(R)	0.542    0.144/*         0.059/*         Reg_file_dut/\reg_file_reg[13][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.144/*         0.062/*         SYS_CTRL_dut/flag_1_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.144/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.144/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.144/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.144/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.144/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.145/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.145/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.521    0.145/*         0.063/*         UART_RX_dut/stp_dut/stp_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.527    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.145/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.145/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.145/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.524    0.145/*         0.061/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.146/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.146/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.146/*         0.051/*         Reg_file_dut/\reg_file_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.146/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.146/*         0.062/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.146/*         0.063/*         UART_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.146/*         0.062/*         CLK_DIV_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.147/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.147/*         0.057/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.147/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.147/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.147/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.147/*         0.062/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.147/*         0.062/*         CLK_DIV_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.148/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.148/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.148/*         0.062/*         Data_Sync_dut/\SYNC_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.148/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.148/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.148/*         0.062/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.148/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.148/*         0.051/*         Reg_file_dut/\reg_file_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.581    0.148/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.148/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.148/*         0.062/*         CLK_DIV_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.149/*         0.061/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.149/*         0.062/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.149/*         0.063/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.149/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.149/*         0.063/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.149/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.149/*         0.062/*         UART_RX_dut/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.579    0.149/*         0.062/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.150/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.584    0.150/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.528    0.150/*         0.062/*         Reg_file_dut/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.150/*         0.061/*         Data_Sync_dut/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /SI    1
@(R)->SCAN_CLK(R)	0.542    0.150/*         0.059/*         Reg_file_dut/\reg_file_reg[7][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.582    0.150/*         0.062/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.150/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /SI    1
@(R)->SCAN_CLK(R)	0.498    */0.150         */0.087         UART_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.151/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.151/*         0.047/*         Reg_file_dut/\reg_file_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.152/*         0.047/*         Reg_file_dut/\reg_file_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.585    0.152/*         0.062/*         CLK_DIV_TX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.519    0.152/*         0.066/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.152/*         0.046/*         Reg_file_dut/\reg_file_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.152/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.153/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /SI    1
@(R)->SCAN_CLK(R)	0.540    0.153/*         0.059/*         Reg_file_dut/\reg_file_reg[15][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.586    0.153/*         0.062/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.519    0.153/*         0.066/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.540    0.153/*         0.059/*         Reg_file_dut/\reg_file_reg[9][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.153/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /SI    1
@(R)->SCAN_CLK(R)	0.543    0.153/*         0.058/*         Reg_file_dut/\reg_file_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.153/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.587    0.154/*         0.062/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.154/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.526    0.155/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.155/*         0.063/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /SI    1
@(R)->SCAN_CLK(R)	0.544    0.156/*         0.058/*         Reg_file_dut/\reg_file_reg[12][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.156/*         0.052/*         Reg_file_dut/\reg_file_reg[1][1] /SI    1
@(R)->SCAN_CLK(R)	0.543    0.156/*         0.060/*         Reg_file_dut/\reg_file_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.156/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.157/*         0.062/*         SYS_CTRL_dut/\Counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.543    0.157/*         0.060/*         Reg_file_dut/\reg_file_reg[4][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.157/*         0.052/*         Reg_file_dut/\reg_file_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.515    */0.158         */0.085         pulse_gen_dut/out_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.158/*         0.063/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.158/*         0.063/*         SYS_CTRL_dut/\current_state_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.539    0.159/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.160/*         0.045/*         Reg_file_dut/\reg_file_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.161/*         0.052/*         Reg_file_dut/\reg_file_reg[1][3] /SI    1
@(R)->SCAN_CLK(R)	0.545    0.161/*         0.058/*         Reg_file_dut/\reg_file_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.161/*         0.060/*         Reg_file_dut/\reg_file_reg[5][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.533    0.162/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.162/*         0.048/*         Reg_file_dut/\reg_file_reg[1][0] /SI    1
@(R)->SCAN_CLK(R)	0.540    0.163/*         0.060/*         Reg_file_dut/\reg_file_reg[6][7] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.163/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.526    0.163/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.546    0.164/*         0.058/*         Reg_file_dut/\reg_file_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.164/*         0.058/*         Reg_file_dut/\reg_file_reg[14][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.510    0.164/*         0.086/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.545    0.164/*         0.058/*         Reg_file_dut/\reg_file_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.164/*         0.060/*         Reg_file_dut/\reg_file_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.165/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.165/*         0.048/*         Reg_file_dut/\reg_file_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.165/*         0.064/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.537    0.165/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.165/*         0.064/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /SI    1
@(R)->SCAN_CLK(R)	0.539    0.165/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.165/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.540    0.165/*         0.060/*         Reg_file_dut/\reg_file_reg[5][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.166/*         0.052/*         ALU_dut/\ALU_OUT_reg[8] /D    1
@(R)->SCAN_CLK(R)	0.539    0.166/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.166/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /RN    1
@(R)->SCAN_CLK(R)	0.508    */0.167         */0.082         Data_Sync_dut/pulse_gen_reg/D    1
@(R)->SCAN_CLK(R)	0.535    0.167/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.167/*         0.057/*         Reg_file_dut/\reg_file_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.167/*         0.060/*         Reg_file_dut/\reg_file_reg[7][0] /RN    1
@(R)->SCAN_CLK(R)	0.544    0.167/*         0.060/*         Reg_file_dut/\reg_file_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.168/*         0.057/*         Reg_file_dut/\reg_file_reg[15][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.169/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.541    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[7][2] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.169/*         0.057/*         Reg_file_dut/\reg_file_reg[7][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.517    0.169/*         0.068/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.539    0.169/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.169/*         0.060/*         Reg_file_dut/\reg_file_reg[5][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.169/*         0.053/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.541    0.170/*         0.060/*         Reg_file_dut/\reg_file_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.170/*         0.060/*         Reg_file_dut/\reg_file_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.170/*         0.060/*         Reg_file_dut/\reg_file_reg[7][4] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.170/*         0.060/*         Reg_file_dut/\reg_file_reg[6][5] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.170/*         0.060/*         Reg_file_dut/\reg_file_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.170/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.171/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.171/*         0.052/*         ALU_dut/\ALU_OUT_reg[12] /D    1
@(R)->SCAN_CLK(R)	0.547    0.171/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[3] /D    1
@(R)->SCAN_CLK(R)	0.546    0.171/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.171/*         0.048/*         Reg_file_dut/\reg_file_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.172/*         0.052/*         ALU_dut/\ALU_OUT_reg[9] /D    1
@(R)->SCAN_CLK(R)	0.546    0.172/*         0.057/*         Reg_file_dut/\reg_file_reg[15][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.172/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.546    0.172/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.173/*         0.057/*         Reg_file_dut/\reg_file_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.173/*         0.057/*         Reg_file_dut/\reg_file_reg[13][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.173/*         0.052/*         ALU_dut/\ALU_OUT_reg[14] /D    1
@(R)->SCAN_CLK(R)	0.548    0.173/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.174/*         0.052/*         ALU_dut/\ALU_OUT_reg[10] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.174/*         0.052/*         ALU_dut/\ALU_OUT_reg[15] /D    1
@(R)->SCAN_CLK(R)	0.538    0.175/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.175/*         0.057/*         Reg_file_dut/\reg_file_reg[12][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.175/*         0.052/*         ALU_dut/\ALU_OUT_reg[13] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.175/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.175/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.547    0.175/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.175/*         0.052/*         ALU_dut/\ALU_OUT_reg[11] /D    1
@(R)->SCAN_CLK(R)	0.538    0.175/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.175/*         0.061/*         Data_Sync_dut/pulse_gen_reg/RN    1
@(R)->SCAN_CLK(R)	0.538    0.177/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.177/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.530    0.177/*         0.061/*         SYS_CTRL_dut/\Counter_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.177/*         0.069/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /SI    1
@(R)->SCAN_CLK(R)	0.530    0.177/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.177/*         0.061/*         Data_Sync_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	0.530    0.177/*         0.061/*         Data_Sync_dut/\FF_Stage_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.177/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.539    0.177/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[9][2] /D    1
@(R)->SCAN_CLK(R)	0.539    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[8][7] /D    1
@(R)->SCAN_CLK(R)	0.548    0.178/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.539    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[11][6] /D    1
@(R)->SCAN_CLK(R)	0.537    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[13][4] /D    1
@(R)->SCAN_CLK(R)	0.539    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[12][3] /D    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.178/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.178/*         0.052/*         Reg_file_dut/\reg_file_reg[13][6] /D    1
@(R)->SCAN_CLK(R)	0.537    0.178/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.179/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.179/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.179/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.179/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[8][6] /D    1
@(R)->SCAN_CLK(R)	0.530    0.179/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.179/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.179/*         0.052/*         Reg_file_dut/\reg_file_reg[8][2] /D    1
@(R)->SCAN_CLK(R)	0.530    0.179/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.180/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.529    0.180/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[1][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.180/*         0.052/*         SYS_CTRL_dut/\Addr_next_reg[6] /D    1
@(R)->SCAN_CLK(R)	0.529    0.180/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[14][3] /D    1
@(R)->SCAN_CLK(R)	0.529    0.180/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.180/*         0.052/*         Reg_file_dut/\reg_file_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[6][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.181/*         0.052/*         Reg_file_dut/\RdData_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.181/*         0.053/*         Reg_file_dut/\reg_file_reg[15][0] /D    1
@(R)->SCAN_CLK(R)	0.529    0.181/*         0.061/*         ASYNC_FIFO_dut/sync_r2w/\FF_Stage_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.181/*         0.052/*         Reg_file_dut/\RdData_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.526    0.181/*         0.065/*         Data_Sync_dut/pulse_gen_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.181/*         0.052/*         Reg_file_dut/\RdData_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.181/*         0.052/*         Reg_file_dut/\reg_file_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[9][4] /D    1
@(R)->SCAN_CLK(R)	0.528    0.182/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.544    0.182/*         0.057/*         Reg_file_dut/\reg_file_reg[8][0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[7][2] /D    1
@(R)->SCAN_CLK(R)	0.542    0.182/*         0.057/*         Reg_file_dut/\reg_file_reg[12][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[4][4] /D    1
@(R)->SCAN_CLK(R)	0.528    0.182/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.182/*         0.053/*         Reg_file_dut/\reg_file_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.182/*         0.052/*         Reg_file_dut/\reg_file_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.183/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[14][6] /D    1
@(R)->SCAN_CLK(R)	0.527    0.183/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[12][5] /D    1
@(R)->SCAN_CLK(R)	0.548    0.183/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.183/*         0.052/*         Reg_file_dut/\reg_file_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[5][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.184/*         0.051/*         UART_TX_dut/\Counter_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.547    0.184/*         0.052/*         Data_Sync_dut/\SYNC_bus_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[9][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.053/*         Reg_file_dut/\reg_file_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.184/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.184/*         0.052/*         Reg_file_dut/\reg_file_reg[4][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.185/*         0.052/*         Reg_file_dut/\RdData_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.185/*         0.053/*         Reg_file_dut/\reg_file_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.185/*         0.053/*         Reg_file_dut/\reg_file_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.185/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.185/*         0.052/*         Reg_file_dut/\reg_file_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.186/*         0.052/*         Reg_file_dut/\RdData_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.186/*         0.053/*         Reg_file_dut/\reg_file_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.186/*         0.053/*         Reg_file_dut/\reg_file_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.186/*         0.052/*         Reg_file_dut/\reg_file_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.532    0.186/*         0.066/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.187/*         0.053/*         Reg_file_dut/\reg_file_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.187/*         0.053/*         Reg_file_dut/\reg_file_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.187/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.187/*         0.052/*         Reg_file_dut/\reg_file_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.187/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.188/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.188/*         0.052/*         Reg_file_dut/\reg_file_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.188/*         0.053/*         SYS_CTRL_dut/\Addr_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.188/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.189/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[9] /D    1
@(R)->SCAN_CLK(R)	0.541    0.189/*         0.057/*         Reg_file_dut/\reg_file_reg[8][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.189/*         0.053/*         Reg_file_dut/\reg_file_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.189/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.189/*         0.052/*         Reg_file_dut/\reg_file_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.189/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.189/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.190/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.190/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.190/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /D    1
@(R)->SCAN_CLK(R)	0.541    0.190/*         0.057/*         Reg_file_dut/\reg_file_reg[11][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.190/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.190/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.190/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.190/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.190/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.190/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.191/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.191/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.191/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.191/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.191/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.191/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.191/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.191/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.191/*         0.053/*         Reg_file_dut/\reg_file_reg[6][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.517    */0.192         */0.083         SYS_CTRL_dut/\Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.192/*         0.052/*         Reg_file_dut/\RdData_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.192/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.192/*         0.052/*         Reg_file_dut/\reg_file_reg[7][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.192/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.591    0.192/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.192/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.192/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.192/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.534    0.193/*         0.065/*         Reg_file_dut/\reg_file_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.193/*         0.052/*         Reg_file_dut/\RdData_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.542    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.193/*         0.053/*         Reg_file_dut/\reg_file_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.193/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.193/*         0.053/*         Reg_file_dut/\reg_file_reg[7][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.193/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.193/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.194/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.194/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.194/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.548    0.194/*         0.053/*         Reg_file_dut/\reg_file_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /D    1
@(R)->SCAN_CLK(R)	0.541    0.194/*         0.057/*         Reg_file_dut/\reg_file_reg[11][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.194/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.194/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.194/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.195/*         0.062/*         Data_Sync_dut/enable_pulse_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.195/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.195/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.195/*         0.053/*         SYS_CTRL_dut/\Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.195/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.195/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.195/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.195/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.195/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.196/*         0.052/*         Reg_file_dut/\reg_file_reg[11][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.196/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[5][4] /D    1
@(R)->SCAN_CLK(R)	0.541    0.196/*         0.057/*         Reg_file_dut/\reg_file_reg[9][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.196/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.196/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.196/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.196/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.197/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.197/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.197/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[6][5] /D    1
@(R)->SCAN_CLK(R)	0.541    0.198/*         0.057/*         Reg_file_dut/\reg_file_reg[10][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.198/*         0.034/*         Reg_file_dut/\reg_file_reg[1][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.198/*         0.052/*         ALU_dut/OUT_VALID_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.198/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.198/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.199/*         0.034/*         Reg_file_dut/\reg_file_reg[1][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][6] /D    1
@(R)->SCAN_CLK(R)	0.543    0.199/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.199/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.199/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.199/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.550    0.199/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /D    1
@(R)->SCAN_CLK(R)	0.542    0.199/*         0.057/*         Reg_file_dut/\reg_file_reg[0][1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.199/*         0.066/*         Reg_file_dut/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.200/*         0.034/*         Reg_file_dut/\reg_file_reg[1][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.200/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.200/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.200/*         0.056/*         ALU_dut/\ALU_OUT_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.200/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.592    0.200/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.200/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.201/*         0.062/*         SYS_CTRL_dut/\Addr_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.201/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.201/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.201/*         0.052/*         Reg_file_dut/\RdData_reg[7] /D    1
@(R)->SCAN_CLK(R)	0.542    0.201/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.201/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.551    0.202/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.529    0.202/*         0.062/*         Data_Sync_dut/\FF_Stage_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.202/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.543    0.202/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.542    0.202/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.552    0.203/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][7] /D    1
@(R)->SCAN_CLK(R)	0.543    0.203/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.203/*         0.052/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.543    0.203/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /D    1
@(R)->SCAN_CLK(R)	0.543    0.203/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.203/*         0.057/*         Reg_file_dut/\reg_file_reg[10][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.597    0.203/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.541    0.203/*         0.057/*         Reg_file_dut/\reg_file_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.204/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.543    0.204/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.204/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.543    0.204/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.204/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /D    1
@(R)->SCAN_CLK(R)	0.536    0.204/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.204/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.204/*         0.057/*         Reg_file_dut/\reg_file_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.543    0.204/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.544    0.204/*         0.057/*         SYS_CTRL_dut/\Counter_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.588    0.204/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[0] /D    1
@(R)->SCAN_CLK(R)	0.544    0.204/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.204/*         0.057/*         Reg_file_dut/\reg_file_reg[8][3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.204/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][7] /D    1
@(R)->SCAN_CLK(R)	0.543    0.205/*         0.057/*         Data_Sync_dut/\SYNC_bus_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.205/*         0.057/*         SYS_CTRL_dut/\Addr_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.205/*         0.057/*         Reg_file_dut/\reg_file_reg[8][2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.205/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /D    1
@(R)->SCAN_CLK(R)	0.535    0.205/*         0.057/*         Reg_file_dut/\RdData_reg[7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.205/*         0.039/*         Reg_file_dut/\reg_file_reg[0][6] /D    1
@(R)->SCAN_CLK(R)	0.535    0.206/*         0.057/*         Reg_file_dut/\RdData_reg[4] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.207/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.207/*         0.054/*         ALU_dut/\ALU_OUT_reg[2] /D    1
@(R)->SCAN_CLK(R)	0.534    0.207/*         0.057/*         Reg_file_dut/\RdData_reg[3] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.211/*         0.052/*         CLK_DIV_TX_dut/\Counter_2_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    0.212/*         0.034/*         Reg_file_dut/\reg_file_reg[1][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.212/*         0.039/*         Reg_file_dut/\reg_file_reg[0][3] /D    1
@(R)->SCAN_CLK(R)	0.535    0.213/*         0.057/*         SYS_CTRL_dut/flag_1_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.213/*         0.052/*         ALU_dut/\ALU_OUT_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.213/*         0.034/*         Reg_file_dut/\reg_file_reg[1][2] /D    1
@(R)->SCAN_CLK(R)	0.534    0.213/*         0.057/*         Data_Sync_dut/enable_pulse_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.518    0.213/*         0.067/*         UART_RX_dut/edge_bit_dut/\Edge_Counter_reg[0] /SI    1
@(R)->SCAN_CLK(R)	0.534    0.214/*         0.057/*         Data_Sync_dut/\FF_Stage_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.513    */0.214         */0.087         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.214/*         0.053/*         SYS_CTRL_dut/flag_1_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.566    0.214/*         0.034/*         Reg_file_dut/\reg_file_reg[1][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.562    0.215/*         0.039/*         Reg_file_dut/\reg_file_reg[0][4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.216/*         0.053/*         ALU_dut/\ALU_OUT_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.563    0.217/*         0.039/*         Reg_file_dut/\reg_file_reg[0][5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.217/*         0.062/*         pulse_gen_dut/Q_in_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.537    0.218/*         0.056/*         SYS_CTRL_dut/\Addr_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.508    */0.219         */0.084         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.554    0.219/*         0.039/*         Reg_file_dut/\reg_file_reg[1][6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.219/*         0.061/*         UART_TX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.220/*         0.052/*         SYS_CTRL_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.559    0.220/*         0.039/*         Reg_file_dut/\reg_file_reg[0][7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.220/*         0.056/*         pulse_gen_dut/Q_in_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.220/*         0.062/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.220/*         0.056/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.221/*         0.061/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.514    */0.221         */0.086         UART_TX_dut/\Counter_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.222/*         0.053/*         SYS_CTRL_dut/\current_state_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.222/*         0.061/*         UART_TX_dut/\Counter_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.224/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.224/*         0.053/*         ALU_dut/\ALU_OUT_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.541    0.224/*         0.052/*         ALU_dut/\ALU_OUT_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.594    0.226/*         0.052/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.590    0.226/*         0.052/*         CLK_DIV_TX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.549    0.226/*         0.052/*         UART_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.227/*         0.053/*         ALU_dut/\ALU_OUT_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.227/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.596    0.228/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.229/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.229/*         0.061/*         UART_RX_dut/\out_next_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.231/*         0.052/*         CLK_DIV_TX_dut/\Counter_4_reg[9] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.232/*         0.052/*         CLK_DIV_RX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.232/*         0.062/*         SYS_CTRL_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.233/*         0.054/*         ALU_dut/\ALU_OUT_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.235/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.595    0.235/*         0.052/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.235/*         0.063/*         UART_RX_dut/edge_bit_dut/\Bit_Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.599    0.239/*         0.052/*         CLK_DIV_TX_dut/\Counter_1_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.598    0.241/*         0.053/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /D    1
@(R)->SCAN_CLK(R)	0.468    */0.241         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.589    0.242/*         0.053/*         CLK_DIV_TX_dut/\Counter_3_reg[8] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.553    0.242/*         0.039/*         Reg_file_dut/\reg_file_reg[1][7] /D    1
@(R)->SCAN_CLK(R)	0.467    */0.243         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /E    1
@(R)->SCAN_CLK(R)	0.467    */0.244         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.525    0.244/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /SI    1
@(R)->SCAN_CLK(R)	0.467    */0.244         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.244/*         0.067/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /SI    1
@(R)->SCAN_CLK(R)	0.467    */0.245         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /E    1
@(R)->SCAN_CLK(R)	0.467    */0.245         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /E    1
@(R)->SCAN_CLK(R)	0.467    */0.245         */0.128         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.522    0.245/*         0.064/*         UART_RX_dut/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.248/*         0.053/*         SYS_CTRL_dut/\current_state_reg[1] /D    1
@(R)->SCAN_CLK(R)	0.464    */0.249         */0.131         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /E    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.249/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.546    0.254/*         0.053/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.254/*         0.053/*         CLK_DIV_RX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.255/*         0.061/*         UART_TX_dut/\Counter_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.515    */0.255         */0.086         UART_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.257/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.258/*         0.052/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.259/*         0.053/*         SYS_CTRL_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.593    0.262/*         0.053/*         CLK_DIV_TX_dut/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.467    */0.265         */0.117         UART_RX_dut/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.536    0.267/*         0.052/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.513    */0.269         */0.087         UART_TX_dut/\Counter_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.523    0.274/*         0.061/*         UART_RX_dut/deser_dut/\P_DATA_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.515    */0.275         */0.085         UART_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.565    */0.276         */0.085         CLK_DIV_RX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    */0.279         */0.083         CLK_DIV_TX_dut/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.286/*         0.062/*         Reg_file_dut/\reg_file_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.287/*         0.061/*         Reg_file_dut/\reg_file_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.564    */0.304         */0.083         CLK_DIV_TX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.561    */0.308         */0.084         CLK_DIV_RX_dut/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.544    0.310/*         0.052/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.560    0.310/*         0.041/*         Reg_file_dut/\reg_file_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.313         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.313/*         0.053/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.540    0.315/*         0.052/*         Reg_file_dut/\reg_file_reg[0][0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.316         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.317         */0.132         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.318         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.319         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.463    */0.319         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.462    */0.320         */0.133         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.325/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.334/*         0.062/*         SYS_CTRL_dut/\Addr_next_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.535    0.336/*         0.054/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.337/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.539    0.337/*         0.054/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.458    */0.341         */0.137         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\read_next_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.545    0.343/*         0.053/*         Reg_file_dut/\reg_file_reg[0][1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.344/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	0.360    */0.349         */-0.040        CLK_GATE_dut/ICG_DUT/E    1
@(R)->SCAN_CLK(R)	0.674    0.351/*         -0.076/*        Reg_file_dut/\reg_file_reg[0][7] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.538    0.352/*         0.055/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /D    1
@(R)->SCAN_CLK(R)	0.677    0.354/*         -0.076/*        Reg_file_dut/\reg_file_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.355/*         -0.076/*        Reg_file_dut/\reg_file_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.677    0.355/*         -0.076/*        Reg_file_dut/\reg_file_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.355/*         -0.075/*        Reg_file_dut/\reg_file_reg[1][7] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.359/*         -0.068/*        Reg_file_dut/\reg_file_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.667    0.359/*         -0.068/*        Reg_file_dut/\reg_file_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.359/*         -0.068/*        Reg_file_dut/\reg_file_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.669    0.359/*         -0.068/*        Reg_file_dut/\reg_file_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.360/*         -0.068/*        Reg_file_dut/\reg_file_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.668    0.360/*         -0.075/*        Reg_file_dut/\reg_file_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.660    0.365/*         -0.067/*        Reg_file_dut/\reg_file_reg[1][5] /RN    1
@(R)->SCAN_CLK(R)	0.666    0.369/*         -0.073/*        ALU_dut/\ALU_OUT_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.371/*         -0.073/*        ALU_dut/\ALU_OUT_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.665    0.371/*         -0.073/*        ALU_dut/\ALU_OUT_reg[0] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.530    0.381/*         0.062/*         SYS_CTRL_dut/\Addr_next_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	0.547    0.386/*         0.053/*         Reg_file_dut/\reg_file_reg[0][2] /D    1
@(R)->SCAN_CLK(R)	0.591    0.404/*         0.060/*         CLK_DIV_RX_dut/\Counter_4_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.408/*         0.060/*         CLK_DIV_RX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.409/*         0.060/*         CLK_DIV_RX_dut/\Counter_4_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.590    0.409/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.409/*         0.060/*         CLK_DIV_TX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.414/*         0.060/*         CLK_DIV_RX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.415/*         0.060/*         CLK_DIV_RX_dut/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	0.502    */0.417         */0.089         Reg_file_dut/RdData_Valid_reg/D    1
@(R)->SCAN_CLK(R)	0.589    0.417/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.418/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.424/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.424/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.434/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.434/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.434/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.435/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.436/*         0.060/*         CLK_DIV_TX_dut/\Counter_2_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.436/*         0.060/*         CLK_DIV_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.436/*         0.060/*         CLK_DIV_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.437/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.437/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.438/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.586    0.438/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.585    0.438/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.446/*         0.062/*         SYS_CTRL_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.447/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.526    0.456/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.587    0.457/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.458/*         0.060/*         CLK_DIV_RX_dut/\Counter_1_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.525    0.458/*         0.062/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.460/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.588    0.460/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.460/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.461/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.461/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.461/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.589    0.461/*         0.060/*         CLK_DIV_RX_dut/\Counter_2_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.527    0.462/*         0.062/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.466/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][6] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.467/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][5] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.467/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][5] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.467/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][3] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.469/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][7] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.470/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][7] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.470/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][6] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.470/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][6] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.470/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][1] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][1] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.471/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][1] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.472/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][4] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.473/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][3] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.473/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.474/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.474/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.474/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.474/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][2] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.474/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][0] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.476/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.476/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[2][2] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.476/*         0.061/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\gray_Wptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.478/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][3] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.478/*         0.063/*         ALU_dut/\ALU_OUT_reg[14] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.478/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][2] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.478/*         0.063/*         ALU_dut/\ALU_OUT_reg[15] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.478/*         0.063/*         ALU_dut/\ALU_OUT_reg[12] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.478/*         0.063/*         ALU_dut/\ALU_OUT_reg[11] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.478/*         0.063/*         ALU_dut/\ALU_OUT_reg[13] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.478/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.479/*         0.063/*         ALU_dut/\ALU_OUT_reg[10] /RN    1
@(R)->SCAN_CLK(R)	0.535    0.479/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][1] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.479/*         0.063/*         ALU_dut/\ALU_OUT_reg[9] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.479/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.534    0.479/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][2] /RN    1
@(R)->SCAN_CLK(R)	0.534    0.480/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][2] /RN    1
@(R)->SCAN_CLK(R)	0.534    0.480/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][1] /RN    1
@(R)->SCAN_CLK(R)	0.534    0.480/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][1] /RN    1
@(R)->SCAN_CLK(R)	0.534    0.480/*         0.061/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][2] /RN    1
@(R)->SCAN_CLK(R)	0.521    0.484/*         0.069/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.484/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.484/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][4] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.485/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][3] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.485/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][0] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.485/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.485/*         0.060/*         Reg_file_dut/\reg_file_reg[4][0] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.487/*         0.060/*         Reg_file_dut/\reg_file_reg[6][1] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.487/*         0.060/*         Reg_file_dut/\reg_file_reg[6][2] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.488/*         0.060/*         Reg_file_dut/\reg_file_reg[4][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.489/*         0.060/*         Reg_file_dut/\reg_file_reg[5][1] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.489/*         0.060/*         Reg_file_dut/\reg_file_reg[4][1] /RN    1
@(R)->SCAN_CLK(R)	0.542    0.489/*         0.060/*         Reg_file_dut/\reg_file_reg[4][3] /RN    1
@(R)->SCAN_CLK(R)	0.541    0.489/*         0.060/*         Reg_file_dut/\reg_file_reg[6][3] /RN    1
@(R)->SCAN_CLK(R)	0.542    0.490/*         0.060/*         Reg_file_dut/\reg_file_reg[5][3] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.491/*         0.060/*         Reg_file_dut/\reg_file_reg[5][2] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.491/*         0.060/*         Reg_file_dut/\reg_file_reg[4][2] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.491/*         0.060/*         Reg_file_dut/\reg_file_reg[0][2] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][1] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.494/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.495/*         0.059/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][6] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.495/*         0.062/*         ASYNC_FIFO_dut/sync_w2r/\FF_Stage_reg[1][2] /RN    1
@(R)->SCAN_CLK(R)	0.536    0.495/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\gray_Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.498/*         0.060/*         Reg_file_dut/\reg_file_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.499/*         0.060/*         Reg_file_dut/\RdData_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.500/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][5] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.500/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.501/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.503/*         0.060/*         Reg_file_dut/\RdData_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.503/*         0.062/*         ALU_dut/\ALU_OUT_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.503/*         0.062/*         ALU_dut/\ALU_OUT_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.504/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.537    0.504/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.504/*         0.060/*         Reg_file_dut/RdData_Valid_reg/RN    1
@(R)->SCAN_CLK(R)	0.530    0.504/*         0.060/*         Reg_file_dut/\RdData_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.505/*         0.062/*         ASYNC_FIFO_dut/fifo_rdptr_empty_dut/\Rptr_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.506/*         0.062/*         ALU_dut/\ALU_OUT_reg[8] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.506/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][5] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.506/*         0.060/*         Reg_file_dut/\RdData_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.528    0.506/*         0.060/*         Reg_file_dut/\RdData_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.507/*         0.062/*         ALU_dut/\ALU_OUT_reg[5] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.507/*         0.062/*         ALU_dut/\ALU_OUT_reg[6] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.508/*         0.062/*         UART_TX_dut/\Counter_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.508/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[4] /RN    1
@(R)->SCAN_CLK(R)	0.530    0.508/*         0.062/*         ALU_dut/\ALU_OUT_reg[7] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.509/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.531    0.509/*         0.062/*         ALU_dut/OUT_VALID_reg/RN    1
@(R)->SCAN_CLK(R)	0.533    0.510/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.510/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[7][5] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.510/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][5] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.511/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][5] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.511/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][4] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.511/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][0] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.511/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][4] /RN    1
@(R)->SCAN_CLK(R)	0.546    0.511/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][4] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.511/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.512/*         0.062/*         pulse_gen_dut/Q_in_reg/RN    1
@(R)->SCAN_CLK(R)	0.539    0.512/*         0.062/*         UART_TX_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.513/*         0.062/*         pulse_gen_dut/out_reg/RN    1
@(R)->SCAN_CLK(R)	0.539    0.513/*         0.062/*         UART_TX_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.513/*         0.062/*         UART_TX_dut/\Counter_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.513/*         0.062/*         UART_TX_dut/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	0.538    0.513/*         0.062/*         UART_TX_dut/\Counter_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.533    0.513/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][1] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][1] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][3] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][3] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][2] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.514/*         0.060/*         SYS_CTRL_dut/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][2] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][3] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.514/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][2] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.514/*         0.060/*         SYS_CTRL_dut/\current_state_reg[3] /RN    1
@(R)->SCAN_CLK(R)	0.532    0.515/*         0.060/*         SYS_CTRL_dut/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.515/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\out_next_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.515/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[3][4] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.516/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][4] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.516/*         0.058/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][3] /RN    1
@(R)->SCAN_CLK(R)	0.529    0.516/*         0.060/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[0][3] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.520/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][2] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.521/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][6] /RN    1
@(R)->SCAN_CLK(R)	0.525    0.521/*         0.068/*         ASYNC_FIFO_dut/fifo_wrptr_full_dut/\Wptr_reg[1] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.522/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][6] /RN    1
@(R)->SCAN_CLK(R)	0.545    0.522/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][6] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.525/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][7] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.527/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][7] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][1] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][1] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[12][0] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][1] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[13][0] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.529/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][0] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.530/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][0] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.531/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][6] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.531/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][7] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.531/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][6] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][6] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.532/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][7] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.534/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[14][7] /RN    1
@(R)->SCAN_CLK(R)	0.547    0.535/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[15][7] /RN    1
@(R)->SCAN_CLK(R)	0.548    0.535/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][0] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.544/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][0] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.545/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][6] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.545/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][5] /RN    1
@(R)->SCAN_CLK(R)	0.540    0.545/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][7] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.545/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][5] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.545/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][7] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.546/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][0] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[10][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][5] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][5] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][4] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[11][3] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[9][3] /RN    1
@(R)->SCAN_CLK(R)	0.539    0.548/*         0.057/*         ASYNC_FIFO_dut/FIFO_MEMORY_dut/\FIFO_MEM_reg[8][3] /RN    1
