0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/simple_AXI_withTB/simple_AXI_withTB.sim/sim_1/behav/glbl.v,1476033524,verilog,,,,glbl,,,,,,,,
A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/simple_AXI_withTB/simple_AXI_withTB.srcs/sim_1/new/simple_AXI_withTB_test.v,1596620379,verilog,,,,simple_AXI_withTB_test,,,,,,,,
A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/Verilog_PL_IP_Projects/simple_AXI_withTB/simple_AXI_withTB.srcs/sources_1/new/simple_AXI_withTB.v,1596620515,verilog,,,,simple_AXI_withTB,,,,,,,,
