INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:45:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.392ns  (required time - arrival time)
  Source:                 buffer30/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            load0/data_tehb/dataReg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.252ns (19.755%)  route 5.086ns (80.245%))
  Logic Levels:           15  (CARRY4=3 LUT4=5 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1658, unset)         0.508     0.508    buffer30/fifo/clk
    SLICE_X12Y149        FDRE                                         r  buffer30/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y149        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer30/fifo/Empty_reg/Q
                         net (fo=34, routed)          0.491     1.253    init0/control/Empty_34
    SLICE_X14Y151        LUT4 (Prop_lut4_I1_O)        0.043     1.296 f  init0/control/start_ready_INST_0_i_18/O
                         net (fo=64, routed)          0.454     1.749    init0/control/fullReg_reg_1
    SLICE_X13Y150        LUT5 (Prop_lut5_I2_O)        0.043     1.792 r  init0/control/transmitValue_i_3__4/O
                         net (fo=27, routed)          0.545     2.337    cmpi1/p_2_in
    SLICE_X13Y148        LUT6 (Prop_lut6_I4_O)        0.043     2.380 r  cmpi1/Memory[0][0]_i_24/O
                         net (fo=1, routed)           0.318     2.699    cmpi1/Memory[0][0]_i_24_n_0
    SLICE_X14Y148        LUT6 (Prop_lut6_I5_O)        0.043     2.742 r  cmpi1/Memory[0][0]_i_16/O
                         net (fo=1, routed)           0.000     2.742    cmpi1/Memory[0][0]_i_16_n_0
    SLICE_X14Y148        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     2.988 r  cmpi1/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.988    cmpi1/Memory_reg[0][0]_i_7_n_0
    SLICE_X14Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.038 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     3.038    cmpi1/Memory_reg[0][0]_i_3_n_0
    SLICE_X14Y150        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.145 r  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=12, routed)          0.450     3.595    buffer66/fifo/result[0]
    SLICE_X14Y159        LUT6 (Prop_lut6_I3_O)        0.122     3.717 r  buffer66/fifo/Head[2]_i_5__0/O
                         net (fo=2, routed)           0.213     3.930    buffer66/fifo/buffer66_outs
    SLICE_X15Y159        LUT6 (Prop_lut6_I5_O)        0.043     3.973 f  buffer66/fifo/hist_loadEn_INST_0_i_9/O
                         net (fo=3, routed)           0.311     4.284    mem_controller4/read_arbiter/data/transmitValue_reg_7
    SLICE_X15Y153        LUT4 (Prop_lut4_I1_O)        0.043     4.327 f  mem_controller4/read_arbiter/data/transmitValue_i_2__29/O
                         net (fo=4, routed)           0.316     4.643    fork11/control/generateBlocks[0].regblock/transmitValue_reg_16
    SLICE_X15Y154        LUT6 (Prop_lut6_I1_O)        0.043     4.686 r  fork11/control/generateBlocks[0].regblock/transmitValue_i_7__5/O
                         net (fo=2, routed)           0.502     5.188    fork11/control/generateBlocks[0].regblock/transmitValue_i_7__5_n_0
    SLICE_X11Y155        LUT4 (Prop_lut4_I0_O)        0.043     5.231 r  fork11/control/generateBlocks[0].regblock/transmitValue_i_2__16/O
                         net (fo=9, routed)           0.351     5.582    fork11/control/generateBlocks[0].regblock/transmitValue_reg_0
    SLICE_X10Y156        LUT4 (Prop_lut4_I0_O)        0.043     5.625 r  fork11/control/generateBlocks[0].regblock/fullReg_i_5__0/O
                         net (fo=2, routed)           0.270     5.896    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X9Y156         LUT4 (Prop_lut4_I3_O)        0.043     5.939 r  fork9/control/generateBlocks[1].regblock/fullReg_i_4__3/O
                         net (fo=6, routed)           0.487     6.426    fork9/control/generateBlocks[3].regblock/transmitValue_reg_9
    SLICE_X7Y147         LUT6 (Prop_lut6_I3_O)        0.043     6.469 r  fork9/control/generateBlocks[3].regblock/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.377     6.846    load0/data_tehb/dataReg_reg[31]_1[0]
    SLICE_X3Y152         FDRE                                         r  load0/data_tehb/dataReg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=1658, unset)         0.483     5.683    load0/data_tehb/clk
    SLICE_X3Y152         FDRE                                         r  load0/data_tehb/dataReg_reg[26]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X3Y152         FDRE (Setup_fdre_C_CE)      -0.194     5.453    load0/data_tehb/dataReg_reg[26]
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                 -1.392    




