[{"DBLP title": "Can't See the Forest for the Trees: State Restoration's Limitations in Post-silicon Trace Signal Selection.", "DBLP authors": ["Sai Ma", "Debjit Pal", "Rui Jiang", "Sandip Ray", "Shobha Vasudevan"], "year": 2015, "MAG papers": [{"PaperId": 2082830684, "PaperTitle": "can t see the forest for the trees state restoration s limitations in post silicon trace signal selection", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"intel": 1.0, "university of illinois at urbana champaign": 4.0}}], "source": "ES"}, {"DBLP title": "Yield Forecasting in Fab-to-Fab Production Migration Based on Bayesian Model Fusion.", "DBLP authors": ["Ali Ahmadi", "Haralampos-G. D. Stratigopoulos", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "year": 2015, "MAG papers": [{"PaperId": 2006598896, "PaperTitle": "yield forecasting in fab to fab production migration based on bayesian model fusion", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"texas instruments": 3.0, "university of paris": 1.0, "university of texas at dallas": 2.0}}], "source": "ES"}, {"DBLP title": "Reduced Overhead Error Compensation for Energy Efficient Machine Learning Kernels.", "DBLP authors": ["Sai Zhang", "Naresh R. Shanbhag"], "year": 2015, "MAG papers": [{"PaperId": 2005536355, "PaperTitle": "reduced overhead error compensation for energy efficient machine learning kernels", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "A Light-Weighted Software-Controlled Cache for PCM-based Main Memory Systems.", "DBLP authors": ["Hung-Sheng Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Hsiang-Pang Li"], "year": 2015, "MAG papers": [{"PaperId": 2020244191, "PaperTitle": "a light weighted software controlled cache for pcm based main memory systems", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 1.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Access Pattern Reshaping for eMMC-enabled SSDs.", "DBLP authors": ["Chien-Chung Ho", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2015, "MAG papers": [{"PaperId": 2027344533, "PaperTitle": "access pattern reshaping for emmc enabled ssds", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"center for information technology": 1.0, "national taiwan university": 1.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "STRAP: Stress-Aware Placement for Aging Mitigation in Runtime Reconfigurable Architectures.", "DBLP authors": ["Hongyan Zhang", "Michael A. Kochte", "Eric Schneider", "Lars Bauer", "Hans-Joachim Wunderlich", "J\u00f6rg Henkel"], "year": 2015, "MAG papers": [{"PaperId": 2066247576, "PaperTitle": "strap stress aware placement for aging mitigation in runtime reconfigurable architectures", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of stuttgart": 3.0, "karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Self-Aware Cyber-Physical Systems-on-Chip.", "DBLP authors": ["Nikil D. Dutt", "Axel Jantsch", "Santanu Sarma"], "year": 2015, "MAG papers": [{"PaperId": 2030022636, "PaperTitle": "self aware cyber physical systems on chip", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california irvine": 2.0, "vienna university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Fine-Grained Aging Prediction Based on the Monitoring of Run-Time Stress Using DfT Infrastructure.", "DBLP authors": ["Abhishek Koneru", "Arunkumar Vijayan", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2015, "MAG papers": [{"PaperId": 2012844187, "PaperTitle": "fine grained aging prediction based on the monitoring of run time stress using dft infrastructure", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"karlsruhe institute of technology": 2.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Self Learning Analog/Mixed-Signal/RF Systems: Dynamic Adaptation to Workload and Environmental Uncertainties.", "DBLP authors": ["Debashis Banerjee", "Shreyas Sen", "Abhijit Chatterjee"], "year": 2015, "MAG papers": [{"PaperId": 1976745793, "PaperTitle": "self learning analog mixed signal rf systems dynamic adaptation to workload and environmental uncertainties", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"georgia institute of technology": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Formal Methods for Emerging Technologies.", "DBLP authors": ["Robert Wille", "Rolf Drechsler"], "year": 2015, "MAG papers": [{"PaperId": 2038555306, "PaperTitle": "formal methods for emerging technologies", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of bremen": 1.0}}], "source": "ES"}, {"DBLP title": "Code Transformations Based on Speculative SDC Scheduling.", "DBLP authors": ["Marco Lattuada", "Fabrizio Ferrandi"], "year": 2015, "MAG papers": [{"PaperId": 2025429239, "PaperTitle": "code transformations based on speculative sdc scheduling", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "ElasticFlow: A Complexity-Effective Approach for Pipelining Irregular Loop Nests.", "DBLP authors": ["Mingxing Tan", "Gai Liu", "Ritchie Zhao", "Steve Dai", "Zhiru Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2060569848, "PaperTitle": "elasticflow a complexity effective approach for pipelining irregular loop nests", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"cornell university": 5.0}}], "source": "ES"}, {"DBLP title": "Communication Scheduling and Buslet Synthesis for Low-Interconnect HLS Designs.", "DBLP authors": ["Enzo Tartaglione", "Shantanu Dutt"], "year": 2015, "MAG papers": [{"PaperId": 1972298950, "PaperTitle": "communication scheduling and buslet synthesis for low interconnect hls designs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of illinois at chicago": 2.0}}], "source": "ES"}, {"DBLP title": "MeMin: SAT-based Exact Minimization of Incompletely Specified Mealy Machines.", "DBLP authors": ["Andreas Abel", "Jan Reineke"], "year": 2015, "MAG papers": [{"PaperId": 2090073529, "PaperTitle": "memin sat based exact minimization of incompletely specified mealy machines", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"saarland university": 2.0}}], "source": "ES"}, {"DBLP title": "Global Routing with Inherent Static Timing Constraints.", "DBLP authors": ["Stephan Held", "Dirk M\u00fcller", "Daniel Rotter", "Vera Traub", "Jens Vygen"], "year": 2015, "MAG papers": [{"PaperId": 2078749038, "PaperTitle": "global routing with inherent static timing constraints", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of bonn": 5.0}}], "source": "ES"}, {"DBLP title": "TILA: Timing-Driven Incremental Layer Assignment.", "DBLP authors": ["Bei Yu", "Derong Liu", "Salim Chowdhury", "David Z. Pan"], "year": 2015, "MAG papers": [{"PaperId": 2039267918, "PaperTitle": "tila timing driven incremental layer assignment", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of texas at austin": 2.0, "oracle corporation": 1.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "Accelerate FPGA Routing with Parallel Recursive Partitioning.", "DBLP authors": ["Minghua Shen", "Guojie Luo"], "year": 2015, "MAG papers": [{"PaperId": 2038935766, "PaperTitle": "accelerate fpga routing with parallel recursive partitioning", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"peking university": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis for Power-Aware Clock Spines.", "DBLP authors": ["Hyungjung Seo", "Juyeon Kim", "Minseok Kang", "Taewhan Kim"], "year": 2015, "MAG papers": [{"PaperId": 2088914741, "PaperTitle": "synthesis for power aware clock spines", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "A Novel Way to Authenticate Untrusted Integrated Circuits.", "DBLP authors": ["Wei Yan", "Fatemeh Tehranipoor", "John A. Chandy"], "year": 2015, "MAG papers": [{"PaperId": 2085829174, "PaperTitle": "a novel way to authenticate untrusted integrated circuits", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of connecticut": 3.0}}], "source": "ES"}, {"DBLP title": "RRAM Based Lightweight User Authentication.", "DBLP authors": ["Md Tanvir Arafin", "Gang Qu"], "year": 2015, "MAG papers": [{"PaperId": 2163691366, "PaperTitle": "rram based lightweight user authentication", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "EM-Based on-Chip Aging Sensor for Detection and Prevention of Counterfeit and Recycled ICs.", "DBLP authors": ["Kai He", "Xin Huang", "Sheldon X.-D. Tan"], "year": 2015, "MAG papers": [{"PaperId": 2091664166, "PaperTitle": "em based on chip aging sensor for detection and prevention of counterfeit and recycled ics", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "BoardPUF: Physical Unclonable Functions for Printed Circuit Board Authentication.", "DBLP authors": ["Lingxiao Wei", "Chaosheng Song", "Yannan Liu", "Jie Zhang", "Feng Yuan", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 2035703103, "PaperTitle": "boardpuf physical unclonable functions for printed circuit board authentication", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"the chinese university of hong kong": 6.0}}], "source": "ES"}, {"DBLP title": "Fine-Grain Power Management in Manycore Processor and System-on-Chip (SoC) Designs.", "DBLP authors": ["Vivek De"], "year": 2015, "MAG papers": [{"PaperId": 2050315555, "PaperTitle": "fine grain power management in manycore processor and system on chip soc designs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "The (Low) Power of Less Wiring: Enabling Energy Efficiency in Many-Core Platforms Through Wireless NoC.", "DBLP authors": ["Partha Pratim Pande", "Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Diana Marculescu", "Radu Marculescu"], "year": 2015, "MAG papers": [{"PaperId": 2072794875, "PaperTitle": "the low power of less wiring enabling energy efficiency in many core platforms through wireless noc", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"carnegie mellon university": 3.0, "washington state university": 3.0}}], "source": "ES"}, {"DBLP title": "Mathematical Models and Control Algorithms for Dynamic Optimization of Multicore Platforms: A Complex Dynamics Approach.", "DBLP authors": ["Paul Bogdan", "Yuankun Xue"], "year": 2015, "MAG papers": [{"PaperId": 2083551310, "PaperTitle": "mathematical models and control algorithms for dynamic optimization of multicore platforms a complex dynamics approach", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing Stochastic Circuits for Accuracy-Energy Tradeoffs.", "DBLP authors": ["Armin Alaghi", "Wei-Ting Jonas Chan", "John P. Hayes", "Andrew B. Kahng", "Jiajia Li"], "year": 2015, "MAG papers": [{"PaperId": 2015156619, "PaperTitle": "optimizing stochastic circuits for accuracy energy tradeoffs", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Analytically Modeling Power and Performance of a CNN System.", "DBLP authors": ["Indranil Palit", "Qiuwen Lou", "Nicholas Acampora", "Joseph Nahas", "Michael T. Niemier", "Xiaobo Sharon Hu"], "year": 2015, "MAG papers": [{"PaperId": 2034248562, "PaperTitle": "analytically modeling power and performance of a cnn system", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of notre dame": 6.0}}], "source": "ES"}, {"DBLP title": "Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning.", "DBLP authors": ["Pai-Yu Chen", "Binbin Lin", "I-Ting Wang", "Tuo-Hung Hou", "Jieping Ye", "Sarma B. K. Vrudhula", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"], "year": 2015, "MAG papers": [{"PaperId": 2049930603, "PaperTitle": "mitigating effects of non ideal synaptic device characteristics for on chip learning", "Year": 2015, "CitationCount": 90, "EstimatedCitation": 113, "Affiliations": {"national chiao tung university": 2.0, "arizona state university": 5.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Robust Communication with IoT Devices using Wearable Brain Machine Interfaces.", "DBLP authors": ["Md Muztoba", "Ujjwal Gupta", "Tanvir Mustofa", "\u00dcmit Y. Ogras"], "year": 2015, "MAG papers": [{"PaperId": 2026933245, "PaperTitle": "robust communication with iot devices using wearable brain machine interfaces", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"arizona state university": 4.0}}], "source": "ES"}, {"DBLP title": "Simulation-Guided Parameter Synthesis for Chance-Constrained Optimization of Control Systems.", "DBLP authors": ["Yan Zhang", "Sriram Sankaranarayanan", "Benjamin M. Gyori"], "year": 2015, "MAG papers": [{"PaperId": 2020998775, "PaperTitle": "simulation guided parameter synthesis for chance constrained optimization of control systems", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 1.0, "university of colorado boulder": 1.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "A Mixed Discrete-Continuous Optimization Scheme for Cyber-Physical System Architecture Exploration.", "DBLP authors": ["John B. Finn", "Pierluigi Nuzzo", "Alberto L. Sangiovanni-Vincentelli"], "year": 2015, "MAG papers": [{"PaperId": 1979259434, "PaperTitle": "a mixed discrete continuous optimization scheme for cyber physical system architecture exploration", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of california berkeley": 3.0}}], "source": "ES"}, {"DBLP title": "A User-Centric CPU-GPU Governing Framework for 3D Games on Mobile Devices.", "DBLP authors": ["Wei-Ming Chen", "Sheng-Wei Cheng", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2015, "MAG papers": [{"PaperId": 2009642350, "PaperTitle": "a user centric cpu gpu governing framework for 3d games on mobile devices", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"center for information technology": 2.0, "national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "SAT Solving using FPGA-based Heterogeneous Computing.", "DBLP authors": ["Jason Thong", "Nicola Nicolici"], "year": 2015, "MAG papers": [{"PaperId": 1975949393, "PaperTitle": "sat solving using fpga based heterogeneous computing", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous Hardware/Software Acceleration of the BWA-MEM DNA Alignment Algorithm.", "DBLP authors": ["Nauman Ahmed", "Vlad Mihai Sima", "Ernst Houtgast", "Koen Bertels", "Zaid Al-Ars"], "year": 2015, "MAG papers": [{"PaperId": 1995448823, "PaperTitle": "heterogeneous hardware software acceleration of the bwa mem dna alignment algorithm", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Evolving EDA Beyond its E-Roots: An Overview.", "DBLP authors": ["Andrew B. Kahng", "Farinaz Koushanfar"], "year": 2015, "MAG papers": [{"PaperId": 2010524625, "PaperTitle": "evolving eda beyond its e roots an overview", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"rice university": 1.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "DA Systemization of Knowledge: A Catalog of Prior Forward-Looking Initiatives.", "DBLP authors": ["Farinaz Koushanfar", "Azalia Mirhoseini", "Gang Qu", "Zhiru Zhang"], "year": 2015, "MAG papers": [{"PaperId": 2089138542, "PaperTitle": "da systemization of knowledge a catalog of prior forward looking initiatives", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rice university": 2.0, "university of maryland college park": 1.0, "cornell university": 1.0}}], "source": "ES"}, {"DBLP title": "Toward Metrics of Design Automation Research Impact.", "DBLP authors": ["Andrew B. Kahng", "Mulong Luo", "Gi-Joon Nam", "Siddhartha Nath", "David Z. Pan", "Gabriel Robins"], "year": 2015, "MAG papers": [{"PaperId": 2090070148, "PaperTitle": "toward metrics of design automation research impact", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california san diego": 3.0, "university of texas at austin": 1.0, "university of virginia": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "DA Vision 2015: From Here to Eternity.", "DBLP authors": ["Miodrag Potkonjak", "Deming Chen", "Priyank Kalla", "Steven P. Levitan"], "year": 2015, "MAG papers": [{"PaperId": 2002923458, "PaperTitle": "da vision 2015 from here to eternity", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pittsburgh": 1.0, "university of utah": 1.0, "university of california los angeles": 1.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Impact of Loop Transformations on Software Reliability.", "DBLP authors": ["Jason Cong", "Cody Hao Yu"], "year": 2015, "MAG papers": [{"PaperId": 2087858805, "PaperTitle": "impact of loop transformations on software reliability", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "Error-Tolerant Processors: Formal Specification and Verification.", "DBLP authors": ["Ameneh Golnari", "Yakir Vizel", "Sharad Malik"], "year": 2015, "MAG papers": [{"PaperId": 2095122672, "PaperTitle": "error tolerant processors formal specification and verification", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "FEMTO: Fast Error Analysis in Multipliers through Topological Traversal.", "DBLP authors": ["Deepashree Sengupta", "Sachin S. Sapatnekar"], "year": 2015, "MAG papers": [{"PaperId": 1979783780, "PaperTitle": "femto fast error analysis in multipliers through topological traversal", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "Pairwise Proximity-Based Features for Test Escape Screening.", "DBLP authors": ["Fan Lin", "Chun-Kai Hsu", "Alberto Giovanni Busetto", "Kwang-Ting Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2090302286, "PaperTitle": "pairwise proximity based features for test escape screening", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}, {"DBLP title": "Defect Clustering-Aware Spare-TSV Allocation for 3D ICs.", "DBLP authors": ["Shengcheng Wang", "Mehdi Baradaran Tahoori", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 1996092243, "PaperTitle": "defect clustering aware spare tsv allocation for 3d ics", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"karlsruhe institute of technology": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "Performance Evaluation of Software-based Error Detection Mechanisms for Localizing Electrical Timing Failures under Dynamic Supply Noise.", "DBLP authors": ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "year": 2015, "MAG papers": [{"PaperId": 2046998885, "PaperTitle": "performance evaluation of software based error detection mechanisms for localizing electrical timing failures under dynamic supply noise", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"osaka university": 3.0}}], "source": "ES"}, {"DBLP title": "High Level Synthesis of RDF Queries for Graph Analytics.", "DBLP authors": ["Vito Giovanni Castellana", "Marco Minutoli", "Alessandro Morari", "Antonino Tumeo", "Marco Lattuada", "Fabrizio Ferrandi"], "year": 2015, "MAG papers": [{"PaperId": 2050433819, "PaperTitle": "high level synthesis of rdf queries for graph analytics", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"pacific northwest national laboratory": 4.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "CAMs as Synchronizing Caches for Multithreaded Irregular Applications on FPGAs.", "DBLP authors": ["Skyler Windh", "Prerna Budhkar", "Walid A. Najjar"], "year": 2015, "MAG papers": [{"PaperId": 2008200961, "PaperTitle": "cams as synchronizing caches for multithreaded irregular applications on fpgas", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california riverside": 3.0}}], "source": "ES"}, {"DBLP title": "PUF-Based Authentication.", "DBLP authors": ["Wenjie Che", "Fareena Saqib", "Jim Plusquellic"], "year": 2015, "MAG papers": [{"PaperId": 2065784156, "PaperTitle": "puf based authentication", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 57, "Affiliations": {"university of new mexico": 2.0, "florida institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Security Policy Enforcement in Modern SoC Designs.", "DBLP authors": ["Sandip Ray", "Yier Jin"], "year": 2015, "MAG papers": [{"PaperId": 2020807844, "PaperTitle": "security policy enforcement in modern soc designs", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"intel": 1.0, "university of central florida": 1.0}}], "source": "ES"}, {"DBLP title": "Protecting Endpoint Devices in IoT Supply Chain.", "DBLP authors": ["Kun Yang", "Domenic Forte", "Mark Mohammad Tehranipoor"], "year": 2015, "MAG papers": [{"PaperId": 2089815207, "PaperTitle": "protecting endpoint devices in iot supply chain", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "A Polyhedral-based SystemC Modeling and Generation Framework for Effective Low-power Design Space Exploration.", "DBLP authors": ["Wei Zuo", "Warren Kemmerer", "Jong Bin Lim", "Louis-No\u00ebl Pouchet", "Andrey Ayupov", "Taemin Kim", "Kyungtae Han", "Deming Chen"], "year": 2015, "MAG papers": [{"PaperId": 2119904701, "PaperTitle": "a polyhedral based systemc modeling and generation framework for effective low power design space exploration", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"intel": 3.0, "university of illinois at urbana champaign": 4.0, "ohio state university": 1.0}}], "source": "ES"}, {"DBLP title": "Uncore RPD: Rapid Design Space Exploration of the Uncore via Regression Modeling.", "DBLP authors": ["Karthik Sangaiah", "Mark Hempstead", "Baris Taskin"], "year": 2015, "MAG papers": [{"PaperId": 2075144981, "PaperTitle": "uncore rpd rapid design space exploration of the uncore via regression modeling", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"drexel university": 3.0}}], "source": "ES"}, {"DBLP title": "Multi-Threaded Simics SystemC Virtual Platform.", "DBLP authors": ["Asad Khan", "Weiqiang Ma", "Chris Wolf", "Bengt Werner"], "year": 2015, "MAG papers": [{"PaperId": 1977746980, "PaperTitle": "multi threaded simics systemc virtual platform", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration.", "DBLP authors": ["Jason Cong", "Zhenman Fang", "Michael Gill", "Glenn Reinman"], "year": 2015, "MAG papers": [{"PaperId": 1970967350, "PaperTitle": "parade a cycle accurate full system simulation platform for accelerator rich architectural design and exploration", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"university of california los angeles": 4.0}}], "source": "ES"}, {"DBLP title": "Provably Good Max-Min-m-neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication.", "DBLP authors": ["Zhi-Wen Lin", "Shao-Yun Fang", "Yao-Wen Chang", "Wei-Cheng Rao", "Chieh-Hsiung Kuan"], "year": 2015, "MAG papers": [{"PaperId": 2004464961, "PaperTitle": "provably good max min m neighbor tsp based subfield scheduling for electron beam photomask fabrication", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"national taiwan university": 4.0, "national taiwan university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "Triple Patterning Aware Detailed Placement Toward Zero Cross-Row Middle-of-Line Conflict.", "DBLP authors": ["Yibo Lin", "Bei Yu", "Biying Xu", "David Z. Pan"], "year": 2015, "MAG papers": [{"PaperId": 2018183393, "PaperTitle": "triple patterning aware detailed placement toward zero cross row middle of line conflict", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"the chinese university of hong kong": 1.0, "university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Defect Probability of Directed Self-Assembly Lithography: Fast Identification and Post-Placement Optimization.", "DBLP authors": ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "year": 2015, "MAG papers": [{"PaperId": 2074303987, "PaperTitle": "defect probability of directed self assembly lithography fast identification and post placement optimization", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"kaist": 3.0}}], "source": "ES"}, {"DBLP title": "Simultaneous Guiding Template Optimization and Redundant Via Insertion for Directed Self-Assembly.", "DBLP authors": ["Shao-Yun Fang", "Yun-Xiang Hong", "Yi-Zhen Lu"], "year": 2015, "MAG papers": [{"PaperId": 2044403336, "PaperTitle": "simultaneous guiding template optimization and redundant via insertion for directed self assembly", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 1.0, "national taiwan university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "DRUM: A Dynamic Range Unbiased Multiplier for Approximate Applications.", "DBLP authors": ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "year": 2015, "MAG papers": [{"PaperId": 1999890536, "PaperTitle": "drum a dynamic range unbiased multiplier for approximate applications", "Year": 2015, "CitationCount": 128, "EstimatedCitation": 201, "Affiliations": {"brown university": 3.0}}], "source": "ES"}, {"DBLP title": "Fast Lagrangian Relaxation Based Gate Sizing using Multi-Threading.", "DBLP authors": ["Ankur Sharma", "David G. Chinnery", "Sarvesh Bhardwaj", "Chris C. N. Chu"], "year": 2015, "MAG papers": [{"PaperId": 1993828091, "PaperTitle": "fast lagrangian relaxation based gate sizing using multi threading", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"iowa state university": 2.0, "mentor graphics": 2.0}}], "source": "ES"}, {"DBLP title": "Asynchronous QDI Circuit Synthesis from Signal Transition Protocols.", "DBLP authors": ["Bo-Yuan Huang", "Yi-Hsiang Lai", "Jie-Hong Roland Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2083078546, "PaperTitle": "asynchronous qdi circuit synthesis from signal transition protocols", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "SPOCK: Static Performance Analysis and Deadlock Verification for Efficient Asynchronous Circuit Synthesis.", "DBLP authors": ["Chun-Hong Shih", "Yi-Hsiang Lai", "Jie-Hong Roland Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2052489845, "PaperTitle": "spock static performance analysis and deadlock verification for efficient asynchronous circuit synthesis", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "Learning Based Compact Thermal Modeling for Energy-Efficient Smart Building Management: (invited).", "DBLP authors": ["Hengyang Zhao", "Daniel Quach", "Shujuan Wang", "Hai Wang", "Hai-Bao Chen", "Xin Li", "Sheldon X.-D. Tan"], "year": 2015, "MAG papers": [{"PaperId": 2075501105, "PaperTitle": "learning based compact thermal modeling for energy efficient smart building management invited", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california riverside": 4.0, "university of electronic science and technology of china": 1.0, "carnegie mellon university": 1.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "From Robust Chip to Smart Building: CAD Algorithms and Methodologies for Uncertainty Analysis of Building Performance.", "DBLP authors": ["Xiaoming Chen", "Xin Li", "Sheldon X.-D. Tan"], "year": 2015, "MAG papers": [{"PaperId": 2063862757, "PaperTitle": "from robust chip to smart building cad algorithms and methodologies for uncertainty analysis of building performance", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"carnegie mellon university": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Security Analysis of Proactive Participation of Smart Buildings in Smart Grid.", "DBLP authors": ["Tianshu Wei", "Bowen Zheng", "Qi Zhu", "Shiyan Hu"], "year": 2015, "MAG papers": [{"PaperId": 1971885791, "PaperTitle": "security analysis of proactive participation of smart buildings in smart grid", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of california riverside": 3.0, "michigan technological university": 1.0}}], "source": "ES"}, {"DBLP title": "Buildings to Grid Integration: A Dynamic Contract Approach.", "DBLP authors": ["Mehdi Maasoumy", "Alberto L. Sangiovanni-Vincentelli"], "year": 2015, "MAG papers": [{"PaperId": 2137054804, "PaperTitle": "buildings to grid integration a dynamic contract approach", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "On Relaxing Page Program Disturbance over 3D MLC Flash Memory.", "DBLP authors": ["Yu-Ming Chang", "Yung-Chun Li", "Yuan-Hao Chang", "Tei-Wei Kuo", "Chih-Chang Hsieh", "Hsiang-Pang Li"], "year": 2015, "MAG papers": [{"PaperId": 2095018048, "PaperTitle": "on relaxing page program disturbance over 3d mlc flash memory", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 1.0}}], "source": "ES"}, {"DBLP title": "Variation-Aware Adaptive Tuning for Nanophotonic Interconnects.", "DBLP authors": ["Rui Wu", "Chin-Hui Chen", "Cheng Li", "Tsung-Ching Huang", "Fan Lan", "Chong Zhang", "Yun Pan", "John E. Bowers", "Raymond G. Beausoleil", "Kwang-Ting Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2077092900, "PaperTitle": "variation aware adaptive tuning for nanophotonic interconnects", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california santa barbara": 4.0, "hewlett packard": 4.0, "zhejiang university": 2.0}}], "source": "ES"}, {"DBLP title": "Threshold Logic Synthesis Based on Cut Pruning.", "DBLP authors": ["Augusto Neutzling", "Jody Maick Matos", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas", "Alan Mishchenko"], "year": 2015, "MAG papers": [{"PaperId": 1977171228, "PaperTitle": "threshold logic synthesis based on cut pruning", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"universidade federal do rio grande do sul": 4.0, "university of california berkeley": 1.0}}], "source": "ES"}, {"DBLP title": "TEI-Turbo: Temperature Effect Inversion-Aware Turbo Boost for FinFET-Based Multi-Core Systems.", "DBLP authors": ["Ermao Cai", "Diana Marculescu"], "year": 2015, "MAG papers": [{"PaperId": 2014868368, "PaperTitle": "tei turbo temperature effect inversion aware turbo boost for finfet based multi core systems", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Detailed-Routability-Driven Analytical Placement for Mixed-Size Designs with Technology and Region Constraints.", "DBLP authors": ["Chau-Chin Huang", "Hsin-Ying Lee", "Bo-Qiao Lin", "Sheng-Wei Yang", "Chin-Hao Chang", "Szu-To Chen", "Yao-Wen Chang"], "year": 2015, "MAG papers": [{"PaperId": 2004122330, "PaperTitle": "detailed routability driven analytical placement for mixed size designs with technology and region constraints", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 7.0}}], "source": "ES"}, {"DBLP title": "High Performance Global Placement and Legalization Accounting for Fence Regions.", "DBLP authors": ["Nima Karimpour Darav", "Andrew A. Kennings", "David T. Westwick", "Laleh Behjat"], "year": 2015, "MAG papers": [{"PaperId": 2090857935, "PaperTitle": "high performance global placement and legalization accounting for fence regions", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of calgary": 3.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "POLAR 3.0: An Ultrafast Global Placement Engine.", "DBLP authors": ["Tao Lin", "Chris C. N. Chu", "Gang Wu"], "year": 2015, "MAG papers": [{"PaperId": 2007936887, "PaperTitle": "polar 3 0 an ultrafast global placement engine", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"iowa state university": 3.0}}], "source": "ES"}, {"DBLP title": "Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.", "DBLP authors": ["Vinicius S. Livramento", "Chrystian Guth", "Renan Netto", "Jos\u00e9 Lu\u00eds Almada G\u00fcntzel", "Luiz C. V. dos Santos"], "year": 2015, "MAG papers": [{"PaperId": 2090208913, "PaperTitle": "exploiting non critical steiner tree branches for post placement timing optimization", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"universidade federal de santa catarina": 5.0}}], "source": "ES"}, {"DBLP title": "A Flexible Architecture for Systematic Implementation of SoC Security Policies.", "DBLP authors": ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "year": 2015, "MAG papers": [{"PaperId": 1977931506, "PaperTitle": "a flexible architecture for systematic implementation of soc security policies", "Year": 2015, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"intel": 1.0, "case western reserve university": 2.0}}], "source": "ES"}, {"DBLP title": "ConFirm: Detecting Firmware Modifications in Embedded Systems using Hardware Performance Counters.", "DBLP authors": ["Xueyang Wang", "Charalambos Konstantinou", "Michail Maniatakos", "Ramesh Karri"], "year": 2015, "MAG papers": [{"PaperId": 2007388836, "PaperTitle": "confirm detecting firmware modifications in embedded systems using hardware performance counters", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 74, "Affiliations": {"new york university": 3.0, "new york university abu dhabi": 1.0}}], "source": "ES"}, {"DBLP title": "Quantifying Timing-Based Information Flow in Cryptographic Hardware.", "DBLP authors": ["Baolei Mao", "Wei Hu", "Alric Althoff", "Janarbek Matai", "Jason Oberg", "Dejun Mu", "Timothy Sherwood", "Ryan Kastner"], "year": 2015, "MAG papers": [{"PaperId": 2012032234, "PaperTitle": "quantifying timing based information flow in cryptographic hardware", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of california san diego": 5.0, "northwestern polytechnical university": 2.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Detecting Hardware Trojans in Unspecified Functionality Using Mutation Testing.", "DBLP authors": ["Nicole Fern", "Kwang-Ting (Tim) Cheng"], "year": 2015, "MAG papers": [{"PaperId": 2067710868, "PaperTitle": "detecting hardware trojans in unspecified functionality using mutation testing", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "A Sample Reduction Technique by Aliasing Channel Response for Fast Equalizing Transceiver Design.", "DBLP authors": ["Sooeun Lee", "Gunbok Lee", "Jae-Yoon Sim", "Hong-June Park", "Wee Sang Park", "Byungsub Kim"], "year": 2015, "MAG papers": [{"PaperId": 2036347276, "PaperTitle": "a sample reduction technique by aliasing channel response for fast equalizing transceiver design", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 6.0}}, {"PaperId": 3082204880, "PaperTitle": "a sample reduction technique by aliasing channel response for fast equalizing transceiver design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Co-Learning Bayesian Model Fusion: Efficient Performance Modeling of Analog and Mixed-Signal Circuits Using Side Information.", "DBLP authors": ["Fa Wang", "Manzil Zaheer", "Xin Li", "Jean-Olivier Plouchart", "Alberto Valdes-Garcia"], "year": 2015, "MAG papers": [{"PaperId": 2053430356, "PaperTitle": "co learning bayesian model fusion efficient performance modeling of analog and mixed signal circuits using side information", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"carnegie mellon university": 3.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "STAVES: Speedy Tensor-Aided Volterra-Based Electronic Simulator.", "DBLP authors": ["Haotian Liu", "Xiaoyan Y. Z. Xiong", "Kim Batselier", "Lijun Jiang", "Luca Daniel", "Ngai Wong"], "year": 2015, "MAG papers": [{"PaperId": 1980327577, "PaperTitle": "staves speedy tensor aided volterra based electronic simulator", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of hong kong": 5.0, "massachusetts institute of technology": 1.0}}, {"PaperId": 2751560322, "PaperTitle": "staves speedy tensor aided volterra based electronic simulator", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Simulation of Noise in Neurons and Neuronal Circuits.", "DBLP authors": ["Deniz Kilin\u00e7", "Alper Demir"], "year": 2015, "MAG papers": [{"PaperId": 1972169767, "PaperTitle": "simulation of noise in neurons and neuronal circuits", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"koc university": 2.0}}], "source": "ES"}, {"DBLP title": "Acceleration of Nested Conditionals on CGRAs via Trigger Scheme.", "DBLP authors": ["Shouyi Yin", "Pengcheng Zhou", "Leibo Liu", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 1997512263, "PaperTitle": "acceleration of nested conditionals on cgras via trigger scheme", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"tsinghua university": 4.0}}], "source": "ES"}, {"DBLP title": "Smartphone Analysis and Optimization based on User Activity Recognition.", "DBLP authors": ["Yeseong Kim", "Francesco Paterna", "Sameer Tilak", "Tajana Simunic Rosing"], "year": 2015, "MAG papers": [{"PaperId": 1988050310, "PaperTitle": "smartphone analysis and optimization based on user activity recognition", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Perception-Aware Power Management for Mobile Games via Dynamic Resolution Scaling.", "DBLP authors": ["Arian Maghazeh", "Unmesh D. Bordoloi", "Mattias Villani", "Petru Eles", "Zebo Peng"], "year": 2015, "MAG papers": [{"PaperId": 2016138417, "PaperTitle": "perception aware power management for mobile games via dynamic resolution scaling", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"linkoping university": 5.0}}], "source": "ES"}, {"DBLP title": "A Unified Stochastic Model for Energy Management in Solar-Powered Embedded Systems.", "DBLP authors": ["Nga Dang", "Roberto Valentini", "Eli Bozorgzadeh", "Marco Levorato", "Nalini Venkatasubramanian"], "year": 2015, "MAG papers": [{"PaperId": 2025932354, "PaperTitle": "a unified stochastic model for energy management in solar powered embedded systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of california irvine": 5.0}}], "source": "ES"}, {"DBLP title": "Machine Learning-Based Energy Management in a Hybrid Electric Vehicle to Minimize Total Operating Cost.", "DBLP authors": ["Xue Lin", "Paul Bogdan", "Naehyuck Chang", "Massoud Pedram"], "year": 2015, "MAG papers": [{"PaperId": 2047200993, "PaperTitle": "machine learning based energy management in a hybrid electric vehicle to minimize total operating cost", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of southern california": 3.0, "kaist": 1.0}}], "source": "ES"}, {"DBLP title": "A Contract Design Approach for Colocation Data Center Demand Response.", "DBLP authors": ["Kishwar Ahmed", "Mohammad A. Islam", "Shaolei Ren"], "year": 2015, "MAG papers": [{"PaperId": 2035162697, "PaperTitle": "a contract design approach for colocation data center demand response", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"florida international university": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Design Methodologies, Models and Tools for Very-Large-Scale Integration of NEM Relay-Based Circuits.", "DBLP authors": ["Tian Qin", "Sunil Rana", "Dinesh Pamunuwa"], "year": 2015, "MAG papers": [{"PaperId": 1967986627, "PaperTitle": "design methodologies models and tools for very large scale integration of nem relay based circuits", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of bristol": 3.0}}], "source": "ES"}, {"DBLP title": "Full-chip Inter-die Parasitic Extraction in Face-to-Face-Bonded 3D ICs.", "DBLP authors": ["Yarui Peng", "Taigon Song", "Dusan Petranovic", "Sung Kyu Lim"], "year": 2015, "MAG papers": [{"PaperId": 2064862420, "PaperTitle": "full chip inter die parasitic extraction in face to face bonded 3d ics", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"georgia institute of technology": 3.0, "mentor graphics": 1.0}}], "source": "ES"}, {"DBLP title": "Power-Down Circuit Synthesis for Analog/Mixed-Signal.", "DBLP authors": ["Michael Zwerger", "Maximilian Neuner", "Helmut E. Graeb"], "year": 2015, "MAG papers": [{"PaperId": 1972904047, "PaperTitle": "power down circuit synthesis for analog mixed signal", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"technische universitat munchen": 3.0}}], "source": "ES"}, {"DBLP title": "Statistical Learning in Chip (SLIC).", "DBLP authors": ["Ronald D. Blanton", "Xin Li", "Ken Mai", "Diana Marculescu", "Radu Marculescu", "Jeyanandh Paramesh", "Jeff G. Schneider", "Donald E. Thomas"], "year": 2015, "MAG papers": [{"PaperId": 2069476942, "PaperTitle": "statistical learning in chip slic", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"carnegie mellon university": 8.0}}], "source": "ES"}, {"DBLP title": "Dynamic Machine Learning Based Matching of Nonvolatile Processor Microarchitecture to Harvested Energy Profile.", "DBLP authors": ["Kaisheng Ma", "Xueqing Li", "Yongpan Liu", "John Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2015, "MAG papers": [{"PaperId": 2040581399, "PaperTitle": "dynamic machine learning based matching of nonvolatile processor microarchitecture to harvested energy profile", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"pennsylvania state university": 4.0, "tsinghua university": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural Requirements for Energy Efficient Execution of Graph Analytics Applications.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "Steven M. Burns", "Ozcan Ozturk"], "year": 2015, "MAG papers": [{"PaperId": 2079086077, "PaperTitle": "architectural requirements for energy efficient execution of graph analytics applications", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"bilkent university": 2.0, "intel": 4.0}}], "source": "ES"}, {"DBLP title": "Bit-Write-Reducing and Error-Correcting Code Generation by Clustering Error-Correcting Codewords for Non-Volatile Memories.", "DBLP authors": ["Tatsuro Kojo", "Masashi Tawada", "Masao Yanagisawa", "Nozomu Togawa"], "year": 2015, "MAG papers": [{"PaperId": 1982021172, "PaperTitle": "bit write reducing and error correcting code generation by clustering error correcting codewords for non volatile memories", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"waseda university": 4.0}}], "source": "ES"}, {"DBLP title": "CAUSE: Critical Application Usage-Aware Memory System using Non-volatile Memory for Mobile Devices.", "DBLP authors": ["Yeseong Kim", "Mohsen Imani", "Shruti Patil", "Tajana Simunic Rosing"], "year": 2015, "MAG papers": [{"PaperId": 2076311302, "PaperTitle": "cause critical application usage aware memory system using non volatile memory for mobile devices", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "A universal ordered NoC design platform for shared-memory MPSoC.", "DBLP authors": ["Woo-Cheol Kwon", "Li-Shiuan Peh"], "year": 2015, "MAG papers": [{"PaperId": 2006478893, "PaperTitle": "a universal ordered noc design platform for shared memory mpsoc", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Optimizing 3D NoC Design for Energy Efficiency: A Machine Learning Approach.", "DBLP authors": ["Sourav Das", "Janardhan Rao Doppa", "Daehyun Kim", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "year": 2015, "MAG papers": [{"PaperId": 2084493610, "PaperTitle": "optimizing 3d noc design for energy efficiency a machine learning approach", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"duke university": 1.0, "washington state university": 4.0}}], "source": "ES"}, {"DBLP title": "Transient Noise Bounds using Vectorless Power Grid Verification.", "DBLP authors": ["Naval Gupte", "Jia Wang"], "year": 2015, "MAG papers": [{"PaperId": 1989294494, "PaperTitle": "transient noise bounds using vectorless power grid verification", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"illinois institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "1-Bit Compressed Sensing Based Framework for Built-in Resonance Frequency Prediction Using On-Chip Noise Sensors.", "DBLP authors": ["Tao Wang", "Jinglan Liu", "Cheng Zhuo", "Yiyu Shi"], "year": 2015, "MAG papers": [{"PaperId": 2082216493, "PaperTitle": "1 bit compressed sensing based framework for built in resonance frequency prediction using on chip noise sensors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"missouri university of science and technology": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Graph-based Dynamic Analysis: Efficient Characterization of Dynamic Timing and Activity Distributions.", "DBLP authors": ["Hari Cherupalli", "John Sartori"], "year": 2015, "MAG papers": [{"PaperId": 2013123553, "PaperTitle": "graph based dynamic analysis efficient characterization of dynamic timing and activity distributions", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "A General Framework for Efficient Performance Analysis of Acyclic Asynchronous Pipelines.", "DBLP authors": ["Yi-Hsiang Lai", "Chi-Chuan Chuang", "Jie-Hong R. Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2035632602, "PaperTitle": "a general framework for efficient performance analysis of acyclic asynchronous pipelines", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national taiwan university": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel Entropy Production Based Full-Chip TSV Fatigue Analysis.", "DBLP authors": ["Tianchen Wang", "Sandeep Kumar Samal", "Sung Kyu Lim", "Yiyu Shi"], "year": 2015, "MAG papers": [{"PaperId": 2010897701, "PaperTitle": "a novel entropy production based full chip tsv fatigue analysis", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"georgia institute of technology": 2.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection.", "DBLP authors": ["Taigon Song", "Shreepad Panth", "Yoo-Jin Chae", "Sung Kyu Lim"], "year": 2015, "MAG papers": [{"PaperId": 2051221440, "PaperTitle": "three tier 3d ics for more power reduction strategies in cad design and bonding selection", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"georgia institute of technology": 2.0, "kaist": 1.0, "altera": 1.0}}], "source": "ES"}, {"DBLP title": "Optimization of FinFET-based circuits using a dual gate pitch technique.", "DBLP authors": ["Sravan K. Marella", "Amit Ranjan Trivedi", "Saibal Mukhopadhyay", "Sachin S. Sapatnekar"], "year": 2015, "MAG papers": [{"PaperId": 1980949417, "PaperTitle": "optimization of finfet based circuits using a dual gate pitch technique", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of minnesota": 2.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Redundancy based Interconnect Duplication to Mitigate Soft Errors in SRAM-based FPGAs.", "DBLP authors": ["Naifeng Jing", "Jiacheng Zhou", "Jian-Fei Jiang", "Xin Chen", "Weifeng He", "Zhigang Mao"], "year": 2015, "MAG papers": [{"PaperId": 2033321019, "PaperTitle": "redundancy based interconnect duplication to mitigate soft errors in sram based fpgas", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"shanghai jiao tong university": 5.0, "tongji university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Accelerator Design for Data Centers.", "DBLP authors": ["Serif Yesil", "Muhammet Mustafa Ozdal", "Taemin Kim", "Andrey Ayupov", "Steven M. Burns", "Ozcan Ozturk"], "year": 2015, "MAG papers": [{"PaperId": 2032687558, "PaperTitle": "hardware accelerator design for data centers", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 4.0, "bilkent university": 2.0}}], "source": "ES"}, {"DBLP title": "Modern Big Data Analytics for \"Old-fashioned\" Semiconductor Industry Applications.", "DBLP authors": ["Yada Zhu", "Jinjun Xiong"], "year": 2015, "MAG papers": [{"PaperId": 1966316260, "PaperTitle": "modern big data analytics for old fashioned semiconductor industry applications", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Effective CAD Research in the Sea of Papers.", "DBLP authors": ["Jinglan Liu", "Da-Cheng Juan", "Yiyu Shi"], "year": 2015, "MAG papers": [{"PaperId": 2092561398, "PaperTitle": "effective cad research in the sea of papers", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of notre dame": 2.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamically Resilient and Agile Fine-Grained Replication Configuration.", "DBLP authors": ["Yifang Liu"], "year": 2015, "MAG papers": [{"PaperId": 2053191328, "PaperTitle": "dynamically resilient and agile fine grained replication configuration", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0}}], "source": "ES"}, {"DBLP title": "Property-Directed Synthesis of Reactive Systems from Safety Specifications.", "DBLP authors": ["Ting-Wei Chiang", "Jie-Hong R. Jiang"], "year": 2015, "MAG papers": [{"PaperId": 2039930599, "PaperTitle": "property directed synthesis of reactive systems from safety specifications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national taiwan university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Transistor-Level Symbolic Timing Simulation Using Cached Partial Circuit States.", "DBLP authors": ["Clayton B. McDonald", "Hsinwei Chou", "Vijay Durairaj", "Pey-Chang Kent Lin"], "year": 2015, "MAG papers": [{"PaperId": 2002421366, "PaperTitle": "efficient transistor level symbolic timing simulation using cached partial circuit states", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"synopsys": 4.0}}], "source": "ES"}, {"DBLP title": "On-Chip Generation of Uniformly Distributed Constrained-Random Stimuli for Post-Silicon Validation.", "DBLP authors": ["Xiaobing Shi", "Nicola Nicolici"], "year": 2015, "MAG papers": [{"PaperId": 2019680707, "PaperTitle": "on chip generation of uniformly distributed constrained random stimuli for post silicon validation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"mcmaster university": 2.0}}], "source": "ES"}, {"DBLP title": "Reducing Post-Silicon Coverage Monitoring Overhead with Emulation and Bayesian Feature Selection.", "DBLP authors": ["Ricardo Ochoa Gallardo", "Alan J. Hu", "Andr\u00e9 Ivanov", "Maryam S. Mirian"], "year": 2015, "MAG papers": [{"PaperId": 1972346095, "PaperTitle": "reducing post silicon coverage monitoring overhead with emulation and bayesian feature selection", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of tehran": 1.0, "university of british columbia": 3.0}}], "source": "ES"}, {"DBLP title": "ApproxEigen: An Approximate Computing Technique for Large-Scale Eigen-Decomposition.", "DBLP authors": ["Qian Zhang", "Ye Tian", "Ting Wang", "Feng Yuan", "Qiang Xu"], "year": 2015, "MAG papers": [{"PaperId": 1970301037, "PaperTitle": "approxeigen an approximate computing technique for large scale eigen decomposition", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"the chinese university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "Modeling and Mitigation of Extra-SoC Thermal Coupling Effects and Heat Transfer Variations in Mobile Devices.", "DBLP authors": ["Francesco Paterna", "Tajana Simunic Rosing"], "year": 2015, "MAG papers": [{"PaperId": 2061904046, "PaperTitle": "modeling and mitigation of extra soc thermal coupling effects and heat transfer variations in mobile devices", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "Just Enough is More: Achieving Sustainable Performance in Mobile Devices under Thermal Limitations.", "DBLP authors": ["Onur Sahin", "Paul Thomas Varghese", "Ayse K. Coskun"], "year": 2015, "MAG papers": [{"PaperId": 2075261424, "PaperTitle": "just enough is more achieving sustainable performance in mobile devices under thermal limitations", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"boston university": 3.0}}], "source": "ES"}, {"DBLP title": "Learning-Based Power Modeling of System-Level Black-Box IPs.", "DBLP authors": ["Dongwook Lee", "Taemin Kim", "Kyungtae Han", "Yatin Hoskote", "Lizy K. John", "Andreas Gerstlauer"], "year": 2015, "MAG papers": [{"PaperId": 1986333614, "PaperTitle": "learning based power modeling of system level black box ips", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of texas at austin": 3.0, "intel": 3.0}}], "source": "ES"}, {"DBLP title": "Mixed Cell-Height Implementation for Improved Design Quality in Advanced Nodes.", "DBLP authors": ["Sorin Dobre", "Andrew B. Kahng", "Jiajia Li"], "year": 2015, "MAG papers": [{"PaperId": 2077021817, "PaperTitle": "mixed cell height implementation for improved design quality in advanced nodes", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"university of california san diego": 2.0, "qualcomm": 1.0}}], "source": "ES"}, {"DBLP title": "GasStation: Power and Area Efficient Buffering for Multiple Power Domain Design.", "DBLP authors": ["Chien-Pang Lu", "Iris Hui-Ru Jiang", "Chin-Hsiung Hsu"], "year": 2015, "MAG papers": [{"PaperId": 2014278835, "PaperTitle": "gasstation power and area efficient buffering for multiple power domain design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mediatek": 2.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "Scalable Detailed Placement Legalization for Complex Sub-14nm Constraints.", "DBLP authors": ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "year": 2015, "MAG papers": [{"PaperId": 2085461947, "PaperTitle": "scalable detailed placement legalization for complex sub 14nm constraints", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"university of california san diego": 3.0}}], "source": "ES"}, {"DBLP title": "A General and Exact Routing Methodology for Digital Microfluidic Biochips.", "DBLP authors": ["Oliver Kesz\u00f6cze", "Robert Wille", "Krishnendu Chakrabarty", "Rolf Drechsler"], "year": 2015, "MAG papers": [{"PaperId": 2084703732, "PaperTitle": "a general and exact routing methodology for digital microfluidic biochips", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"duke university": 1.0, "university of bremen": 3.0}}], "source": "ES"}, {"DBLP title": "TAU 2015 Contest on Incremental Timing Analysis: Incremental Timing and CPPR Analysis.", "DBLP authors": ["Jin Hu", "Greg Schaeffer", "Vibhor Garg"], "year": 2015, "MAG papers": [{"PaperId": 1987877061, "PaperTitle": "tau 2015 contest on incremental timing analysis incremental timing and cppr analysis", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ibm": 2.0, "cadence design systems": 1.0}}], "source": "ES"}, {"DBLP title": "iTimerC 2.0: Fast Incremental Timing and CPPR Analysis.", "DBLP authors": ["Pei-Yu Lee", "Iris Hui-Ru Jiang", "Cheng-Ruei Li", "Wei-Lun Chiu", "Yu-Ming Yang"], "year": 2015, "MAG papers": [{"PaperId": 2069883392, "PaperTitle": "itimerc 2 0 fast incremental timing and cppr analysis", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"national chiao tung university": 5.0}}], "source": "ES"}, {"DBLP title": "OpenTimer: A High-Performance Timing Analysis Tool.", "DBLP authors": ["Tsung-Wei Huang", "Martin D. F. Wong"], "year": 2015, "MAG papers": [{"PaperId": 2064529033, "PaperTitle": "opentimer a high performance timing analysis tool", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 65, "Affiliations": {"university of illinois at urbana champaign": 2.0}}], "source": "ES"}, {"DBLP title": "iitRACE: A Memory Efficient Engine for Fast Incremental Timing Analysis and Clock Pessimism Removal.", "DBLP authors": ["Chaitanya Peddawad", "Aman Goel", "B. Dheeraj", "Nitin Chandrachoodan"], "year": 2015, "MAG papers": [{"PaperId": 2026271358, "PaperTitle": "iitrace a memory efficient engine for fast incremental timing analysis and clock pessimism removal", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 4.0}}], "source": "ES"}, {"DBLP title": "ICCAD 2015 Contest in 3D Interlayer Cooling Optimized Network.", "DBLP authors": ["Arvind Sridhar", "Mohamed M. Sabry", "David Atienza"], "year": 2015, "MAG papers": [{"PaperId": 2019379390, "PaperTitle": "iccad 2015 contest in 3d interlayer cooling optimized network", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"stanford university": 1.0, "ecole polytechnique federale de lausanne": 1.0, "ibm": 1.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2015 CAD Contest in Large-scale Equivalence Checking and Function Correction and Benchmark Suite.", "DBLP authors": ["Chih-Jen Hsu", "Chi-An Wu", "Wei-Hsun Lin", "Kei-Yong Khoo"], "year": 2015, "MAG papers": [{"PaperId": 2016162205, "PaperTitle": "iccad 2015 cad contest in large scale equivalence checking and function correction and benchmark suite", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"cadence design systems": 4.0}}], "source": "ES"}, {"DBLP title": "ICCAD-2015 CAD Contest in Incremental Timing-driven Placement and Benchmark Suite.", "DBLP authors": ["Myung-Chul Kim", "Jin Hu", "Jiajia Li", "Natarajan Viswanathan"], "year": 2015, "MAG papers": [{"PaperId": 2916090591, "PaperTitle": "iccad 2015 cad contest in incremental timing driven placement and benchmark suite", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 60, "Affiliations": {"ibm": 3.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Rebooting Computing and Low-Power Image Recognition Challenge.", "DBLP authors": ["Yung-Hsiang Lu", "Alan M. Kadin", "Alexander C. Berg", "Thomas M. Conte", "Erik P. DeBenedictis", "Rachit Garg", "Ganesh Gingade", "Bichlien Hoang", "Yongzhen Huang", "Boxun Li", "Jingyu Liu", "Wei Liu", "Huizi Mao", "Junran Peng", "Tianqi Tang", "Elie K. Track", "Jingqiu Wang", "Tao Wang", "Yu Wang", "Jun Yao"], "year": 2015, "MAG papers": [{"PaperId": 2083022626, "PaperTitle": "rebooting computing and low power image recognition challenge", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"tsinghua university": 4.0, "purdue university": 2.0, "university of north carolina at chapel hill": 2.0, "chinese academy of sciences": 4.0, "princeton university": 1.0, "huawei": 2.0, "sandia national laboratories": 1.0, "ieee computer society": 1.0}}], "source": "ES"}]