<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="C:/Users/life/project_1/project_1.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="b9f57762298e4cbea5e54a5ce902c1a2"/>
    <Option Name="Part" Val="xc7a35tcpg236-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/Library"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/packageA00/packageA00.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/package_A10/package_A10.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/packageA20/packageA20.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/packageA22/packageA22.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/packageA11/packageA11.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/packageA01/packageA01.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/project_debouncer/project_debouncer.srcs"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../Desktop/project_A21_yeni/project_A21_yeni.srcs"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/project_1.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/project_1.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_main_project/design_main_project.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_and2_0_0/design_main_project_xup_and2_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_and2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="hdl/design_main_project.v"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_seg7display_0_0/design_main_project_seg7display_0_0.xci">
          <Proxy FileSetName="design_main_project_seg7display_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_yeni_wrapper_0_0/design_main_project_design_yeni_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_yeni_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_and2_1_0/design_main_project_xup_and2_1_0.xci">
          <Proxy FileSetName="design_main_project_xup_and2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_inv_0_0/design_main_project_xup_inv_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_inv_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_inv_1_0/design_main_project_xup_inv_1_0.xci">
          <Proxy FileSetName="design_main_project_xup_inv_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or4_0_0/design_main_project_xup_or4_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_or4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or5_0_0/design_main_project_xup_or5_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_or5_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="hdl/design_main_project.hwdef"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="hw_handoff/design_main_project_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="hw_handoff/design_main_project.hwh"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="design_main_project_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_and2_2_1/design_main_project_xup_and2_2_1.xci"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or4_1_0/design_main_project_xup_or4_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_and2_2_0/design_main_project_xup_and2_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or5_1_0/design_main_project_xup_or5_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_debouncer_wrapper_0_1/design_main_project_design_debouncer_wrapper_0_1.xci">
          <Proxy FileSetName="design_main_project_design_debouncer_wrapper_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_debouncer_wrapper_0_0/design_main_project_design_debouncer_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_debouncer_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A20_2/design_main_project_dff_A20_2.xci">
          <Proxy FileSetName="design_main_project_dff_A20_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A20_1/design_main_project_dff_A20_1.xci">
          <Proxy FileSetName="design_main_project_dff_A20_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A20_0/design_main_project_dff_A20_0.xci">
          <Proxy FileSetName="design_main_project_dff_A20_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A10_0/design_main_project_dff_A10_0.xci">
          <Proxy FileSetName="design_main_project_dff_A10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A00_0/design_main_project_dff_A00_0.xci">
          <Proxy FileSetName="design_main_project_dff_A00_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_dff_en_reset_0_0/design_main_project_xup_dff_en_reset_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_dff_en_reset_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_clk_divider_0_0/design_main_project_xup_clk_divider_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_clk_divider_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_debouncer_wrapper_0_2/design_main_project_design_debouncer_wrapper_0_2.xci">
          <Proxy FileSetName="design_main_project_design_debouncer_wrapper_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A01_wrapper_0_0/design_main_project_design_A01_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_A01_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A20_wrapper_0_0/design_main_project_design_A20_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_A20_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A00_wrapper_0_0/design_main_project_design_A00_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_A00_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_dff_A20_3/design_main_project_dff_A20_3.xci">
          <Proxy FileSetName="design_main_project_dff_A20_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_2_to_1_mux_vector_0_1/design_main_project_xup_2_to_1_mux_vector_0_1.xci">
          <Proxy FileSetName="design_main_project_xup_2_to_1_mux_vector_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_2_to_1_mux_vector_0_0/design_main_project_xup_2_to_1_mux_vector_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_2_to_1_mux_vector_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A11_wrapper_0_0/design_main_project_design_A11_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_A11_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A10_wrapper_0_1/design_main_project_design_A10_wrapper_0_1.xci">
          <Proxy FileSetName="design_main_project_design_A10_wrapper_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_design_A22_wrapper_0_0/design_main_project_design_A22_wrapper_0_0.xci">
          <Proxy FileSetName="design_main_project_design_A22_wrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_counters_0_2/design_main_project_counters_0_2.xci">
          <Proxy FileSetName="design_main_project_counters_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or2_0_0/design_main_project_xup_or2_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_or2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconstant_3_0/design_main_project_xlconstant_3_0.xci">
          <Proxy FileSetName="design_main_project_xlconstant_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconcat_0_2/design_main_project_xlconcat_0_2.xci">
          <Proxy FileSetName="design_main_project_xlconcat_0_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or3_0_0/design_main_project_xup_or3_0_0.xci">
          <Proxy FileSetName="design_main_project_xup_or3_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconstant_0_0/design_main_project_xlconstant_0_0.xci">
          <Proxy FileSetName="design_main_project_xlconstant_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_counters_0_1/design_main_project_counters_0_1.xci">
          <Proxy FileSetName="design_main_project_counters_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconcat_0_0/design_main_project_xlconcat_0_0.xci">
          <Proxy FileSetName="design_main_project_xlconcat_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or2_2_0/design_main_project_xup_or2_2_0.xci">
          <Proxy FileSetName="design_main_project_xup_or2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or2_1_0/design_main_project_xup_or2_1_0.xci">
          <Proxy FileSetName="design_main_project_xup_or2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or3_1_0/design_main_project_xup_or3_1_0.xci">
          <Proxy FileSetName="design_main_project_xup_or3_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconstant_1_0/design_main_project_xlconstant_1_0.xci">
          <Proxy FileSetName="design_main_project_xlconstant_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconcat_0_1/design_main_project_xlconcat_0_1.xci">
          <Proxy FileSetName="design_main_project_xlconcat_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconstant_0_1/design_main_project_xlconstant_0_1.xci">
          <Proxy FileSetName="design_main_project_xlconstant_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_counters_0_0/design_main_project_counters_0_0.xci">
          <Proxy FileSetName="design_main_project_counters_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xup_or2_LR2_0/design_main_project_xup_or2_LR2_0.xci">
          <Proxy FileSetName="design_main_project_xup_or2_LR2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="design_main_project.bd" FileRelPathName="ip/design_main_project_xlconcat_0_3/design_main_project_xlconcat_0_3.xci">
          <Proxy FileSetName="design_main_project_xlconcat_0_3"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/hdl/design_main_project_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/design_main_project/hdl/design_main_project_wrapper.v"/>
          <Attr Name="ImportTime" Val="1577555652"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_main_project_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../Desktop/Basys-3-Master.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_main_project_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_counters_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_counters_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_counters_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or2_1_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_debouncer_wrapper_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_debouncer_wrapper_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_debouncer_wrapper_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_clk_divider_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_clk_divider_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_clk_divider_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_debouncer_wrapper_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_debouncer_wrapper_0_2">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_debouncer_wrapper_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or2_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or3_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or3_1_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or3_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_debouncer_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_debouncer_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_debouncer_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_2_to_1_mux_vector_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_2_to_1_mux_vector_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_2_to_1_mux_vector_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A01_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A01_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A01_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A22_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A22_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A22_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A10_wrapper_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A10_wrapper_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A10_wrapper_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A00_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A00_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A00_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A20_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A20_3">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A20_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A20_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A20_2">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A20_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A20_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A20_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A20_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A00_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A00_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A00_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_dff_en_reset_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_dff_en_reset_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_dff_en_reset_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_2_to_1_mux_vector_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_2_to_1_mux_vector_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_2_to_1_mux_vector_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A11_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A11_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A11_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_A20_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_A20_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_A20_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A20_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A20_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A20_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_dff_A10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_dff_A10_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_dff_A10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconstant_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconstant_3_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconstant_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconstant_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconstant_1_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconstant_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconcat_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconcat_0_2">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconcat_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconcat_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconcat_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconcat_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or3_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or3_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or3_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconstant_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconstant_0_1">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconstant_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconstant_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconstant_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconstant_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconcat_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconcat_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconcat_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xlconcat_0_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xlconcat_0_3">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xlconcat_0_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_seg7display_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_seg7display_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_seg7display_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_counters_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_counters_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_counters_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or2_2_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_counters_0_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_counters_0_2">
      <Config>
        <Option Name="TopModule" Val="design_main_project_counters_0_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or2_LR2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or2_LR2_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or2_LR2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_and2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_and2_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_and2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_inv_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_inv_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_inv_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_inv_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_inv_1_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_inv_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_and2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_and2_1_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_and2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or4_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_design_yeni_wrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_design_yeni_wrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_design_yeni_wrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="design_main_project_xup_or5_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/design_main_project_xup_or5_0_0">
      <Config>
        <Option Name="TopModule" Val="design_main_project_xup_or5_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_counters_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_counters_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or2_1_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or2_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_debouncer_wrapper_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_debouncer_wrapper_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_clk_divider_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_clk_divider_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_clk_divider_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_clk_divider_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_2_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_debouncer_wrapper_0_2" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_debouncer_wrapper_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or3_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or3_1_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or3_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or3_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_debouncer_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_debouncer_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_2_to_1_mux_vector_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_2_to_1_mux_vector_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_2_to_1_mux_vector_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_2_to_1_mux_vector_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A01_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A01_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A01_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A01_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A22_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A22_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A22_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A22_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A10_wrapper_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A10_wrapper_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A10_wrapper_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A10_wrapper_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A00_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A00_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A00_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A00_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_3_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A20_3" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A20_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_2_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A20_2" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A20_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A20_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A20_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A00_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A00_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A00_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A00_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_dff_en_reset_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_dff_en_reset_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_dff_en_reset_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_dff_en_reset_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_2_to_1_mux_vector_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_2_to_1_mux_vector_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_2_to_1_mux_vector_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_2_to_1_mux_vector_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A11_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A11_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A11_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A11_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A20_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_A20_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A20_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_A20_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A20_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A20_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A10_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_dff_A10_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A10_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_dff_A10_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_3_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconstant_3_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_3_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconstant_3_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconstant_1_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconstant_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_2_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconcat_0_2" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconcat_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconcat_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconcat_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or3_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or3_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or3_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or3_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_0_1_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconstant_0_1" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_0_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconstant_0_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconstant_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconstant_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconcat_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconcat_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_3_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xlconcat_0_3" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xlconcat_0_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_seg7display_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_seg7display_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_seg7display_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_seg7display_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_counters_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_counters_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_2_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or2_2_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or2_2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_2_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_counters_0_2" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_counters_0_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_LR2_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or2_LR2_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_LR2_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or2_LR2_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_and2_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_and2_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_and2_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_and2_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_inv_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_inv_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_inv_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_inv_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_inv_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_inv_1_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_inv_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_inv_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_and2_1_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_and2_1_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_and2_1_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_and2_1_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or4_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or4_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or4_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or4_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_yeni_wrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_design_yeni_wrapper_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_yeni_wrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_design_yeni_wrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or5_0_0_synth_1" Type="Ft3:Synth" SrcSet="design_main_project_xup_or5_0_0" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or5_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/design_main_project_xup_or5_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_counters_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_1_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or2_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_design_debouncer_wrapper_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_clk_divider_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_clk_divider_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_clk_divider_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_2" Description="Default settings for Implementation." SynthRun="design_main_project_design_debouncer_wrapper_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or3_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or3_1_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or3_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_debouncer_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_debouncer_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_debouncer_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_2_to_1_mux_vector_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_2_to_1_mux_vector_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_xup_2_to_1_mux_vector_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A01_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A01_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_A01_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A22_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A22_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_A22_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A10_wrapper_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A10_wrapper_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_design_A10_wrapper_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A00_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A00_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_A00_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_3" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A20_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_2" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A20_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_0" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A20_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A00_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A00_0" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A00_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_dff_en_reset_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_dff_en_reset_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_dff_en_reset_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_2_to_1_mux_vector_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_2_to_1_mux_vector_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_2_to_1_mux_vector_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A11_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A11_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_A11_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_A20_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_A20_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_A20_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A20_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A20_1" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A20_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_dff_A10_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_dff_A10_0" Description="Default settings for Implementation." SynthRun="design_main_project_dff_A10_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_3_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_3_0" Description="Default settings for Implementation." SynthRun="design_main_project_xlconstant_3_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_1_0" Description="Default settings for Implementation." SynthRun="design_main_project_xlconstant_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_2" Description="Default settings for Implementation." SynthRun="design_main_project_xlconcat_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_xlconcat_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or3_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or3_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or3_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_0_1_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_0_1" Description="Default settings for Implementation." SynthRun="design_main_project_xlconstant_0_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconstant_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconstant_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xlconstant_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xlconcat_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xlconcat_0_3_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xlconcat_0_3" Description="Default settings for Implementation." SynthRun="design_main_project_xlconcat_0_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_seg7display_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_seg7display_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_seg7display_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_counters_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_2_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or2_2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_counters_0_2_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_counters_0_2" Description="Default settings for Implementation." SynthRun="design_main_project_counters_0_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or2_LR2_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or2_LR2_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or2_LR2_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_and2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_and2_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_and2_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_inv_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_inv_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_inv_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_inv_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_inv_1_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_inv_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_and2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_and2_1_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_and2_1_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or4_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or4_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_design_yeni_wrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_design_yeni_wrapper_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_design_yeni_wrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="design_main_project_xup_or5_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a35tcpg236-1" ConstrsSet="design_main_project_xup_or5_0_0" Description="Default settings for Implementation." SynthRun="design_main_project_xup_or5_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
