$date
	Mon Sep  1 08:12:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_8bit $end
$var wire 8 ! result [7:0] $end
$var wire 4 " flags [3:0] $end
$var reg 8 # a [7:0] $end
$var reg 8 $ b [7:0] $end
$var reg 3 % opcode [2:0] $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 3 ( opcode [2:0] $end
$var reg 1 ) carry $end
$var reg 4 * flags [3:0] $end
$var reg 1 + overflow $end
$var reg 8 , result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
0+
b1 *
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b1 "
b0 !
$end
#10000
b0 "
b0 *
b10 !
b10 ,
b1 $
b1 '
b1 #
b1 &
#20000
b1 "
b1 *
b0 !
b0 ,
b1 %
b1 (
#30000
b0 "
b0 *
b1 !
b1 ,
b10 %
b10 (
#40000
b1 !
b1 ,
b11 %
b11 (
#50000
b1 "
b1 *
b0 !
b0 ,
b100 %
b100 (
#60000
b101 %
b101 (
#70000
b1 %
b1 (
#80000
b100 "
b100 *
b10000001 !
b10000001 ,
b0 %
b0 (
b10000000 #
b10000000 &
#90000
b11 "
b11 *
1)
b0 !
b0 ,
b11111111 #
b11111111 &
#100000
