module memory_manager(input 				Clk, Reset, read_req, write_req, valid, wait_req,
							 input [24:0] 	address_in,
						    input [31:0] 	write_data, data_from_mem,
						    output 			write_out, read_out, ready,
						    output [3:0] 	byte_enable,
						    output [24:0] 	address_out,
						    output [31:0] 	data_to_sdram, data_to_fpga);