Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 25 14:04:06 2022
| Host         : DESKTOP-29S2BNN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   268 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           28 |
| No           | No                    | Yes                    |              16 |           10 |
| No           | Yes                   | No                     |              55 |           20 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              15 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------+-----------------------------------------+------------------+----------------+
|               Clock Signal               |    Enable Signal    |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------------+-----------------------------------------+------------------+----------------+
|  timer/num_1/tc_reg_0                    |                     |                                         |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              | timer/EN1_reg_n_0   | timer/num_3/cifra_reg[1]_LDC_i_1__0_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              | timer/EN1_reg_n_0   | timer/num_3/cifra_reg[2]_LDC_i_1__0_n_0 |                1 |              1 |
|  timer/num_3/PL_reg_i_1__2_n_0           |                     |                                         |                1 |              1 |
|  timer/num_3/cifra_reg[0]_LDC_i_1__0_n_0 |                     | timer/num_3/cifra_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_0/tc                          | timer/EN2           | timer/num_1/cifra_reg[0]_LDC_i_1_n_0    |                1 |              1 |
|  timer/num_3/cifra_reg[1]_LDC_i_1__0_n_0 |                     | timer/num_3/cifra_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_1/PL_reg_i_1__0_n_0           |                     |                                         |                1 |              1 |
|  timer/num_1/cifra_reg[0]_LDC_i_1_n_0    |                     | timer/num_1/cifra_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_1/cifra_reg[1]_LDC_i_1_n_0    |                     | timer/num_1/cifra_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_1/cifra_reg[2]_LDC_i_1_n_0    |                     | timer/num_1/cifra_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_1/tc_reg_0                    |                     | timer/num_2/cifra_reg[0]_LDC_i_2__1_n_0 |                1 |              1 |
|  timer/num_1/tc_reg_0                    |                     | timer/num_2/cifra_reg[1]_LDC_i_2__1_n_0 |                1 |              1 |
| ~CLK2min/clk_05Hz                        |                     | usa/led_out_i_1_n_0                     |                1 |              1 |
|  timer/num_1/tc_reg_0                    | timer/EN1_reg_n_0   | timer/num_2/cifra_reg[0]_LDC_i_1__1_n_0 |                1 |              1 |
|  timer/num_1/tc_reg_0                    | timer/EN1_reg_n_0   | timer/num_2/cifra_reg[1]_LDC_i_1__1_n_0 |                1 |              1 |
|  timer/num_0/PL_reg_i_1_n_0              |                     |                                         |                1 |              1 |
|  timer/num_0/tc                          |                     |                                         |                1 |              1 |
|  timer/num_0/tc                          |                     | timer/num_1/cifra_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_0/tc                          |                     | timer/num_1/cifra_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_0/tc                          |                     | timer/num_1/cifra_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  timer/num_3/cifra_reg[2]_LDC_i_1__0_n_0 |                     | timer/num_3/cifra_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_0/tc                          | timer/EN2           | timer/num_1/cifra_reg[1]_LDC_i_1_n_0    |                1 |              1 |
|  timer/num_0/tc                          | timer/EN2           | timer/num_1/cifra_reg[2]_LDC_i_1_n_0    |                1 |              1 |
|  timer/num_2/PL_reg_i_1__1_n_0           |                     |                                         |                1 |              1 |
|  timer/num_2/cifra_reg[0]_LDC_i_1__1_n_0 |                     | timer/num_2/cifra_reg[0]_LDC_i_2__1_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[1]_LDC_i_1__1_n_0 |                     | timer/num_2/cifra_reg[1]_LDC_i_2__1_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              |                     | timer/num_3/cifra_reg[0]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              |                     | timer/num_3/cifra_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              |                     | timer/num_3/cifra_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              | timer/EN1_reg_n_0   | timer/num_3/cifra[3]_i_2__0_n_0         |                1 |              1 |
|  timer/num_2/cifra_reg[3]_0              | timer/EN1_reg_n_0   | timer/num_3/cifra_reg[0]_LDC_i_1__0_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                           | MPG_enable/Q1_reg_0 |                                         |                1 |              2 |
|  led_reg[2]_i_1_n_0                      |                     |                                         |                1 |              2 |
|  timer/num_1/tc_reg_0                    | timer/EN1_reg_n_0   | timer/num_2/cifra[3]_i_2__1_n_0         |                1 |              2 |
|  CLK1sec/CLK                             |                     |                                         |                1 |              3 |
|  CLK1sec/CLK                             | timer/EN2           | timer/num_0/cifra[3]_i_2_n_0            |                1 |              4 |
|  clk_IBUF_BUFG                           |                     | MPG_reset/AR[0]                         |                1 |              7 |
|  seg3_reg[1]_i_1_n_0                     |                     |                                         |                3 |              7 |
|  led_reg[15]_i_2_n_0                     |                     |                                         |                4 |             10 |
|  clk_IBUF_BUFG                           |                     | CLK1sec/nr[0]_i_1_n_0                   |                5 |             20 |
|  clk_IBUF_BUFG                           |                     | CLK2min/clear                           |                7 |             27 |
|  clk_IBUF_BUFG                           |                     |                                         |               13 |             40 |
+------------------------------------------+---------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    32 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                     1 |
| 7      |                     2 |
| 10     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


