#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 28 17:14:06 2023
# Process ID: 10064
# Current directory: C:/Users/mb08091/Final Project/Final Project.runs/synth_1
# Command line: vivado.exe -log top_race_game.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_race_game.tcl
# Log file: C:/Users/mb08091/Final Project/Final Project.runs/synth_1/top_race_game.vds
# Journal file: C:/Users/mb08091/Final Project/Final Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_race_game.tcl -notrace
Command: synth_design -top top_race_game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.938 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_race_game' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/top_race_game.v:23]
INFO: [Synth 8-6157] synthesizing module 'keyboard' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/keyboard.v:24]
INFO: [Synth 8-6157] synthesizing module 'ps2_rx' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/ps2_rx.v:23]
	Parameter idle bound to: 2'b00 
	Parameter dps bound to: 2'b01 
	Parameter load bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/ps2_rx.v:88]
INFO: [Synth 8-6155] done synthesizing module 'ps2_rx' (1#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/ps2_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard' (2#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/keyboard.v:24]
INFO: [Synth 8-6157] synthesizing module 'graphics' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/graphics.v:23]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/text.v:23]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/list_ch14_01_font_rom.v:13]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (3#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/list_ch14_01_font_rom.v:13]
INFO: [Synth 8-6157] synthesizing module 'time_text' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/time_text.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_text' (4#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/time_text.v:23]
INFO: [Synth 8-6157] synthesizing module 'start' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/start.v:23]
INFO: [Synth 8-6155] done synthesizing module 'start' (5#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/start.v:23]
INFO: [Synth 8-6157] synthesizing module 'finish' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/finish.v:23]
INFO: [Synth 8-6155] done synthesizing module 'finish' (6#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/finish.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_over' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/game_over.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_over' (7#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/game_over.v:23]
INFO: [Synth 8-6155] done synthesizing module 'text' (8#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/text.v:23]
INFO: [Synth 8-6157] synthesizing module 'road' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/road.v:23]
	Parameter MAX_X bound to: 512 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter road_x_l bound to: 64 - type: integer 
	Parameter road_x_r bound to: 575 - type: integer 
	Parameter road_y_t bound to: 0 - type: integer 
	Parameter road_y_b bound to: 479 - type: integer 
	Parameter road_x_delta bound to: 120 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'road' (9#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/road.v:23]
INFO: [Synth 8-6157] synthesizing module 'car' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/car.v:23]
	Parameter MAX_X bound to: 640 - type: integer 
	Parameter MAX_Y bound to: 480 - type: integer 
	Parameter CAR_MAX_X bound to: 32 - type: integer 
	Parameter CAR_MAX_Y bound to: 64 - type: integer 
	Parameter car_y_t bound to: 410 - type: integer 
	Parameter car_y_b bound to: 473 - type: integer 
	Parameter CAR_VELOCITY bound to: 3'b010 
INFO: [Synth 8-6155] done synthesizing module 'car' (10#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/car.v:23]
INFO: [Synth 8-6155] done synthesizing module 'graphics' (11#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/graphics.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_state' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/game_state.v:23]
INFO: [Synth 8-6155] done synthesizing module 'game_state' (12#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/game_state.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/vga_sync.v:23]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (13#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/vga_sync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_race_game' (14#1) [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/top_race_game.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1026.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.938 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.938 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1026.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc]
WARNING: [Vivado 12-584] No ports matched 'aud_on'. [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm'. [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mb08091/Final Project/Final Project.srcs/constrs_1/new/final.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_race_game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_race_game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1054.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1054.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'graphics'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'game_state'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     dps |                              010 |                               01
                    load |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2_rx'
WARNING: [Synth 8-327] inferring latch for variable 'bit_addr_reg' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/text.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'text_rgb_reg' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/text.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'rom_addr_reg' [C:/Users/mb08091/Downloads/FPGA-Racing-Game-master/FPGA-Racing-Game-master/text.v:49]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'graphics'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                 iSTATE0 |                               01 |                              001
                  iSTATE |                               10 |                              010
                 iSTATE2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'game_state'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 5     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	  16 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   6 Input    7 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|text        | font_unit/addr_reg_reg | 2048x8        | Block RAM      | 
|road        | road_rom_addr_reg_rep  | 1024x512      | Block RAM      | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1054.027 ; gain = 27.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance race_graph/mytext/font_unit/addr_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance race_graph/race_road/road_rom_addr_reg_rep_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1070.117 ; gain = 43.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.953 ; gain = 48.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.953 ; gain = 48.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.953 ; gain = 48.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.953 ; gain = 48.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.957 ; gain = 48.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.957 ; gain = 48.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    47|
|3     |LUT1     |    33|
|4     |LUT2     |    82|
|5     |LUT3     |    46|
|6     |LUT4     |    81|
|7     |LUT5     |    54|
|8     |LUT6     |   242|
|9     |MUXF7    |    72|
|10    |MUXF8    |    34|
|11    |RAMB18E1 |     2|
|13    |RAMB36E1 |    14|
|22    |FDCE     |    49|
|23    |FDPE     |     1|
|24    |FDRE     |   112|
|25    |FDSE     |     8|
|26    |LD       |    18|
|27    |IBUF     |     4|
|28    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.957 ; gain = 48.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 1074.957 ; gain = 20.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1074.957 ; gain = 48.020
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1087.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1087.031 ; gain = 60.094
INFO: [Common 17-1381] The checkpoint 'C:/Users/mb08091/Final Project/Final Project.runs/synth_1/top_race_game.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_race_game_utilization_synth.rpt -pb top_race_game_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 17:15:04 2023...
