

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Thu Dec 29 16:02:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.362 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    16657|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|     8203|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     8203|    16684|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+------+------------+------------+
    |     Variable Name    | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+------+------------+------------+
    |add_ln40_fu_67_p2     |         +|   0|  0|    16|           9|           1|
    |and_ln40_fu_104_p2    |       and|   0|  0|  4096|        8192|        8192|
    |icmp_ln40_fu_61_p2    |      icmp|   0|  0|    11|           9|          10|
    |or_ln40_fu_116_p2     |        or|   0|  0|  4096|        8192|        8192|
    |shl_ln40_1_fu_110_p2  |       shl|   0|  0|  2171|          23|        8192|
    |shl_ln40_fu_92_p2     |       shl|   0|  0|  2171|          32|        8192|
    |xor_ln40_fu_98_p2     |       xor|   0|  0|  4096|        8192|           2|
    +----------------------+----------+----+---+------+------------+------------+
    |Total                 |          |   0|  0| 16657|       24649|       32781|
    +----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_31  |   9|          2|    9|         18|
    |i_fu_38                |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+------+----+------+-----------+
    |     Name    |  FF  | LUT| Bits | Const Bits|
    +-------------+------+----+------+-----------+
    |ap_CS_fsm    |     1|   0|     1|          0|
    |ap_done_reg  |     1|   0|     1|          0|
    |empty_fu_42  |  8192|   0|  8192|          0|
    |i_fu_38      |     9|   0|     9|          0|
    +-------------+------+----+------+-----------+
    |Total        |  8203|   0|  8203|          0|
    +-------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+------+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits |  Protocol  |            Source Object            |    C Type    |
+--------------+-----+------+------------+-------------------------------------+--------------+
|ap_clk        |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_rst        |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_start      |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_done       |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_idle       |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|ap_ready      |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_40_1|  return value|
|p_out         |  out|  8192|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld  |  out|     1|      ap_vld|                                p_out|       pointer|
+--------------+-----+------+------------+-------------------------------------+--------------+

