#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  3 12:06:24 2020
# Process ID: 8804
# Current directory: C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17668 C:\Users\Administrator\Desktop\VHDL_projects\Codes\Electronic_System_Design\Ex_3_vivado\Ex_3.xpr
# Log file: C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/vivado.log
# Journal file: C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 651.836 ; gain = 58.480
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_TOP.vhd C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_pack.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_pack.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd:]
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 942.941 ; gain = 228.352
INFO: [Common 17-344] 'open_run' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 942.941 ; gain = 228.352
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_STR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/translator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_tb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim/xsim.dir/LED_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim/xsim.dir/LED_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  3 12:09:23 2020. For additional details about this file, please refer to the WebTalk help file at E:/vivado/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  3 12:09:23 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 942.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LED_tb_behav -key {Behavioral:sim_1:Functional:LED_tb} -tclbatch {LED_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source LED_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LED_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 970.344 ; gain = 27.402
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd} 90
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 65
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/t0/data_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/t0/data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/s0/LED_array}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/s0/LED_data_out}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/s0/data_sel}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Stopped at time : 20 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 65
run 300 ns
Stopped at time : 40 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 65
run 300 ns
Stopped at time : 110 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd" Line 90
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd} -line 90
run 300 ns
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 65
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 68
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 70
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 71
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Stopped at time : 0 fs : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 100 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
step
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 69
step
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 70
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.199 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sim_1/new/LED_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1002.199 ; gain = 0.000
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 100 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 70
run 300 ns
Stopped at time : 140 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 140 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 70
run 300 ns
Stopped at time : 160 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 180 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 180 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 71
run 300 ns
Stopped at time : 200 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 200 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 71
run 300 ns
Stopped at time : 220 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 68
run 300 ns
Stopped at time : 220 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 71
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 71
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 70
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 68
run 300 ns
run 300 ns
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 70
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 70
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 62
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 70
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 72
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 74
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 76
run 300 ns
Stopped at time : 840 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 85
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 85
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} 84
run 300 ns
Stopped at time : 840 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 70
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/LED_tb/LT0/d0/cnt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Stopped at time : 0 fs : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.199 ; gain = 0.000
run 300 ns
Stopped at time : 10 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 70
run 300 ns
Stopped at time : 20 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 70
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 72
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 74
run 300 ns
Stopped at time : 100 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 100 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 76
run 300 ns
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 140 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 79
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 78
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 79
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 71
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 ns
Stopped at time : 0 fs : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 10 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 70
run 300 ns
Stopped at time : 20 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 70
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 60 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 72
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
run 300 ns
Stopped at time : 80 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 74
run 300 ns
Stopped at time : 100 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 84
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 76
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 74
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 72
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 70
run 300 ns
Stopped at time : 120 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 62
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd} -line 62
run 300 ns
Stopped at time : 180 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 71
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 103
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 78
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 71
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
run 300 ns
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 100
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 95
run 300 ns
Stopped at time : 3190 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
run 300 ns
Stopped at time : 3190 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 100
run 300 ns
Stopped at time : 3200 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
run 300 ns
Stopped at time : 3200 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
run 300 ns
Stopped at time : 3200 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 100
run 300 ns
Stopped at time : 3210 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
run 300 ns
Stopped at time : 3210 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 100
step
Stopped at time : 3210 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" Line 57
run 300 ns
Stopped at time : 3220 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
add_bp {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} 97
run 300 ns
Stopped at time : 3220 ns : File "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" Line 95
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 97
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 95
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 100
remove_bps -file {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd} -line 103
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_STR.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_STR'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1002.199 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Display'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.457 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Display'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.648 ; gain = 0.000
run 300 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1074.648 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LED_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LED_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.srcs/sources_1/new/LED_Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LED_Display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/Ex_3.sim/sim_1/behav/xsim'
"xelab -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3edce43b5124f04b972be0cad880520 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LED_tb_behav xil_defaultlib.LED_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.led_pack
Compiling architecture behavioral of entity xil_defaultlib.translator [translator_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_STR [led_str_default]
Compiling architecture arcdisplay of entity xil_defaultlib.LED_Display [led_display_default]
Compiling architecture behavioral of entity xil_defaultlib.LED_TOP [led_top_default]
Compiling architecture behavioral of entity xil_defaultlib.led_tb
Built simulation snapshot LED_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1074.648 ; gain = 0.000
save_wave_config {C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/LED_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/LED_tb_behav.wcfg
set_property xsim.view C:/Users/Administrator/Desktop/VHDL_projects/Codes/Electronic_System_Design/Ex_3_vivado/LED_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 12:59:55 2020...
