{
  "Top": "infer",
  "RtlTop": "infer",
  "RtlPrefix": "",
  "RtlSubPrefix": "infer_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "infer_input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_input_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "infer_output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<float, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "infer_output_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top infer -name infer",
      "set_directive_top infer -name infer"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "infer"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "4242308"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "infer",
    "Version": "1.0",
    "DisplayName": "Infer",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_infer_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/hls\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/infer_conv2d.vhd",
      "impl\/vhdl\/infer_conv2d_1.vhd",
      "impl\/vhdl\/infer_conv2d_1_layer_2_bias.vhd",
      "impl\/vhdl\/infer_conv2d_1_layer_2_weights.vhd",
      "impl\/vhdl\/infer_conv2d_layer_4_bias.vhd",
      "impl\/vhdl\/infer_conv2d_layer_4_weights.vhd",
      "impl\/vhdl\/infer_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/infer_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/infer_fdiv_32ns_32ns_32_10_no_dsp_1.vhd",
      "impl\/vhdl\/infer_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/infer_image_input.vhd",
      "impl\/vhdl\/infer_layer_2_output_0.vhd",
      "impl\/vhdl\/infer_layer_2_output_9.vhd",
      "impl\/vhdl\/infer_layer_3_output_0.vhd",
      "impl\/vhdl\/infer_layer_4_output_0.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_5ns_4ns_7_4_1.vhd",
      "impl\/vhdl\/infer_mac_muladd_4ns_10ns_6ns_12_4_1.vhd",
      "impl\/vhdl\/infer_mul_5ns_6ns_9_1_1.vhd",
      "impl\/vhdl\/infer_mul_mul_5ns_11ns_14_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_5ns_11ns_15_4_1.vhd",
      "impl\/vhdl\/infer_mul_mul_14ns_16ns_29_4_1.vhd",
      "impl\/vhdl\/infer_set3DFloatArray.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_1.vhd",
      "impl\/vhdl\/infer_set3DFloatArray_2.vhd",
      "impl\/vhdl\/infer_sitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/infer_urem_12ns_12ns_12_16_1.vhd",
      "impl\/vhdl\/infer_urem_12ns_12ns_12_16_seq_1.vhd",
      "impl\/vhdl\/infer_urem_14ns_12ns_14_18_1.vhd",
      "impl\/vhdl\/infer_urem_14ns_12ns_14_18_seq_1.vhd",
      "impl\/vhdl\/infer_urem_15ns_12ns_15_19_1.vhd",
      "impl\/vhdl\/infer.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/infer_conv2d.v",
      "impl\/verilog\/infer_conv2d_1.v",
      "impl\/verilog\/infer_conv2d_1_layer_2_bias.v",
      "impl\/verilog\/infer_conv2d_1_layer_2_bias_rom.dat",
      "impl\/verilog\/infer_conv2d_1_layer_2_weights.v",
      "impl\/verilog\/infer_conv2d_1_layer_2_weights_rom.dat",
      "impl\/verilog\/infer_conv2d_layer_4_bias.v",
      "impl\/verilog\/infer_conv2d_layer_4_bias_rom.dat",
      "impl\/verilog\/infer_conv2d_layer_4_weights.v",
      "impl\/verilog\/infer_conv2d_layer_4_weights_rom.dat",
      "impl\/verilog\/infer_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/infer_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/infer_fdiv_32ns_32ns_32_10_no_dsp_1.v",
      "impl\/verilog\/infer_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/infer_image_input.v",
      "impl\/verilog\/infer_layer_2_output_0.v",
      "impl\/verilog\/infer_layer_2_output_9.v",
      "impl\/verilog\/infer_layer_3_output_0.v",
      "impl\/verilog\/infer_layer_4_output_0.v",
      "impl\/verilog\/infer_mac_muladd_4ns_5ns_4ns_7_4_1.v",
      "impl\/verilog\/infer_mac_muladd_4ns_10ns_6ns_12_4_1.v",
      "impl\/verilog\/infer_mul_5ns_6ns_9_1_1.v",
      "impl\/verilog\/infer_mul_mul_5ns_11ns_14_4_1.v",
      "impl\/verilog\/infer_mul_mul_5ns_11ns_15_4_1.v",
      "impl\/verilog\/infer_mul_mul_14ns_16ns_29_4_1.v",
      "impl\/verilog\/infer_set3DFloatArray.v",
      "impl\/verilog\/infer_set3DFloatArray_1.v",
      "impl\/verilog\/infer_set3DFloatArray_2.v",
      "impl\/verilog\/infer_sitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/infer_urem_12ns_12ns_12_16_1.v",
      "impl\/verilog\/infer_urem_12ns_12ns_12_16_seq_1.v",
      "impl\/verilog\/infer_urem_14ns_12ns_14_18_1.v",
      "impl\/verilog\/infer_urem_14ns_12ns_14_18_seq_1.v",
      "impl\/verilog\/infer_urem_15ns_12ns_15_19_1.v",
      "impl\/verilog\/infer.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/infer_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fdiv_8_no_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/infer_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/infer.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/frank\/Documents\/Git\/Final_Embbeded_Group6\/CNN\/VITIS_HLS\/cnn\/solution1\/.debug\/infer.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "infer_ap_fadd_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fcmp_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name infer_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fdiv_8_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 8 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fdiv_8_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "infer_ap_sitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name infer_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "infer_input_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "infer_input_V_",
      "portMap": {
        "infer_input_V_dout": "RD_DATA",
        "infer_input_V_empty_n": "EMPTY_N",
        "infer_input_V_read": "RD_EN"
      },
      "ports": [
        "infer_input_V_dout",
        "infer_input_V_empty_n",
        "infer_input_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "infer_input"
        }]
    },
    "infer_output_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "infer_output_V_",
      "portMap": {
        "infer_output_V_din": "WR_DATA",
        "infer_output_V_full_n": "FULL_N",
        "infer_output_V_write": "WR_EN"
      },
      "ports": [
        "infer_output_V_din",
        "infer_output_V_full_n",
        "infer_output_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "infer_output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "infer_input_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "infer_input_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "infer_input_V_read": {
      "dir": "out",
      "width": "1"
    },
    "infer_output_V_din": {
      "dir": "out",
      "width": "32"
    },
    "infer_output_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "infer_output_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "infer",
      "Instances": [
        {
          "ModuleName": "conv2d_1",
          "InstanceName": "grp_conv2d_1_fu_801"
        },
        {
          "ModuleName": "conv2d",
          "InstanceName": "grp_conv2d_fu_820"
        },
        {
          "ModuleName": "set3DFloatArray_2",
          "InstanceName": "grp_set3DFloatArray_2_fu_832"
        },
        {
          "ModuleName": "set3DFloatArray",
          "InstanceName": "grp_set3DFloatArray_fu_846"
        },
        {
          "ModuleName": "set3DFloatArray_1",
          "InstanceName": "grp_set3DFloatArray_1_fu_852"
        }
      ]
    },
    "Info": {
      "set3DFloatArray_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "set3DFloatArray": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "infer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "set3DFloatArray_2": {
        "Latency": {
          "LatencyBest": "15509",
          "LatencyAvg": "15509",
          "LatencyWorst": "15509",
          "PipelineII": "15509",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.248"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "15488",
            "Latency": "15507",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "785",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "744",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_1": {
        "Latency": {
          "LatencyBest": "1099649",
          "LatencyAvg": "1099649",
          "LatencyWorst": "1099649",
          "PipelineII": "1099649",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.036"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3",
            "TripCount": "15488",
            "Latency": "1099648",
            "PipelineII": "",
            "PipelineDepth": "71",
            "Loops": [{
                "Name": "VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6",
                "TripCount": "9",
                "Latency": "41",
                "PipelineII": "4",
                "PipelineDepth": "10"
              }]
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "814",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1722",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray_1": {
        "Latency": {
          "LatencyBest": "3891",
          "LatencyAvg": "3891",
          "LatencyWorst": "3891",
          "PipelineII": "3891",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.761"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "3872",
            "Latency": "3889",
            "PipelineII": "1",
            "PipelineDepth": "19"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "657",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "657",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "set3DFloatArray": {
        "Latency": {
          "LatencyBest": "2608",
          "LatencyAvg": "2608",
          "LatencyWorst": "2608",
          "PipelineII": "2608",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.141"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3",
            "TripCount": "2592",
            "Latency": "2606",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "FF": "519",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "651",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "3115585",
          "LatencyAvg": "3115585",
          "LatencyWorst": "3115585",
          "PipelineII": "3115585",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.036"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3",
            "TripCount": "2592",
            "Latency": "3115584",
            "PipelineII": "",
            "PipelineDepth": "1202",
            "Loops": [{
                "Name": "VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6",
                "TripCount": "288",
                "Latency": "1175",
                "PipelineII": "4",
                "PipelineDepth": "28"
              }]
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "4",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "1340",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1591",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "infer": {
        "Latency": {
          "LatencyBest": "4242308",
          "LatencyAvg": "4242308",
          "LatencyWorst": "4242308",
          "PipelineII": "4242309",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "12.036"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_198_1",
            "TripCount": "576",
            "Latency": "581",
            "PipelineII": "1",
            "PipelineDepth": "7"
          },
          {
            "Name": "VITIS_LOOP_31_1_VITIS_LOOP_33_2",
            "TripCount": "576",
            "Latency": "587",
            "PipelineII": "1",
            "PipelineDepth": "13"
          },
          {
            "Name": "VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3",
            "TripCount": "3872",
            "Latency": "7771",
            "PipelineII": "2",
            "PipelineDepth": "30"
          },
          {
            "Name": "VITIS_LOOP_308_2",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "79",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "18",
          "DSP": "13",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "3",
          "FF": "10602",
          "AVAIL_FF": "141120",
          "UTIL_FF": "7",
          "LUT": "13764",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-22 04:15:45 +0100",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
