# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 40
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:1.1-39.10"
module \priority_memory
  parameter \ABITS 4
  parameter \WIDTH 8
  wire $auto$rtlil.cc:3011:Eq$5
  wire $auto$rtlil.cc:3024:LogicAnd$7
  wire width 4 $memwr$\mem$addr$1
  wire width 8 $memwr$\mem$data$2
  wire $memwr$\mem$en$3
  wire width 8 $procmux$11_Y
  wire width 8 $procmux$16_Y
  wire width 8 $procmux$22_Y
  wire width 4 $procmux$28_Y
  wire $procmux$34_Y
  wire width 8 $procmux$9_Y
  attribute \src "dut.sv:2.23-2.29"
  wire width 4 input 4 \addr_a
  attribute \src "dut.sv:3.18-3.24"
  wire width 4 input 9 \addr_b
  attribute \src "dut.sv:2.2-2.5"
  wire input 1 \clk
  wire width 8 \memrd_mem_DATA
  wire width 8 \memrd_mem_DATA_1
  attribute \init 8'00000000
  attribute \src "dut.sv:2.40-2.47"
  wire width 8 output 6 \rdata_a
  attribute \init 8'00000000
  attribute \src "dut.sv:3.35-3.42"
  wire width 8 output 11 \rdata_b
  attribute \src "dut.sv:2.15-2.21"
  wire input 3 \rden_a
  attribute \src "dut.sv:3.10-3.16"
  wire input 8 \rden_b
  attribute \src "dut.sv:2.31-2.38"
  wire width 8 input 5 \wdata_a
  attribute \src "dut.sv:3.26-3.33"
  wire width 8 input 10 \wdata_b
  attribute \src "dut.sv:2.7-2.13"
  wire input 2 \wren_a
  attribute \src "dut.sv:3.2-3.8"
  wire input 7 \wren_b
  attribute \src "dut.sv:15.18-15.21"
  memory width 8 size 16 \mem
  cell $logic_and $auto$expression.cpp:373:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_a
    connect \B $auto$rtlil.cc:3011:Eq$5
    connect \Y $auto$rtlil.cc:3024:LogicAnd$7
  end
  cell $eq $auto$expression.cpp:532:import_operation$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \addr_a
    connect \B \addr_b
    connect \Y $auto$rtlil.cc:3011:Eq$5
  end
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$39
    parameter \ABITS 4
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    parameter \MEMID "\\mem"
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \WIDTH 8
    connect \ADDR $memwr$\mem$addr$1
    connect \CLK \clk
    connect \DATA $memwr$\mem$data$2
    connect \EN { $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 $memwr$\mem$en$3 }
  end
  attribute \src "dut.sv:33.8-37.28"
  cell $mux $procmux$11
    parameter \WIDTH 8
    connect \A 8'x
    connect \B $procmux$9_Y
    connect \S \rden_b
    connect \Y $procmux$11_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:31.3-37.28"
  cell $mux $procmux$14
    parameter \WIDTH 8
    connect \A $procmux$11_Y
    connect \B 8'x
    connect \S \wren_b
    connect \Y \rdata_b
  end
  attribute \src "dut.sv:27.8-28.27"
  cell $mux $procmux$16
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \memrd_mem_DATA
    connect \S \rden_a
    connect \Y $procmux$16_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:25.3-28.27"
  cell $mux $procmux$19
    parameter \WIDTH 8
    connect \A $procmux$16_Y
    connect \B 8'x
    connect \S \wren_a
    connect \Y \rdata_a
  end
  attribute \full_case 1
  attribute \src "dut.sv:25.3-28.27"
  cell $mux $procmux$22
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \wdata_a
    connect \S \wren_a
    connect \Y $procmux$22_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:31.3-37.28"
  cell $mux $procmux$25
    parameter \WIDTH 8
    connect \A $procmux$22_Y
    connect \B \wdata_b
    connect \S \wren_b
    connect \Y $memwr$\mem$data$2
  end
  attribute \full_case 1
  attribute \src "dut.sv:25.3-28.27"
  cell $mux $procmux$28
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \addr_a
    connect \S \wren_a
    connect \Y $procmux$28_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:31.3-37.28"
  cell $mux $procmux$31
    parameter \WIDTH 4
    connect \A $procmux$28_Y
    connect \B \addr_b
    connect \S \wren_b
    connect \Y $memwr$\mem$addr$1
  end
  attribute \full_case 1
  attribute \src "dut.sv:25.3-28.27"
  cell $mux $procmux$34
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \wren_a
    connect \Y $procmux$34_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:31.3-37.28"
  cell $mux $procmux$37
    parameter \WIDTH 1
    connect \A $procmux$34_Y
    connect \B 1'1
    connect \S \wren_b
    connect \Y $memwr$\mem$en$3
  end
  attribute \full_case 1
  attribute \src "dut.sv:34.4-37.28"
  cell $mux $procmux$9
    parameter \WIDTH 8
    connect \A \memrd_mem_DATA_1
    connect \B \wdata_a
    connect \S $auto$rtlil.cc:3024:LogicAnd$7
    connect \Y $procmux$9_Y
  end
  attribute \src "dut.sv:28.19-28.25"
  cell $memrd \memrd_mem
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_a
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA
    connect \EN 1'1
  end
  attribute \src "dut.sv:37.20-37.26"
  cell $memrd \memrd_mem_1
    parameter \ABITS 4
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\mem"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \addr_b
    connect \CLK 1'x
    connect \DATA \memrd_mem_DATA_1
    connect \EN 1'1
  end
end
