Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 28 Nov 2018 08:47:00 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga007.jf.intel.com (orsmga007.jf.intel.com [10.7.209.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id A797158041B;
	Tue, 27 Nov 2018 08:30:42 -0800 (PST)
Received: from fmsmga105.fm.intel.com ([10.1.193.10])
  by orsmga007-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 27 Nov 2018 08:30:41 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3ABtKXDxXRDSQaEX0pPsGPsSzuxC7V8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYZhGEu6dThVPEFb/W9+hDw7KP9fy4CSpYud6oizMrSNR0TRgLiM?=
 =?us-ascii?q?EbzUQLIfWuLgnFFsPsdDEwB89YVVVorDmROElRH9viNRWJ+iXhpTEdFQ/iOgVr?=
 =?us-ascii?q?O+/7BpDdj9it1+C15pbffxhEiCCybL9uLxi6txndutULioZ+N6g9zQfErGFVcO?=
 =?us-ascii?q?pM32NoIlyTnxf45siu+ZNo7jpdtfE8+cNeSKv2Z6s3Q6BWAzQgKGA1+dbktQLf?=
 =?us-ascii?q?QguV53sTSXsZnxxVCAXY9h76X5Pxsizntuph3SSRIMP7QawoVTmk8qxmUwHjhj?=
 =?us-ascii?q?sZODEl8WHXks1wg7xdoBK9vBx03orYbJiIOPZiYq/ReNUXTndDUMlMTSxMGoOy?=
 =?us-ascii?q?YZUSAeQPPuhXrYf9qFQBoxSiHgmsHOHixyRUhn/vx6A2z/gtHR3E0QEmAtkAsG?=
 =?us-ascii?q?7UrNLwNKoKVe660rPIzTPdYPNUxDz/6IvIcgo7rv6XQ71/bdfaxE4tFwzblFWQ?=
 =?us-ascii?q?r5LqPzGP2uQWsGib9fBvWvmxhGE7sAxxrT2vyd0tionNnI4a1lfE9SBgzYszON?=
 =?us-ascii?q?a2Rkl7Ydu+H5tRsSGXL5Z2Qtg8TGFyoyY60qcJtoKlcyQQyJQnwBDeZvqaeIaL?=
 =?us-ascii?q?+hLuTPidLSt8iX5/Zb6yiQi+/VK9xuD/SsW4yldHoyhdntXSq3wA2Qbf5tWGR/?=
 =?us-ascii?q?dg5Eus2iyD2gPN5uxCPEs6j7DUK4Q7zb41jpcTsVrMHivxmEjukq+WeVsr+vKy?=
 =?us-ascii?q?5+TkfLrmvJmcOJFwig3kNaQugMO/Dfw5MggIQWeb5fyx2KP/8UD9WrlGk/M7nr?=
 =?us-ascii?q?fDvJzHJskXurS1Dg5X34o77hawFTam0NAWnXkdK1JFfQqKj4zoO1HIPfD5Au6z?=
 =?us-ascii?q?g1eynzdxwfDJILnhDozKLnnNlrfuY6x95lVCyAo8099f/YhYCrIfL/LpXE/+qt?=
 =?us-ascii?q?jYAgU+MwyuzObrEM992Z8GWWKTHq+ZN7vfsVuJ5uIsPeaAfoAUuCvmJvgh5v7u?=
 =?us-ascii?q?i2I5mFAHcamo25sXdG63HvB8L0qFZnrsh88LEX0WsQomUOzqlFqCXCZTZ3moXq?=
 =?us-ascii?q?I8+is0CIW8AYfDW4CimrqB3CigE51SZ2BGDE2MEHjye4WFXfcMdDydIst7njMY?=
 =?us-ascii?q?UrihTpcr1Quyuw/i17pnMu3U9zUatZLkytd5/e7TlRY09TxyCMSQyGWNT2Bynm?=
 =?us-ascii?q?MVSD46xqF/oUphylid1ah0meBXFdtW5/lRSAc1KYbcz/BmC9D1Qg/OZMyJSFah?=
 =?us-ascii?q?QtWlGz0xVMg+w90VbkZ5GtWiiA3D3iWwD78UkbyLGII78qbG03ftIMZ9zm7M1L?=
 =?us-ascii?q?M9gFk+XstPKWqmi7Z89wfJAY7FiUGZl6eweqQa0y7A72ODzWuIvEFFXw98S6TF?=
 =?us-ascii?q?XXYDZkTIqdT1/F/NT7irCb4/KAtO1daCKrdWat3ulVhJWe3sOMrAbG6rm2e/Hx?=
 =?us-ascii?q?CIxqiSY4rsfGkd2CbdCE0Akw0I+XaGNA4+Bjquom7EDTxuE07vbF3o8eVktHy7?=
 =?us-ascii?q?SUo0xRmQb0J9z7q15gIVhfuERvwOxL0Epjkupy90HFmn2dLWEMSPpwx6caVYYN?=
 =?us-ascii?q?M95kpH1G3Duwx8OJygM75thloEfwtruEPu0g19Cp9cnsgysHMq0A1yJLqE0FNA?=
 =?us-ascii?q?cjOY2ozwOr3XK2Xo4BCjcanW2kva0NaX/KcP5+81q1HivAGvC0oj/G9r09hT03?=
 =?us-ascii?q?uA+JrKCBAeXo72UkYy7xJ6va3VYjEh54PI0n1hKbO7sjvc1NMmGuQkygyscMxC?=
 =?us-ascii?q?MKyZDgDyFc4aB8+wKOExn1ipbxQEPP1d9aIuPsOmceeG17CvPOp6gD2mimFH6p?=
 =?us-ascii?q?hn0k2Q7yp8VvLI35EdzvCYwwuLTSvzgE2gs8D3g49EYz4SE3G7ySjlAo5Re6Jz?=
 =?us-ascii?q?cZwKCWeoP8242NF+i4TxVH5f8V6pH0kG19OxeRqOc1z92hVd1V4WoXO7gyS41S?=
 =?us-ascii?q?F7kzYzoqqZwiPO2eXieAMbNWFRQGltkEnjIZKzj9AcR0WoawkplB245Uf13aRb?=
 =?us-ascii?q?paJ/L3XNTkdMZST5M2ZiUq6ovLqYf8FP8I8osTlQUOmkYVGaS6TxohsA3yP4Am?=
 =?us-ascii?q?tewis2dzWrupX/ghx7h3iRLHd1rHrFZ85wwQ3T68DbRf5UxjAGXjV3iSHLBlig?=
 =?us-ascii?q?ONmk5deUmI3ZsuC9VGKhUYdfcTLxwoODtyu75GtqDgO5n/2ont3nEA460TL01t?=
 =?us-ascii?q?VwVCXIqgr8bZfv16igLe1neUxoDkfm68VmAoF+jpcwhJYI1HkanJqV+mALkWXy?=
 =?us-ascii?q?MdVdwq/+aHsNRTgWw9/a+gTl2UtjLm6XyIL9THmS3sxhZ9yiaGMMxi0999xKCL?=
 =?us-ascii?q?uT7LFcnit6uFu4oRjRYfhghDgdz/Qu5WUeg+EIvgot0yqcDqoTHUleISzjiRCI?=
 =?us-ascii?q?48qio6VQYWalaaKw21ZmndC9ELGCpRlRWHP4epchByB89Mt+P0zX0H3v9I7kYs?=
 =?us-ascii?q?LfYswJth2biBrAi+lVKJQslvsFnyZnOGT9vWE7xO4/lxBhwZa6vI2fIWV34K25?=
 =?us-ascii?q?GgJYNiHyZ84L5jHtiqNektyX3o+1GJVhBy4LXIDpTf+zFDIStPLnNxuBETEmq3?=
 =?us-ascii?q?ebH6bfEhGb6Et8s33PFJWrPWmNJHYF1dViWAWdJEtHjQ8PRjo6mZo5Fh2wyMzl?=
 =?us-ascii?q?bUd0/TQR5l/+qhtRxeNkLRj/UmHDpAi2bjc4UoSQLB1T7gta/UfaLdSe7v5vHy?=
 =?us-ascii?q?Ff5pChrhaCKmmFaARTF20JRlaIB1P+Prmt+NnA9fKXBvGlIvvKYLWOr/FeVviS?=
 =?us-ascii?q?yZKu1Itm4yiDNsGVMnZ+CP0731JJXWplFMTBhzUPVysXmjrNbs6cuRe84zB3od?=
 =?us-ascii?q?q58PjxQwLv4o2PC7RJPNVr+hC2h7qDNuGKiCZ4LzZYyo0DxXvSxLcD214Sjjlk?=
 =?us-ascii?q?dyOxHrQYqS7NUKXQl7dXDxEFaiNzN8hI76Mm0glOI87bjdz12aBijv4oEFdITl?=
 =?us-ascii?q?jhmsCvZcwXLGCxLlLHBECXNLuYIT3H2d34YaS5SbdIluVbqwWwuSqHE0/kJjmM?=
 =?us-ascii?q?jSTpWAu1Me5SjCCXJhheuICmfxZpCGjjSs/maxKhPN92iz023aM7hnfQOWEANj?=
 =?us-ascii?q?h8dltHrqeM4iNAnvV/B2tB42J5LemFniaV9fXXJowKvvtrHCt0kflX4HA7y7tT?=
 =?us-ascii?q?8SFFS+Z5mCrUrt5yvV6mlvODxSZgUBpLsjxLnp6EvV1+OaXF8ZlNQXbF8wgL7W?=
 =?us-ascii?q?WVChQKocNqC9zvu69KzNjPm7n+KDND89LS4MsdCNLYKMOBMHo9LxXpHCTYAxcC?=
 =?us-ascii?q?TT6uZinjgBlZkfeP5jiOs54qq7Djn50BTrJUTlsoDuhcAUNgWJQHKYd2Wz5ii7?=
 =?us-ascii?q?+DhdQEzXC5qwXVRcMctZfCBdyIBvC6CjuDi7RGL/kL27ryII9bYo/2wUpvaB9h?=
 =?us-ascii?q?n57DEUfbdd9IqyxlKAQzpRMeozBFUmQv1he9OUuW63gJGKvxx0Zuhw=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BgAAAacP1bh0O0hNFkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUQcBAQsBAYNqJ4N5iBhfiymCDRSDMYZACY0yggUBASsBhECEOiI0CQ0BAwE?=
 =?us-ascii?q?BAQEBAQIBEwEBAQgNCQgpIwxCAQEBAwkCBQGBXSQBgmIBAgMBAiAEGQEbHQEDA?=
 =?us-ascii?q?gkBAQUFGAICBSECAgMMARMRAQUBHAcXgxyBaQEDFQQBmVo8iw18FgUBF4J3BYQ?=
 =?us-ascii?q?7ChknDV0xgQYCBhJ5iWaBHIIWgRGDEoUBgwSCVwKJT5VtUAcCiimHHwoCgU2He?=
 =?us-ascii?q?TaHA5gQBgIJBw8hgSWCDXBQgmyCGwwXg0qKVD8ygQQBAQGBVINEhGKDFQEB?=
X-IPAS-Result: =?us-ascii?q?A0BgAAAacP1bh0O0hNFkHAEBAQQBAQcEAQGBUQcBAQsBAYN?=
 =?us-ascii?q?qJ4N5iBhfiymCDRSDMYZACY0yggUBASsBhECEOiI0CQ0BAwEBAQEBAQIBEwEBA?=
 =?us-ascii?q?QgNCQgpIwxCAQEBAwkCBQGBXSQBgmIBAgMBAiAEGQEbHQEDAgkBAQUFGAICBSE?=
 =?us-ascii?q?CAgMMARMRAQUBHAcXgxyBaQEDFQQBmVo8iw18FgUBF4J3BYQ7ChknDV0xgQYCB?=
 =?us-ascii?q?hJ5iWaBHIIWgRGDEoUBgwSCVwKJT5VtUAcCiimHHwoCgU2HeTaHA5gQBgIJBw8?=
 =?us-ascii?q?hgSWCDXBQgmyCGwwXg0qKVD8ygQQBAQGBVINEhGKDFQEB?=
X-IronPort-AV: E=Sophos;i="5.56,287,1539673200"; 
   d="scan'208";a="139769773"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 27 Nov 2018 08:30:25 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1731156AbeK1D2d (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Tue, 27 Nov 2018 22:28:33 -0500
Received: from mail-wm1-f65.google.com ([209.85.128.65]:55876 "EHLO
        mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1731052AbeK1D2c (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 27 Nov 2018 22:28:32 -0500
Received: by mail-wm1-f65.google.com with SMTP id y139so22373270wmc.5;
        Tue, 27 Nov 2018 08:30:05 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:in-reply-to:references
         :mime-version:content-transfer-encoding;
        bh=h1vxwY12ZnXna5PNRNOHm0KYChO+Mdkzl895E5hCXDY=;
        b=V6kfIhSMTL4TsFEhyzWFj6cr9r+/BrtjjEVc0qn8NsNfTB9rIX876de18w6vjMYAqn
         n0DP9NpgiHDR8j+JfH7aJxHdIfA+/MiUp5uzogpN3Xi2KEKuMXFREUBafFXMtVpE8Z/k
         ICY01kog/zNMHU2v/VMjgFMAjw2J442AMTna+F+juoRrmKVyXiVzqLYL6LLiFJUjLPNj
         bHn/T+k56f/30oC2uj3/jjjusPHHa2FbwffE6DUuKybWErQJU0c4zOZrLBoZy2xHiU/o
         s9uj4feX+rBvvCt86txw8B/S29ZYOgtAxClOy6OhxoJ09e8UH6wUYUCrQQ0agIT67M88
         GY9A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
         :references:mime-version:content-transfer-encoding;
        bh=h1vxwY12ZnXna5PNRNOHm0KYChO+Mdkzl895E5hCXDY=;
        b=M0CGi2SEnUcM/LK8IC6Q7wQsXj496a2s5ZD9aOis6TUYrwr8vh/jhoFoB/eVYb3blY
         0HriFBcN3DmRoVBJznu40t+OrAnU/1FsZDVXSZP3nt42mr2/Loczz7B4sSYazYaU+cO1
         WaDl3R9yTHJUjnJYFTl+CzA0fxqfcGSgbBjC0nEe+TUIUsOWCJdpWWGaDqcT3GN3D2Yz
         /bs1b7eJRONLUXJB3YpKZFi5gkJXvihy/PEa9FTDyOLYuICumjL4WCKC76UL1Y2F+muW
         C57HH8RyWSevWTDHs2/A+2zWP6auwfk//Ub7Hb+iXoa/EeKHv5R3qkvVPaUCjx9B9U0s
         fCUQ==
X-Gm-Message-State: AA+aEWbNouo92Rzk4HmobWhOE2A4H4Jn3Xg0GZgsC2pRlKo+jtaOiJSI
        ehJWtJ7r/NgdP90Ri/PY7lI=
X-Google-Smtp-Source: AFSGD/USsbceCzHgChRgY8bPfMjeJ4aUcMOKPjgmVFRPWR64lJbn/rWi4GzvKM+EDAmwJwSsevQgfw==
X-Received: by 2002:a1c:1f81:: with SMTP id f123mr23129928wmf.64.1543336204630;
        Tue, 27 Nov 2018 08:30:04 -0800 (PST)
Received: from jernej-laptop.localnet (cpe1-8-82.cable.triera.net. [213.161.8.82])
        by smtp.gmail.com with ESMTPSA id b13sm5327097wrn.28.2018.11.27.08.30.01
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Tue, 27 Nov 2018 08:30:02 -0800 (PST)
From: Jernej =?utf-8?B?xaBrcmFiZWM=?= <jernej.skrabec@gmail.com>
To: linux-sunxi@googlegroups.com, maxime.ripard@bootlin.com
Cc: hans.verkuil@cisco.com, acourbot@chromium.org,
        sakari.ailus@linux.intel.com,
        Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
        tfiga@chromium.org, posciak@chromium.org,
        Paul Kocialkowski <paul.kocialkowski@bootlin.com>,
        Chen-Yu Tsai <wens@csie.org>, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, linux-media@vger.kernel.org,
        nicolas.dufresne@collabora.com, jenskuske@gmail.com,
        Thomas Petazzoni <thomas.petazzoni@bootlin.com>
Subject: Re: [linux-sunxi] [PATCH v2 2/2] media: cedrus: Add H264 decoding support
Date: Tue, 27 Nov 2018 17:30:00 +0100
Message-ID: <6005903.5qHflpuMbl@jernej-laptop>
In-Reply-To: <20181127155028.5ukw3g6zjbnvarbp@flea>
References: <20181115145650.9827-1-maxime.ripard@bootlin.com> <2826880.kP3DS59ZBy@jernej-laptop> <20181127155028.5ukw3g6zjbnvarbp@flea>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
Content-Type: text/plain; charset="UTF-8"
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Dne torek, 27. november 2018 ob 16:50:28 CET je Maxime Ripard napisal(a):
> Hi Jernej,
>=20
> Thanks for your review!
>=20
> On Sat, Nov 24, 2018 at 09:43:43PM +0100, Jernej =C5=A0krabec wrote:
> > > +enum cedrus_h264_sram_off {
> > > +	CEDRUS_SRAM_H264_PRED_WEIGHT_TABLE	=3D 0x000,
> > > +	CEDRUS_SRAM_H264_FRAMEBUFFER_LIST	=3D 0x100,
> > > +	CEDRUS_SRAM_H264_REF_LIST_0		=3D 0x190,
> > > +	CEDRUS_SRAM_H264_REF_LIST_1		=3D 0x199,
> > > +	CEDRUS_SRAM_H264_SCALING_LIST_8x8	=3D 0x200,
> > > +	CEDRUS_SRAM_H264_SCALING_LIST_4x4	=3D 0x218,
> >=20
> > I triple checked above address and it should be 0x220. For easier
> > implementation later, you might want to add second scaling list address
> > for
> > 8x8 at 0x210. Then you can do something like:
> >=20
> > cedrus_h264_write_sram(dev, CEDRUS_SRAM_H264_SCALING_LIST_8x8_0,
> >=20
> > 			       scaling->scaling_list_8x8[0],
> > 			       sizeof(scaling->scaling_list_8x8[0]));
> >=20
> > cedrus_h264_write_sram(dev, CEDRUS_SRAM_H264_SCALING_LIST_8x8_1,
> >=20
> > 			       scaling->scaling_list_8x8[3],
> > 			       sizeof(scaling->scaling_list_8x8[0]));
> >=20
> > cedrus_h264_write_sram(dev, CEDRUS_SRAM_H264_SCALING_LIST_4x4,
> >=20
> > 			       scaling->scaling_list_4x4,
> > 			       sizeof(scaling->scaling_list_4x4));
> >=20
> > I know that it's not implemented here, just FYI.
>=20
> Ack. I guess I can just leave it out entirely for now, since it's not
> implemented.
>=20
> > > +static void cedrus_fill_ref_pic(struct cedrus_ctx *ctx,
> > > +				struct cedrus_buffer *buf,
> > > +				unsigned int top_field_order_cnt,
> > > +				unsigned int bottom_field_order_cnt,
> > > +				struct cedrus_h264_sram_ref_pic *pic)
> > > +{
> > > +	struct vb2_buffer *vbuf =3D &buf->m2m_buf.vb.vb2_buf;
> > > +	unsigned int position =3D buf->codec.h264.position;
> > > +
> > > +	pic->top_field_order_cnt =3D top_field_order_cnt;
> > > +	pic->bottom_field_order_cnt =3D bottom_field_order_cnt;
> > > +	pic->frame_info =3D buf->codec.h264.pic_type << 8;
> > > +
> > > +	pic->luma_ptr =3D cedrus_buf_addr(vbuf, &ctx->dst_fmt, 0) - PHYS_OF=
=46SET;
> > > +	pic->chroma_ptr =3D cedrus_buf_addr(vbuf, &ctx->dst_fmt, 1) -
> > > PHYS_OFFSET;
> >=20
> > I think subtracting PHYS_OFFSET breaks driver on H3 boards with 2 GiB of
> > RAM. Isn't that unnecessary anyway due to
> >=20
> > dev->dev->dma_pfn_offset =3D PHYS_PFN_OFFSET;
> >=20
> > in cedrus_hw.c?
> >=20
> > This comment is meant for all PHYS_OFFSET subtracting in this patch.
>=20
> PHYS_OFFSET was needed on some older SoCs, and the dma_pfn_offset
> trick wasn't working, I hacked it and forgot about it. I'll try to
> figure it out for the next version.
>=20
> > > +static void _cedrus_write_ref_list(struct cedrus_ctx *ctx,
> > > +				   struct cedrus_run *run,
> > > +				   const u8 *ref_list, u8 num_ref,
> > > +				   enum cedrus_h264_sram_off sram)
> > > +{
> > > +	const struct v4l2_ctrl_h264_decode_param *decode =3D
> > > run->h264.decode_param; +	struct vb2_queue *cap_q =3D
> > > &ctx->fh.m2m_ctx->cap_q_ctx.q;
> > > +	struct cedrus_dev *dev =3D ctx->dev;
> > > +	u32 sram_array[CEDRUS_MAX_REF_IDX / sizeof(u32)];
> > > +	unsigned int size, i;
> > > +
> > > +	memset(sram_array, 0, sizeof(sram_array));
> > > +
> > > +	for (i =3D 0; i < num_ref; i +=3D 4) {
> > > +		unsigned int j;
> > > +
> > > +		for (j =3D 0; j < 4; j++) {
> >=20
> > I don't think you have to complicate with two loops here.
> > cedrus_h264_write_sram() takes void* and it aligns to 4 anyway. So as l=
ong
> > input buffer is multiple of 4 (u8[CEDRUS_MAX_REF_IDX] qualifies for tha=
t),
> > you can use single for loop with "u8 sram_array[CEDRUS_MAX_REF_IDX]".
> > This should make code much more readable.
>=20
> This wasn't really about the alignment, but in order to get the
> offsets in the u32 and the array more easily.
>=20
> Breaking out the loop will make that computation less easy on the eye,
> so I guess it's very subjective.
>=20

=46or some strange reason, code below fixes decoding issue from one of my t=
est=20
samples. This is what I actually meant with 1 loop approach:

static void _cedrus_write_ref_list(struct cedrus_ctx *ctx,
				   struct cedrus_run *run,
				   const u8 *ref_list, u8 num_ref,
				   enum cedrus_h264_sram_off sram)
{
	const struct v4l2_ctrl_h264_decode_param *decode =3D run->h264.decode_para=
m;
	struct vb2_queue *cap_q =3D &ctx->fh.m2m_ctx->cap_q_ctx.q;
	struct cedrus_dev *dev =3D ctx->dev;
	u8 sram_array[CEDRUS_MAX_REF_IDX];
	unsigned int i;

	memset(sram_array, 0, sizeof(sram_array));
	num_ref =3D min(num_ref, (u8)CEDRUS_MAX_REF_IDX);

	for (i =3D 0; i < num_ref; i++) {
		const struct v4l2_h264_dpb_entry *dpb;
		const struct cedrus_buffer *cedrus_buf;
		const struct vb2_v4l2_buffer *ref_buf;
		unsigned int position;
		int buf_idx;
		u8 dpb_idx;

		dpb_idx =3D ref_list[i];
		dpb =3D &decode->dpb[dpb_idx];

		if (!(dpb->flags & V4L2_H264_DPB_ENTRY_FLAG_ACTIVE))
			continue;

		buf_idx =3D vb2_find_tag(cap_q, dpb->tag, 0);
		if (buf_idx < 0)
			continue;

		ref_buf =3D to_vb2_v4l2_buffer(ctx->dst_bufs[buf_idx]);
		cedrus_buf =3D vb2_v4l2_to_cedrus_buffer(ref_buf);
		position =3D cedrus_buf->codec.h264.position;

		sram_array[i] |=3D position << 1;
		if (ref_buf->field =3D=3D V4L2_FIELD_BOTTOM)
			sram_array[i] |=3D BIT(0);
	}

	cedrus_h264_write_sram(dev, sram, &sram_array, num_ref);
}

IMO this code is easier to read.

> > > +			const struct v4l2_h264_dpb_entry *dpb;
> > > +			const struct cedrus_buffer *cedrus_buf;
> > > +			const struct vb2_v4l2_buffer *ref_buf;
> > > +			unsigned int position;
> > > +			int buf_idx;
> > > +			u8 ref_idx =3D i + j;
> > > +			u8 dpb_idx;
> > > +
> > > +			if (ref_idx >=3D num_ref)
> > > +				break;
> > > +
> > > +			dpb_idx =3D ref_list[ref_idx];
> > > +			dpb =3D &decode->dpb[dpb_idx];
> > > +
> > > +			if (!(dpb->flags & V4L2_H264_DPB_ENTRY_FLAG_ACTIVE))
> > > +				continue;
> > > +
> > > +			buf_idx =3D vb2_find_tag(cap_q, dpb->tag, 0);
> > > +			if (buf_idx < 0)
> > > +				continue;
> > > +
> > > +			ref_buf =3D to_vb2_v4l2_buffer(ctx->dst_bufs[buf_idx]);
> > > +			cedrus_buf =3D vb2_v4l2_to_cedrus_buffer(ref_buf);
> > > +			position =3D cedrus_buf->codec.h264.position;
> > > +
> > > +			sram_array[i] |=3D position << (j * 8 + 1);
> > > +			if (ref_buf->field =3D=3D V4L2_FIELD_BOTTOM)
> >=20
> > You newer set above flag to buffer so this will be always false.
>=20
> As far as I know, the field is supposed to be set by the userspace.

How? I thought that only flags at queueing buffers can be set and there is =
no=20
bottom/top flag.

>=20
> > > +	// sequence parameters
> > > +	reg =3D BIT(19);
> >=20
> > This one can be inferred from sps->chroma_format_idc.
>=20
> I'll look into this
>=20

I'm using this:
reg |=3D (sps->chroma_format_idc & 0x7) << 19;

Although I can't tell if I tested anything else than 1 there (same as it wa=
s=20
before).

> > > +	reg |=3D (sps->pic_width_in_mbs_minus1 & 0xff) << 8;
> > > +	reg |=3D sps->pic_height_in_map_units_minus1 & 0xff;
> > > +	if (sps->flags & V4L2_H264_SPS_FLAG_FRAME_MBS_ONLY)
> > > +		reg |=3D BIT(18);
> > > +	if (sps->flags & V4L2_H264_SPS_FLAG_MB_ADAPTIVE_FRAME_FIELD)
> > > +		reg |=3D BIT(17);
> > > +	if (sps->flags & V4L2_H264_SPS_FLAG_DIRECT_8X8_INFERENCE)
> > > +		reg |=3D BIT(16);
> > > +	cedrus_write(dev, VE_H264_FRAME_SIZE, reg);
> > > +
> > > +	// slice parameters
> > > +	reg =3D 0;
> > > +	/*
> > > +	 * FIXME: This bit marks all the frames as references. This
> > > +	 * should probably be set based on nal_ref_idc, but the libva
> > > +	 * doesn't pass that information along, so this is not always
> > > +	 * available. We should find something else, maybe change the
> > > +	 * kernel UAPI somehow?
> > > +	 */
> > > +	reg |=3D BIT(12);
> >=20
> > I really think you should use nal_ref_idc here as it is in specificatio=
n.=20
> > You can still fake the data from libva backend. I don't think that any
> > driver needs this for anything else than check if it is 0 or not.
>=20
> Yeah, Tomasz suggested the same thing as a reply to the cover letter,
> I'll change that in the next version.
>=20
> > > +	reg |=3D (slice->slice_type & 0xf) << 8;
> > > +	reg |=3D slice->cabac_init_idc & 0x3;
> > > +	reg |=3D BIT(5);
> > > +	if (slice->flags & V4L2_H264_SLICE_FLAG_FIELD_PIC)
> > > +		reg |=3D BIT(4);
> > > +	if (slice->flags & V4L2_H264_SLICE_FLAG_BOTTOM_FIELD)
> > > +		reg |=3D BIT(3);
> > > +	if (slice->flags & V4L2_H264_SLICE_FLAG_DIRECT_SPATIAL_MV_PRED)
> > > +		reg |=3D BIT(2);
> > > +	cedrus_write(dev, VE_H264_SLICE_HDR, reg);
> > > +
> > > +	reg =3D 0;
> >=20
> > You might want to set bit 12 here, which enables active reference pictu=
re
> > override. However, I'm not completely sure about that.
>=20
> Did you find some videos that were broken because of this?

No, not really. That's why I don't really know if it is needed or not.

Best regards,
Jernej



