l2_0: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
l2_1: No MSHR lookup latency provided (mshr_latency_cycles)...intrapolated to 2 cycles.
8483 0 OUTPUT> Greetings from core 0 of 2
11579 1 OUTPUT> Greetings from core 1 of 2
15779 0 OUTPUT> 6
15991 1 OUTPUT> 6
22750 0 OUTPUT> 0
Core 0 UNREGISTERING EXIT
23014 1 OUTPUT> 0
Core 1 UNREGISTERING EXIT
CHDL 1 counter "counter_cycles": 23062
CHDL 1 counter "counter_instructions": 2290
CHDL 0 counter "counter_cycles": 23062
CHDL 0 counter "counter_instructions": 3991
Simulation is complete, simulated time: 23.0625 us
