timestamp 1654310890
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use cap_40fF cap_40fF_0 0 -1 -8732 1 0 27498
use cmos_switch_fin cmos_switch_1 -1 0 -8307 0 1 28009
use cmos_switch_fin cmos_switch_0 1 0 -10337 0 1 28009
use cmos_switch_fin cmos_switch_5 -1 0 9695 0 1 27631
use cmos_switch_fin cmos_switch_4 1 0 8405 0 1 27631
use cmos_switch_fin cmos_switch_3 -1 0 3154 0 1 27773
use cmos_switch_fin cmos_switch_2 1 0 1465 0 1 27773
use cap_3pF_8x1 cap_3pF_8x1_0 0 -1 11832 1 0 3532
use cap_6pF_8x2 cap_6pF_8x2_0 0 -1 8353 1 0 3532
use cap_10fF cap_10fF_0 0 -1 9349 1 0 27529
use cap_20fF cap_20fF_0 0 -1 2809 1 0 27514
use cap_12pF cap_12pF_0 0 -1 -1404 1 0 3558
node "m4_9802_27669#" 0 309.58 9802 27669 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97500 1568 0 0 0 0
node "m4_9370_27748#" 0 64.3112 9370 27748 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7056 340 0 0 0 0
node "m4_8636_27748#" 0 64.3112 8636 27748 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7056 340 0 0 0 0
node "m4_8089_27228#" 0 321.888 8089 27228 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 99840 1632 0 0 0 0
node "m4_3262_27811#" 0 346.284 3262 27811 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 64572 1802 0 0 0 0
node "m4_2832_27890#" 0 64.3112 2832 27890 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7056 340 0 0 0 0
node "m4_1688_27890#" 0 64.3112 1688 27890 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7056 340 0 0 0 0
node "m4_1126_27212#" 0 365.313 1126 27212 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 120864 1844 0 0 0 0
node "m4_n8137_28126#" 1 455.518 -8137 28126 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68688 2388 0 0 0 0
node "m4_n8751_28126#" 0 126.968 -8751 28126 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18792 666 0 0 0 0
node "m4_n10135_28126#" 0 143.882 -10135 28126 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21960 754 0 0 0 0
node "m3_1358_1615#" 0 1539.97 1358 1615 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1365_5137#" 0 1539.97 1365 5137 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1373_8586#" 0 1539.97 1373 8586 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1367_12061#" 0 1539.97 1367 12061 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1360_15559#" 0 1539.97 1360 15559 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1369_19012#" 0 1539.97 1369 19012 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1362_22490#" 0 1539.97 1362 22490 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_1351_26090#" 0 1539.97 1351 26090 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 458560 3506 59961 980 458560 3506 0 0
node "m3_8323_27112#" 1 840.739 8323 27112 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 192131 3820 0 0 0 0 0 0
node "m3_1370_26963#" 1 658.894 1370 26963 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 125814 3030 0 0 0 0 0 0
node "m3_n9711_27215#" 0 214.929 -9711 27215 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 54964 968 0 0 0 0 0 0
node "m2_9535_27531#" 0 150.857 9535 27531 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4144 260 14850 582 0 0 0 0 0 0
node "m2_8509_27531#" 0 150.428 8509 27531 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4144 260 14784 580 0 0 0 0 0 0
node "m2_2994_27673#" 0 150.857 2994 27673 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4144 260 14850 582 0 0 0 0 0 0
node "m2_1569_27673#" 0 150.839 1569 27673 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4218 262 14850 582 0 0 0 0 0 0
node "m2_n8477_27925#" 0 209.356 -8477 27925 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4144 260 20328 748 0 0 0 0 0 0
node "m2_n10241_27926#" 0 208.067 -10241 27926 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4144 260 20130 742 0 0 0 0 0 0
node "m1_n11724_29256#" 0 10805.5 -11724 29256 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29356#" 0 10805.5 -11724 29356 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29456#" 0 10805.5 -11724 29456 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29556#" 0 10805.5 -11724 29556 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29656#" 0 10805.5 -11724 29656 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29756#" 0 10805.5 -11724 29756 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
node "m1_n11724_29856#" 0 10805.5 -11724 29856 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 801664 50168 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m4_3262_27811#" "m4_2832_27890#" 12.6668
cap "m2_8509_27531#" "m3_8323_27112#" 42.2515
cap "m1_n11724_29656#" "m1_n11724_29356#" 4206.49
cap "m4_8089_27228#" "m4_8636_27748#" 12.4994
cap "m3_8323_27112#" "m2_9535_27531#" 45.5788
cap "m1_n11724_29756#" "m1_n11724_29556#" 6710.36
cap "m4_9370_27748#" "m4_9802_27669#" 13.3023
cap "m1_n11724_29456#" "m1_n11724_29256#" 6710.36
cap "m1_n11724_29756#" "m1_n11724_29356#" 3063.42
cap "m1_n11724_29456#" "m1_n11724_29656#" 6710.36
cap "m1_n11724_29656#" "m1_n11724_29256#" 3063.42
cap "m1_n11724_29556#" "m1_n11724_29356#" 6710.36
cap "m1_n11724_29856#" "m1_n11724_29456#" 3063.42
cap "m4_1688_27890#" "m4_1126_27212#" 12.3692
cap "m4_n8137_28126#" "m4_n8751_28126#" 13.6657
cap "m1_n11724_29856#" "m1_n11724_29656#" 6710.36
cap "m1_n11724_29756#" "m1_n11724_29456#" 4206.49
cap "m1_n11724_29456#" "m1_n11724_29556#" 16578.5
cap "m1_n11724_29756#" "m1_n11724_29656#" 16578.5
cap "m1_n11724_29256#" "m1_n11724_29556#" 4206.49
cap "m1_n11724_29856#" "m1_n11724_29756#" 16578.5
cap "m1_n11724_29656#" "m1_n11724_29556#" 16578.5
cap "m1_n11724_29456#" "m1_n11724_29356#" 16578.5
cap "m1_n11724_29256#" "m1_n11724_29356#" 16578.5
cap "m1_n11724_29856#" "m1_n11724_29556#" 4206.49
cap "cap_12pF_0/cap_10_10_edge_x2_1/c1_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_1/c2_n16_n6#" 94.4
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_1/m3_n68_n58#" "cap_6pF_8x2_0/cap_10_10_edge_x2_1/c2_n16_n6#" -4.16
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_1/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10_edge_x2_1/c1_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_1/m3_n68_n58#" "cap_6pF_8x2_0/cap_10_10_edge_x2_1/c1_n16_n6#" 56.8
cap "cap_12pF_0/cap_10_10_edge_x2_1/c2_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_1/c1_n16_n6#" -5.68434e-14
cap "cap_12pF_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[0]/c1_n16_n6#" -5.68434e-14
cap "cap_12pF_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[0]/c1_n16_n6#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/c2_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/c2_n16_n6#" -5.28
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" 56.8
cap "cap_12pF_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[1]/c1_n16_n6#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/c1_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/c1_n16_n6#" 56.8
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" -6.56
cap "cap_12pF_0/cap_10_10__side_x2_1[1]/c1_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" 5.68434e-14
cap "cap_12pF_0/cap_10_10__side_x2_1[2]/c1_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" 2.84217e-14
cap "cap_12pF_0/cap_10_10__side_x2_1[2]/c1_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" 56.8
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" -5.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/c1_n16_n6#" 37.6
cap "cap_12pF_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[3]/c1_n16_n6#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/c1_n16_n6#" 56.8
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/c2_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/c2_n16_n6#" -4.48
cap "cap_12pF_0/cap_10_10__side_x2_1[3]/c1_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" -5.68434e-14
cap "cap_12pF_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[4]/c1_n16_n6#" 1.7053e-13
cap "cap_12pF_0/cap_10_10__side_x2_1[4]/c1_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/c2_n16_n6#" -5.92
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/c1_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/c1_n16_n6#" 56.8
cap "cap_12pF_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[5]/c1_n16_n6#" 94.4
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" -4.8
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/c2_n16_n6#" 37.6
cap "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" 56.8
cap "cap_12pF_0/cap_10_10_edge_x2_0/m3_n68_n58#" "cap_12pF_0/cap_10_10_edge_x2_0/c1_n16_n6#" 5.68434e-14
cap "cap_40fF_0/m3_n28_n28#" "cap_12pF_0/cap_10_10_edge_x2_2/c2_n16_n6#" 49.14
cap "cap_40fF_0/c1_0_0#" "cap_12pF_0/cap_10_10_edge_x2_2/c1_n16_n6#" 55.351
cap "cap_12pF_0/cap_10_10_edge_x2_2/c2_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_2/m3_n68_n58#" -2.4
cap "cap_40fF_0/m3_n28_n28#" "cap_12pF_0/cap_10_10_edge_x2_2/m3_n68_n58#" 26.25
cap "cap_12pF_0/cap_10_10__side_x2_3/c1_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_2/c2_n16_n6#" 56.56
cap "cap_12pF_0/cap_10_10__side_x2_3/c1_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_2/m3_n68_n58#" 58.48
cap "cap_12pF_0/cap_10_10__side_x2_3/c1_n16_n6#" "cap_40fF_0/c1_0_0#" 9.02591
cap "cmos_switch_2/a_92_10#" "cap_12pF_0/cap_10_10_edge_x2_0/c1_n16_n6#" -391.68
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c1_n16_n6#" "cap_20fF_0/c1_0_0#" 7.97619
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c1_n16_n6#" "cap_6pF_8x2_0/cap_10_10_edge_x2_2/m3_n68_n58#" 132.954
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_2/m3_n68_n58#" "cmos_switch_3/a_92_10#" 8.85938
cap "cmos_switch_4/in" "cap_6pF_8x2_0/cap_10_10_edge_x2_3/c2_n16_n6#" 66.4
cap "cmos_switch_4/in" "cmos_switch_5/a_92_10#" -174.95
cap "cap_6pF_8x2_0/cap_10_10_edge_x2_3/c2_n16_n6#" "cmos_switch_5/a_92_10#" -130.13
cap "cmos_switch_5/a_92_10#" "cmos_switch_5/in" 39.37
cap "cap_3pF_8x1_0/cap_10_10_side2_x2_1/c2_n16_n6#" "cmos_switch_5/in" 66.4
cap "cmos_switch_5/a_92_10#" "cap_3pF_8x1_0/cap_10_10_side2_x2_1/c2_n16_n6#" 30.24
cap "cap_40fF_0/c1_0_0#" "cap_12pF_0/cap_10_10_edge_x2_2/c1_n16_n6#" 55.351
cap "cap_40fF_0/m3_n28_n28#" "cap_40fF_0/c1_0_0#" -21.2676
cap "cap_40fF_0/c1_0_0#" "cmos_switch_0/in" 2.84217e-14
cap "cap_40fF_0/m3_n28_n28#" "cap_12pF_0/cap_10_10__side_x2_3/m3_n68_n60#" 26.25
cap "cap_40fF_0/c1_0_0#" "cmos_switch_1/in" -4.63982
cap "cap_40fF_0/m3_n28_n28#" "cap_40fF_0/c1_0_0#" 142.804
cap "cmos_switch_2/in" "cmos_switch_2/a_92_10#" 40.9322
cap "cmos_switch_2/in" "cmos_switch_2/out" 16.3451
cap "cmos_switch_2/out" "cmos_switch_2/a_92_10#" 194.624
cap "cmos_switch_3/in" "cmos_switch_3/out" 23.9435
cap "cmos_switch_3/a_92_10#" "cap_6pF_8x2_0/cap_10_10_edge_x2_2/m3_n68_n58#" 8.85938
cap "cmos_switch_3/in" "cmos_switch_3/a_92_10#" 40.8169
cap "cmos_switch_3/a_92_10#" "cmos_switch_3/out" -139.443
cap "cmos_switch_5/a_92_10#" "cmos_switch_4/in" 40.9322
cap "cmos_switch_5/out" "cmos_switch_4/in" 16.2149
cap "cmos_switch_5/a_92_10#" "cmos_switch_5/out" 109.234
cap "cmos_switch_5/out" "cmos_switch_5/a_92_10#" -449.197
cap "cmos_switch_5/in" "cmos_switch_5/out" 15.252
cap "cmos_switch_5/in" "cmos_switch_5/a_92_10#" 40.7022
merge "cmos_switch_1/a_92_10#" "cmos_switch_0/a_92_10#" -2109.05 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 72046 -1346 -2587025 -4162 0 0 -18560 -1396 0 0
merge "cmos_switch_0/a_92_10#" "m2_n8477_27925#"
merge "m2_n8477_27925#" "cap_12pF_0/cap_10_10_edge_x2_2/m3_n68_n58#"
merge "cap_12pF_0/cap_10_10_edge_x2_2/m3_n68_n58#" "m2_n10241_27926#"
merge "m2_n10241_27926#" "cap_40fF_0/m3_n28_n28#"
merge "cap_40fF_0/m3_n28_n28#" "m3_n9711_27215#"
merge "m3_n9711_27215#" "cap_3pF_8x1_0/cap_10_10_side2_x2_1/m3_n68_n60#"
merge "cap_3pF_8x1_0/cap_10_10_side2_x2_1/m3_n68_n60#" "cap_10fF_0/VSUBS"
merge "cap_10fF_0/VSUBS" "cap_10fF_0/m3_n28_n28#"
merge "cap_10fF_0/m3_n28_n28#" "cap_6pF_8x2_0/cap_10_10_edge_x2_3/m3_n68_n58#"
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_3/m3_n68_n58#" "m3_8323_27112#"
merge "m3_8323_27112#" "cmos_switch_5/a_92_10#"
merge "cmos_switch_5/a_92_10#" "m2_8509_27531#"
merge "m2_8509_27531#" "m2_9535_27531#"
merge "m2_9535_27531#" "cmos_switch_4/a_92_10#"
merge "cmos_switch_4/a_92_10#" "cmos_switch_3/a_92_10#"
merge "cmos_switch_3/a_92_10#" "m2_2994_27673#"
merge "m2_2994_27673#" "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c2_n16_n6#"
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10_edge_x2_2/m3_n68_n58#"
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_2/m3_n68_n58#" "cap_12pF_0/cap_10_10_edge_x2_0/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10_edge_x2_0/c2_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_0/m3_n68_n58#"
merge "cap_12pF_0/cap_10_10_edge_x2_0/m3_n68_n58#" "m3_1351_26090#"
merge "m3_1351_26090#" "cap_20fF_0/VSUBS"
merge "cap_20fF_0/VSUBS" "cap_20fF_0/m3_n28_n28#"
merge "cap_20fF_0/m3_n28_n28#" "m3_1370_26963#"
merge "m3_1370_26963#" "cmos_switch_2/a_92_10#"
merge "cmos_switch_2/a_92_10#" "m2_1569_27673#"
merge "m2_1569_27673#" "cap_40fF_0/VSUBS"
merge "cap_40fF_0/VSUBS" "cap_3pF_8x1_0/VSUBS"
merge "cap_3pF_8x1_0/VSUBS" "cap_6pF_8x2_0/VSUBS"
merge "cap_6pF_8x2_0/VSUBS" "cap_12pF_0/VSUBS"
merge "cap_12pF_0/VSUBS" "VSUBS"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" -769.962 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -460462 -1396 0 0 -508048 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[0]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[0]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[0]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" "m3_1365_5137#"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" -751.507 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -351791 -1396 0 0 -602361 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[1]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[1]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[1]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" "m3_1373_8586#"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" -717.091 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -348984 -1396 0 0 -378531 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[2]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[2]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[2]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" "m3_1367_12061#"
merge "cap_3pF_8x1_0/cap_10_10_side2_x2_1/c1_n16_n6#" "cmos_switch_5/in" -141.897 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -48075 -766 0 0 0 0
merge "cmos_switch_5/in" "m4_9802_27669#"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" -770.809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -383871 -1396 0 0 -666876 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[2]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[3]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[3]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[3]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[3]/m3_n68_n60#" "m3_1360_15559#"
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_1/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10_edge_x2_1/m3_n68_n58#" -773.624 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -464472 -1396 0 0 -524442 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_1/m3_n68_n58#" "cap_12pF_0/cap_10_10_edge_x2_1/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10_edge_x2_1/c2_n16_n6#" "cap_12pF_0/cap_10_10_edge_x2_1/m3_n68_n58#"
merge "cap_12pF_0/cap_10_10_edge_x2_1/m3_n68_n58#" "m3_1358_1615#"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" -922.696 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -616446 -1396 0 0 -1214310 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[1]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[4]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[4]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[4]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[4]/m3_n68_n60#" "m3_1369_19012#"
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/c2_n16_n6#" "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" -643.464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -281616 -1396 0 0 -22422 -1396 0 0
merge "cap_6pF_8x2_0/cap_10_10__side_x2_1[0]/m3_n68_n60#" "cap_12pF_0/cap_10_10__side_x2_1[5]/c2_n16_n6#"
merge "cap_12pF_0/cap_10_10__side_x2_1[5]/c2_n16_n6#" "cap_12pF_0/cap_10_10__side_x2_1[5]/m3_n68_n60#"
merge "cap_12pF_0/cap_10_10__side_x2_1[5]/m3_n68_n60#" "m3_1362_22490#"
merge "cmos_switch_1/out" "cap_40fF_0/c1_0_0#" -169.919 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 45648 -796 0 0 0 0
merge "cap_40fF_0/c1_0_0#" "m4_n8751_28126#"
merge "m4_n8751_28126#" "cmos_switch_0/out"
merge "cmos_switch_0/out" "m4_n10135_28126#"
merge "cmos_switch_1/in" "cap_12pF_0/cap_10_10__side_x2_3/c1_n16_n6#" -73.278 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -840 -290 0 0 0 0
merge "cap_12pF_0/cap_10_10__side_x2_3/c1_n16_n6#" "m4_n8137_28126#"
merge "cmos_switch_4/in" "cap_6pF_8x2_0/cap_10_10_edge_x2_3/c1_n16_n6#" -74.6794 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46036 -792 0 0 0 0
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_3/c1_n16_n6#" "m4_8089_27228#"
merge "cmos_switch_3/in" "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c1_n16_n6#" -119.433 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26218 -618 0 0 0 0
merge "cap_6pF_8x2_0/cap_10_10_edge_x2_2/c1_n16_n6#" "m4_3262_27811#"
merge "cap_20fF_0/c1_0_0#" "cmos_switch_3/out" -162.535 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2376 -642 0 0 0 0
merge "cmos_switch_3/out" "m4_2832_27890#"
merge "m4_2832_27890#" "cmos_switch_2/out"
merge "cmos_switch_2/out" "m4_1688_27890#"
merge "cap_10fF_0/c1_0_0#" "cmos_switch_5/out" 22.0424 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17712 -640 0 0 0 0
merge "cmos_switch_5/out" "m4_9370_27748#"
merge "m4_9370_27748#" "cmos_switch_4/out"
merge "cmos_switch_4/out" "m4_8636_27748#"
merge "cmos_switch_2/in" "cap_12pF_0/cap_10_10_edge_x2_0/c1_n16_n6#" 68.3848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 201324 -516 0 0 0 0
merge "cap_12pF_0/cap_10_10_edge_x2_0/c1_n16_n6#" "m4_1126_27212#"
