Analysis & Synthesis report for trabalho-pll_V3
Mon Jul 05 19:48:53 2021
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "pfd:inst1|d_ff:d_ff_2_map_ports"
 12. Port Connectivity Checks: "pfd:inst1|d_ff:d_ff_1_map_ports"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jul 05 19:48:53 2021       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; trabalho-pll_V3                             ;
; Top-level Entity Name           ; trabalho-pll_V3                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 4                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; trabalho-pll_V3    ; trabalho-pll_V3    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+
; trabalho-pll_V3.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/trabalho-pll_V3.bdf ;         ;
; pfd.vhd                          ; yes             ; User VHDL File                     ; C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd             ;         ;
; d_ff.vhd                         ; yes             ; User VHDL File                     ; C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd            ;         ;
; divfreq.vhd                      ; yes             ; User VHDL File                     ; C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd         ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 0         ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 0         ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 0         ;
;                                             ;           ;
; Dedicated logic registers                   ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 4         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; up~output ;
; Maximum fan-out                             ; 1         ;
; Total fan-out                               ; 4         ;
; Average fan-out                             ; 0.50      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |trabalho-pll_V3           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 4    ; 0            ; |trabalho-pll_V3    ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; divfreq:inst|ot                       ; Stuck at GND due to stuck port clock   ;
; pfd:inst1|d_ff:d_ff_1_map_ports|q     ; Stuck at GND due to stuck port clock   ;
; pfd:inst1|d_ff:d_ff_2_map_ports|q     ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+-----------------+-------------------------+----------------------------------------+
; Register name   ; Reason for Removal      ; Registers Removed due to This Register ;
+-----------------+-------------------------+----------------------------------------+
; divfreq:inst|ot ; Stuck at GND            ; pfd:inst1|d_ff:d_ff_1_map_ports|q      ;
;                 ; due to stuck port clock ;                                        ;
+-----------------+-------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pfd:inst1|d_ff:d_ff_2_map_ports"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pfd:inst1|d_ff:d_ff_1_map_ports"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Jul 05 19:48:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho-pll_V3 -c trabalho-pll_V3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file trabalho-pll_v3.bdf
    Info (12023): Found entity 1: trabalho-pll_V3
Info (12021): Found 2 design units, including 1 entities, in source file dff_cont.vhd
    Info (12022): Found design unit 1: dff_cont-archcon File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd Line: 29
    Info (12023): Found entity 1: dff_cont File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dff_cont.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file car_edge.vhd
    Info (12022): Found design unit 1: car_edge-archedge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd Line: 26
    Info (12023): Found entity 1: car_edge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/car_edge.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file bor_edge.vhd
    Info (12022): Found design unit 1: bor_edge-archedge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd Line: 26
    Info (12023): Found entity 1: bor_edge File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/bor_edge.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file pfd.vhd
    Info (12022): Found design unit 1: pfd-pfd_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd Line: 28
    Info (12023): Found entity 1: pfd File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file sine_wave_gen.vhd
    Info (12022): Found design unit 1: sine_wave_gen-sine_wave_gen_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd Line: 14
    Info (12023): Found entity 1: sine_wave_gen File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/sine_wave_gen.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file d_ff.vhd
    Info (12022): Found design unit 1: d_ff-dff_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd Line: 20
    Info (12023): Found entity 1: d_ff File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/d_ff.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file divfreq.vhd
    Info (12022): Found design unit 1: divfreq-divfreq_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd Line: 30
    Info (12023): Found entity 1: divfreq File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/divfreq.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file k_counter.vhd
    Info (12022): Found design unit 1: k_counter-k_counter_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd Line: 26
    Info (12023): Found entity 1: k_counter File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/k_counter.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file dco.vhd
    Info (12022): Found design unit 1: dco-dco_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd Line: 29
    Info (12023): Found entity 1: dco File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/dco.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file div4.vhd
    Info (12022): Found design unit 1: div4-div4_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd Line: 25
    Info (12023): Found entity 1: div4 File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div4.vhd Line: 16
Warning (12018): Entity "tff" will be ignored because it conflicts with Quartus Prime primitive name File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file tff.vhd
    Info (12022): Found design unit 1: tff-tff_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/tff.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file div8.vhd
    Info (12022): Found design unit 1: div8-div8_arch File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div8.vhd Line: 26
    Info (12023): Found entity 1: div8 File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/div8.vhd Line: 17
Info (12127): Elaborating entity "trabalho-pll_V3" for the top level hierarchy
Warning (275013): Port "clk" of type divfreq and instance "inst" is missing source signal
Warning (275009): Pin "clk" not connected
Info (12128): Elaborating entity "pfd" for hierarchy "pfd:inst1"
Info (12128): Elaborating entity "d_ff" for hierarchy "pfd:inst1|d_ff:d_ff_1_map_ports" File: C:/Users/wwagn/OneDrive/Documentos/projetos/trabalho-pll/pfd.vhd Line: 50
Info (12128): Elaborating entity "divfreq" for hierarchy "divfreq:inst"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "up" is stuck at GND
    Warning (13410): Pin "down" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "div"
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 4 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 2 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 5022 megabytes
    Info: Processing ended: Mon Jul 05 19:48:53 2021
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:01:07


