
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/sssp-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 2980437 heartbeat IPC: 3.35521 cumulative IPC: 3.35521 (Simulation time: 0 hr 0 min 44 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 6362391 heartbeat IPC: 2.95687 cumulative IPC: 3.14347 (Simulation time: 0 hr 1 min 29 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 8126971 (Simulation time: 0 hr 1 min 49 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 26318563 heartbeat IPC: 0.501098 cumulative IPC: 0.274852 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 65125310 heartbeat IPC: 0.257687 cumulative IPC: 0.263166 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 102824417 heartbeat IPC: 0.265258 cumulative IPC: 0.263999 (Simulation time: 0 hr 5 min 23 sec) 
Finished CPU 0 instructions: 25000000 cycles: 94697464 cumulative IPC: 0.263999 (Simulation time: 0 hr 5 min 23 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.263999 instructions: 25000000 cycles: 94697464
cpu0_DTLB TOTAL     ACCESS:    6313950  HIT:    5876367  MISS:     437583
cpu0_DTLB LOAD      ACCESS:    5889186  HIT:    5609006  MISS:     280180
cpu0_DTLB RFO       ACCESS:     424764  HIT:     267361  MISS:     157403
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2969 cycles
cpu0_ITLB TOTAL     ACCESS:    2383380  HIT:    2383380  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2383380  HIT:    2383380  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I LOAD      ACCESS:      10709  HIT:      10709  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     437583  HIT:     432153  MISS:       5430
cpu0_STLB LOAD      ACCESS:     280180  HIT:     275494  MISS:       4686
cpu0_STLB RFO       ACCESS:     157403  HIT:     156659  MISS:        744
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 177.938 cycles
cpu0_L1D TOTAL     ACCESS:    6194562  HIT:    4952374  MISS:    1242188
cpu0_L1D LOAD      ACCESS:    5559031  HIT:    4433240  MISS:    1125791
cpu0_L1D RFO       ACCESS:     630128  HIT:     515681  MISS:     114447
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5403  HIT:       3453  MISS:       1950
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 136.731 cycles
cpu0_L2C TOTAL     ACCESS:    2588084  HIT:    1450710  MISS:    1137374
cpu0_L2C LOAD      ACCESS:    1125785  HIT:     181518  MISS:     944267
cpu0_L2C RFO       ACCESS:     114441  HIT:      77782  MISS:      36659
cpu0_L2C PREFETCH  ACCESS:     997829  HIT:     843448  MISS:     154381
cpu0_L2C WRITEBACK ACCESS:     348079  HIT:     346512  MISS:       1567
cpu0_L2C TRANSLATION ACCESS:       1950  HIT:       1450  MISS:        500
cpu0_L2C PREFETCH  REQUESTED:    1088273  ISSUED:    1027567  USEFUL:      59512  USELESS:      94905
cpu0_L2C AVERAGE MISS LATENCY: 173.597 cycles
LLC TOTAL     ACCESS:    1373388  HIT:     622947  MISS:     750441
LLC LOAD      ACCESS:     944266  HIT:     349229  MISS:     595037
LLC RFO       ACCESS:      36659  HIT:      10614  MISS:      26045
LLC PREFETCH  ACCESS:     155373  HIT:      28295  MISS:     127078
LLC WRITEBACK ACCESS:     236590  HIT:     234544  MISS:       2046
LLC TRANSLATION ACCESS:        500  HIT:        265  MISS:        235
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 232.307 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      63439  ROW_BUFFER_MISS:     684556
 DBUS AVG_CONGESTED_CYCLE:    3.96132
 WQ ROW_BUFFER_HIT:      31416  ROW_BUFFER_MISS:     178138  FULL:          0


CPU 0 Branch Prediction Accuracy: 91.1986% MPKI: 12.9566 Average ROB Occupancy at Mispredict: 52.1871
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.9566
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

