Analysis & Synthesis report for pdm_to_pcm
Wed Nov 27 12:36:36 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 17. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 18. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 19. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 20. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 21. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 22. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 23. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 24. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 25. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 26. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 27. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 28. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 29. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 30. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 31. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 32. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 33. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 34. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
 35. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 36. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 37. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 38. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 39. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 40. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 41. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 42. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 43. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
 44. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 45. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 46. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 47. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 48. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 49. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 50. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 51. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 52. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
 53. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 54. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 55. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 56. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 57. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 58. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 59. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 60. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 61. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
 62. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 63. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 64. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 65. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 66. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 67. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 68. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 69. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 70. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
 71. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 72. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 73. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 74. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 75. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 76. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 77. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 78. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 79. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
 80. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 81. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 82. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 83. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 84. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 85. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 86. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 87. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 88. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
 89. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated
 90. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 91. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 92. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram
 93. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp
 94. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6
 95. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp
 96. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9
 97. Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm
 98. Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
100. Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
101. Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
104. Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
107. Parameter Settings for User Entity Instance: cic:cic_filter|cic_cic_ii_0:cic_ii_0
108. dcfifo Parameter Settings by Entity Instance
109. Port Connectivity Checks: "spi_slave:spislv"
110. Port Connectivity Checks: "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core"
111. Port Connectivity Checks: "cic:cic_filter|cic_cic_ii_0:cic_ii_0"
112. Port Connectivity Checks: "cic:cic_filter"
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 27 12:36:36 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pdm_to_pcm                                  ;
; Top-level Entity Name              ; pdm_to_pcm                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,474                                       ;
;     Total combinational functions  ; 727                                         ;
;     Dedicated logic registers      ; 1,079                                       ;
; Total registers                    ; 1079                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 44,512                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; pdm_to_pcm         ; pdm_to_pcm         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Intel FPGA IP Evaluation Mode                                    ; Disable            ; Enable             ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; pdm_to_pcm.v                                                                                                            ; yes             ; User Verilog HDL File                        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v                                                   ;         ;
; spi_slave.v                                                                                                             ; yes             ; User Verilog HDL File                        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v                                                    ;         ;
; fifo2.v                                                                                                                 ; yes             ; User Wizard-Generated File                   ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v                                                        ;         ;
; micloc.v                                                                                                                ; yes             ; User Wizard-Generated File                   ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v                                                       ;         ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v                                                ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv                           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv                           ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv                       ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv                 ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv                 ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd       ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd       ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd     ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd              ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd                       ; yes             ; Auto-Found VHDL File                         ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd                       ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd              ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd              ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv                   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv                   ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd                  ; yes             ; Encrypted Auto-Found VHDL File               ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd                  ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd                     ; yes             ; Auto-Found VHDL File                         ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd                     ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd                    ; yes             ; Auto-Found VHDL File                         ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd                    ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv                           ; cic     ;
; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv                         ; cic     ;
; dcfifo.tdf                                                                                                              ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf                                              ;         ;
; lpm_counter.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                         ;         ;
; lpm_add_sub.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;         ;
; altdpram.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; a_graycounter.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc                                       ;         ;
; a_fefifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc                                            ;         ;
; a_gray2bin.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc                                          ;         ;
; dffpipe.inc                                                                                                             ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc                                             ;         ;
; alt_sync_fifo.inc                                                                                                       ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                       ;         ;
; lpm_compare.inc                                                                                                         ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                         ;         ;
; altsyncram_fifo.inc                                                                                                     ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                     ;         ;
; aglobal191.inc                                                                                                          ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                          ;         ;
; db/dcfifo_kvi1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf                                             ;         ;
; db/a_graycounter_h26.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf                                       ;         ;
; db/a_graycounter_dgb.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf                                       ;         ;
; db/altsyncram_ri51.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ri51.tdf                                         ;         ;
; db/alt_synch_pipe_n9l.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf                                      ;         ;
; db/dffpipe_8v8.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf                                             ;         ;
; db/alt_synch_pipe_o9l.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf                                      ;         ;
; db/dffpipe_9v8.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf                                             ;         ;
; db/cmpr_5h5.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf                                                ;         ;
; scfifo.tdf                                                                                                              ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf                                              ;         ;
; a_regfifo.inc                                                                                                           ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_regfifo.inc                                           ;         ;
; a_dpfifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_dpfifo.inc                                            ;         ;
; a_i2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_i2fifo.inc                                            ;         ;
; a_fffifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fffifo.inc                                            ;         ;
; a_f2fifo.inc                                                                                                            ; yes             ; Megafunction                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_f2fifo.inc                                            ;         ;
; db/scfifo_vp61.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf                                             ;         ;
; db/a_dpfifo_gvu.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf                                            ;         ;
; db/altsyncram_thg1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf                                         ;         ;
; db/cmpr_678.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_678.tdf                                                ;         ;
; db/cntr_hka.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_hka.tdf                                                ;         ;
; db/cntr_uk6.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_uk6.tdf                                                ;         ;
; db/cntr_ika.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_ika.tdf                                                ;         ;
; db/scfifo_vs61.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf                                             ;         ;
; db/a_dpfifo_s4v.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf                                            ;         ;
; db/altsyncram_1lg1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1lg1.tdf                                         ;         ;
; db/cmpr_878.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_878.tdf                                                ;         ;
; db/cntr_jka.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_jka.tdf                                                ;         ;
; db/cntr_0l6.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_0l6.tdf                                                ;         ;
; db/cntr_kka.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_kka.tdf                                                ;         ;
; db/scfifo_1351.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf                                             ;         ;
; db/a_dpfifo_c0u.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf                                            ;         ;
; db/altsyncram_dlg1.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf                                         ;         ;
; db/cmpr_778.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_778.tdf                                                ;         ;
; db/cntr_vk6.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_vk6.tdf                                                ;         ;
+-------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,474      ;
;                                             ;            ;
; Total combinational functions               ; 727        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 497        ;
;     -- 3 input functions                    ; 97         ;
;     -- <=2 input functions                  ; 133        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 716        ;
;     -- arithmetic mode                      ; 11         ;
;                                             ;            ;
; Total registers                             ; 1079       ;
;     -- Dedicated logic registers            ; 1079       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 16         ;
; Total memory bits                           ; 44512      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; fifo_wrclk ;
; Maximum fan-out                             ; 613        ;
; Total fan-out                               ; 9057       ;
; Average fan-out                             ; 4.46       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                            ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pdm_to_pcm                                                     ; 727 (197)           ; 1079 (229)                ; 44512       ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |pdm_to_pcm                                                                                                                                                                                                    ; pdm_to_pcm                        ; work         ;
;    |cic:cic_filter|                                             ; 29 (0)              ; 18 (0)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter                                                                                                                                                                                     ; cic                               ; cic          ;
;       |cic_cic_ii_0:cic_ii_0|                                   ; 29 (0)              ; 18 (0)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0                                                                                                                                                               ; cic_cic_ii_0                      ; cic          ;
;          |alt_cic_core:core|                                    ; 29 (0)              ; 18 (0)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                                             ; alt_cic_core                      ; cic          ;
;             |auk_dspip_avalon_streaming_source:output_source_1| ; 29 (4)              ; 18 (1)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                                           ; auk_dspip_avalon_streaming_source ; cic          ;
;                |scfifo:source_FIFO|                             ; 25 (0)              ; 17 (0)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO                                                                        ; scfifo                            ; work         ;
;                   |scfifo_vs61:auto_generated|                  ; 25 (0)              ; 17 (0)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated                                             ; scfifo_vs61                       ; work         ;
;                      |a_dpfifo_s4v:dpfifo|                      ; 25 (13)             ; 17 (8)                    ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo                         ; a_dpfifo_s4v                      ; work         ;
;                         |altsyncram_1lg1:FIFOram|               ; 0 (0)               ; 0 (0)                     ; 736         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram ; altsyncram_1lg1                   ; work         ;
;                         |cmpr_878:two_comparison|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:two_comparison ; cmpr_878                          ; work         ;
;                         |cntr_0l6:usedw_counter|                ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_0l6:usedw_counter  ; cntr_0l6                          ; work         ;
;                         |cntr_jka:rd_ptr_msb|                   ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_jka:rd_ptr_msb     ; cntr_jka                          ; work         ;
;    |fifo2:module_gen[0].fifo_i|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 52 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[1].fifo_i|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 52 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[2].fifo_i|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 52 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[3].fifo_i|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 52 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 52 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[4].fifo_i|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 51 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[5].fifo_i|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 51 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[6].fifo_i|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 51 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[7].fifo_i|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 51 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 51 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |fifo2:module_gen[8].fifo_i|                                 ; 50 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                                                                                         ; fifo2                             ; work         ;
;       |dcfifo:dcfifo_component|                                 ; 50 (0)              ; 89 (0)                    ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                                                                                                 ; dcfifo                            ; work         ;
;          |dcfifo_kvi1:auto_generated|                           ; 50 (6)              ; 89 (27)                   ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated                                                                                                                      ; dcfifo_kvi1                       ; work         ;
;             |a_graycounter_dgb:wrptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                                                                                          ; a_graycounter_dgb                 ; work         ;
;             |a_graycounter_h26:rdptr_g1p|                       ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p                                                                                          ; a_graycounter_h26                 ; work         ;
;             |alt_synch_pipe_n9l:rs_dgwp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp                                                                                           ; alt_synch_pipe_n9l                ; work         ;
;                |dffpipe_8v8:dffpipe6|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6                                                                      ; dffpipe_8v8                       ; work         ;
;             |alt_synch_pipe_o9l:ws_dgrp|                        ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp                                                                                           ; alt_synch_pipe_o9l                ; work         ;
;                |dffpipe_9v8:dffpipe9|                           ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9                                                                      ; dffpipe_9v8                       ; work         ;
;             |altsyncram_ri51:fifo_ram|                          ; 0 (0)               ; 0 (0)                     ; 4864        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram                                                                                             ; altsyncram_ri51                   ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                                                                                             ; cmpr_5h5                          ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                                                                                              ; cmpr_5h5                          ; work         ;
;    |spi_slave:spislv|                                           ; 39 (39)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|spi_slave:spislv                                                                                                                                                                                   ; spi_slave                         ; work         ;
+-----------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 23           ; 32           ; 23           ; 736  ; None ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram|ALTSYNCRAM                                                                                             ; M9K  ; Simple Dual Port ; 256          ; 19           ; 256          ; 19           ; 4864 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                               ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                            ; IP Include File                                                       ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; N/A    ; altera_cic_ii ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|cic:cic_filter                                                                                                                                                                 ; /home/tejas/intelFPGA_lite/19.1/quartus/linux64/isc_micarray/cic.qsys ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core                                                                                                                         ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller                                                                 ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul                                                                                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst                                                                  ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst                                                            ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample                                   ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst    ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst    ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[1].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[2].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[3].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[4].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[5].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[6].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[7].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator                                          ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration                             ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample                                ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_ch_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[8].jplus.vrc_en_0.first_dsample|counter_module:counter_fs_inst ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff                                            ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff                                            ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff                                            ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink                                                                              ;                                                                       ;
; Altera ; CIC Compiler  ; N/A     ; N/A          ; OpenCore     ; |pdm_to_pcm|cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1                                                                       ;                                                                       ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
; Altera ; FIFO          ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                                                                     ; fifo2.v                                                               ;
+--------+---------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 324                                                                                               ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|full_dff                                                                           ; Lost fanout                                                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_ika:wr_ptr|counter_reg_bit[0..2]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; spi_data_to_send[20..23]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[1,3..5,9,15,18,19,22,23,27..29,31]                                                                                                                      ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[14]                                                                                                                   ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[2,6..8,10..12,16,17,20,21,24..26,30]                                                                                                                    ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[13]                                                                                                                   ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[2,4,5,7..14,16..20,24,25,27,29,31]                                                                                                                             ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1]                                                                                                                           ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[6,15,21..23,26,28,30]                                                                                                                                          ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[3]                                                                                                                           ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[13]                                                                                                                                                     ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[14]                                                                                                                   ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[3]                                                                                                                                                             ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1]                                                                                                                           ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[14]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst|count[0]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|dffe_nae                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|fifo_rdreq[0..8]                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0]                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10]         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0]          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_uk6:usedw_counter|counter_reg_bit[0..2]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0..3]        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[0..4]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_hka:rd_ptr_msb|counter_reg_bit[0,1]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_ika:rd_ptr_msb|counter_reg_bit[0..2]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|ena_diff_s[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[0..3]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|ena_sample                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1..3]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|dout_valid                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|dout[0..18]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout_valid                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[0..18]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout_valid                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[0..18]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[0..6]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[0..3]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|low_addressa[0..3]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0..6]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[0]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1,2]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1,2]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0..2]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|dffe_af                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|full_dff                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|low_addressa[0..2]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|usedw_is_0_dff                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|usedw_is_1_dff                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|empty_dff                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|rd_ptr_lsb                                                                         ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                                                                                                                                                                    ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|usedw_is_0_dff                                                            ; Merged with cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|empty_dff                               ;
; Total Number of Removed Registers = 1413                                                                                                                                                                                                             ;                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|stall_reg                                                                             ; Stuck at VCC              ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18],                                                    ;
;                                                                                                                                                                                                      ; due to stuck port data_in ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[2].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[1][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[2][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[3][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[4][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[5][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[6][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[7][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][18],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][17],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[8][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[2].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[1].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][10],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][9],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][8],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][7],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][6],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][5],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][4],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][3],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][2],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][1],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][0],       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|ena_diff_s[1],                                                                                                                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[0],                                                                                                                                                   ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[3],                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[2],                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[1],                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|latency_cnt[0],                                                                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[0],                                                                                                                                                          ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout_valid,                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[0],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[1],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[2],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[3],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[4],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[5],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[6],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[7],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[8],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[9],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[10],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[11],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[12],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[13],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[14],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[15],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[16],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[17],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[1].auk_dsp_diff|dout[18],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout_valid,                                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[0],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[1],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[2],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[3],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[4],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[5],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[6],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[7],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[8],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[9],                                                                                                       ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[10],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[11],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[12],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[13],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[14],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[15],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|dout[16],                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[0],                                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst|count[3],                                                                                                                      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_1_dff                             ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|sample_state[14]                                                                                                     ; Stuck at GND              ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][17],                                                    ;
;                                                                                                                                                                                                      ; due to stuck port data_in ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][16],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][15],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][14],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][13],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][12],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][11],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][10],                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][9],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][8],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][7],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][6],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][5],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][4],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][3],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][2],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][1],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0|\register_fifo:fifo_data[0][0],                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[3],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[2],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[1],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_jka:wr_ptr|counter_reg_bit[0],        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[3], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[2], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[1], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter|counter_reg_bit[0], ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|ena_sample,                                                                                                                                                        ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[1],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[0],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[2],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[3],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[4],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst|count[6],                                                                                                                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|usedw_is_0_dff,                            ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[1],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[0],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[2],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[3],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[4],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[5],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst|count[6],                                                              ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff,                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|empty_dff                                  ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_ika:wr_ptr|counter_reg_bit[2] ; Stuck at GND              ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ; due to stuck port data_in ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[8].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[7].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[6].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[5].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[4].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[3].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[2].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[1].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][18],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][17],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][16],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][15],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][14],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][13],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][12],      ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1|\register_fifo:fifo_data[0][11]       ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|dffe_nae                                               ; Stuck at GND              ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0],                                                                  ;
;                                                                                                                                                                                                      ; due to stuck port data_in ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1],                                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2],                                                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0],                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0],                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0],                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0],                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0],                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[0],                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1],                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2],                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|low_addressa[2],                                                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|low_addressa[1],                                                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|low_addressa[0],                                                                 ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|usedw_is_0_dff,                                                                  ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|empty_dff                                                                        ;
; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|state[1]                                                                                                             ; Stuck at GND              ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[4],                                     ;
;                                                                                                                                                                                                      ; due to stuck port data_in ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[3],                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[2],                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[1],                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr|counter_reg_bit[0],                                     ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[0],                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[1],                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[2],                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|channel_out_int[3],                                                                                                                                                ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|dffe_af,                                                                                    ;
;                                                                                                                                                                                                      ;                           ; cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|full_dff                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1079  ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 502   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; cic_reset_n[0]                                                                                                       ; 23      ;
; cic_reset_n[1]                                                                                                       ; 2       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 38                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|fifo_rdclk                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[23] ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[8]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|bitcnt[3]            ;
; 10:1               ; 19 bits   ; 114 LEs       ; 114 LEs              ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_data_to_send[11]                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; BIT_WIDTH          ; 19    ; Signed Integer                                ;
; NUM_MICS           ; 9     ; Signed Integer                                ;
; PDM_CLK_DEC_FACTOR ; 12    ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 19          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_kvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic:cic_filter|cic_cic_ii_0:cic_ii_0 ;
+-------------------+-----------+---------------------------------------------------+
; Parameter Name    ; Value     ; Type                                              ;
+-------------------+-----------+---------------------------------------------------+
; DEVICE_FAMILY     ; MAX 10    ; String                                            ;
; FILTER_TYPE       ; decimator ; String                                            ;
; STAGES            ; 3         ; Signed Integer                                    ;
; D_DELAY           ; 1         ; Signed Integer                                    ;
; VRC_EN            ; 0         ; Signed Integer                                    ;
; RCF_MAX           ; 64        ; Signed Integer                                    ;
; RCF_MIN           ; 64        ; Signed Integer                                    ;
; INTERFACES        ; 9         ; Signed Integer                                    ;
; CH_PER_INT        ; 1         ; Signed Integer                                    ;
; INT_USE_MEM       ; false     ; String                                            ;
; INT_MEM           ; auto      ; String                                            ;
; DIF_USE_MEM       ; false     ; String                                            ;
; DIF_MEM           ; auto      ; String                                            ;
; IN_WIDTH          ; 1         ; Signed Integer                                    ;
; OUT_WIDTH         ; 19        ; Signed Integer                                    ;
; ROUND_TYPE        ; NONE      ; String                                            ;
; PIPELINING        ; 0         ; Signed Integer                                    ;
; C_STAGE_0_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_1_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_2_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_3_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_4_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_5_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_6_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_7_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_8_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_9_WIDTH   ; 19        ; Signed Integer                                    ;
; C_STAGE_10_WIDTH  ; 19        ; Signed Integer                                    ;
; C_STAGE_11_WIDTH  ; 19        ; Signed Integer                                    ;
; MAX_C_STAGE_WIDTH ; 19        ; Signed Integer                                    ;
; I_STAGE_0_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_1_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_2_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_3_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_4_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_5_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_6_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_7_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_8_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_9_WIDTH   ; 19        ; Signed Integer                                    ;
; I_STAGE_10_WIDTH  ; 19        ; Signed Integer                                    ;
; I_STAGE_11_WIDTH  ; 19        ; Signed Integer                                    ;
; MAX_I_STAGE_WIDTH ; 19        ; Signed Integer                                    ;
+-------------------+-----------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 9                                                  ;
; Entity Instance            ; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 19                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spislv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; byteReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receivedData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core" ;
+------------------+-------+----------+----------------------------------------------+
; Port             ; Type  ; Severity ; Details                                      ;
+------------------+-------+----------+----------------------------------------------+
; rate             ; Input ; Info     ; Stuck at GND                                 ;
; in_startofpacket ; Input ; Info     ; Stuck at VCC                                 ;
; in_endofpacket   ; Input ; Info     ; Stuck at VCC                                 ;
+------------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "cic:cic_filter|cic_cic_ii_0:cic_ii_0" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; clken ; Input ; Info     ; Stuck at VCC                          ;
+-------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic:cic_filter"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; in_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_error   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 1079                        ;
;     ENA               ; 452                         ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 1                           ;
;     plain             ; 576                         ;
; cycloneiii_lcell_comb ; 728                         ;
;     arith             ; 11                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 10                          ;
;     normal            ; 717                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 97                          ;
;         4 data inputs ; 497                         ;
; cycloneiii_ram_block  ; 194                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Wed Nov 27 12:36:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "cic.qsys"
Info (12250): 2019.11.27.12:36:21 Progress: Loading isc_micarray/cic.qsys
Info (12250): 2019.11.27.12:36:21 Progress: Reading input file
Info (12250): 2019.11.27.12:36:21 Progress: Adding cic_ii_0 [altera_cic_ii 19.1]
Info (12250): 2019.11.27.12:36:22 Progress: Parameterizing module cic_ii_0
Info (12250): 2019.11.27.12:36:22 Progress: Building connections
Info (12250): 2019.11.27.12:36:22 Progress: Parameterizing connections
Info (12250): 2019.11.27.12:36:22 Progress: Validating
Info (12250): 2019.11.27.12:36:22 Progress: Done reading input file
Info (12250): Cic: Generating cic "cic" for QUARTUS_SYNTH
Info (12250): Cic_ii_0: "cic" instantiated altera_cic_ii "cic_ii_0"
Info (12250): Cic: Done "cic" with 2 modules, 30 files
Info (12249): Finished elaborating Platform Designer system entity "cic.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/integrator.sv
    Info (12023): Found entity 1: integrator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv
    Info (12023): Found entity 1: downsampler File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/comb.sv
    Info (12023): Found entity 1: comb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv
    Info (12022): Found design unit 1: cic_package (SystemVerilog) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv
    Info (12023): Found entity 1: cic_i File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv
    Info (12023): Found entity 1: cic_d File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file beamformer.v
    Info (12023): Found entity 1: beamformer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 23
Warning (10275): Verilog HDL Module Instantiation warning at pdm_to_pcm.v(142): ignored dangling comma in List of Port Connections File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file pdm_to_pcm.v
    Info (12023): Found entity 1: pdm_to_pcm File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delayline.v
    Info (12023): Found entity 1: delayline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file micloc.v
    Info (12023): Found entity 1: micloc File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v
    Info (12023): Found entity 1: cic File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: cic_cic_ii_0 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for "raw_idx_vert" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for "raw_idx_hori" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 77
Info (12127): Elaborating entity "pdm_to_pcm" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(164): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 164
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(190): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 190
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(234): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 234
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:module_gen[0].fifo_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 115
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12133): Instantiated megafunction "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kvi1.tdf
    Info (12023): Found entity 1: dcfifo_kvi1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_kvi1" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf
    Info (12023): Found entity 1: a_graycounter_h26 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_h26" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_h26:rdptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf
    Info (12023): Found entity 1: a_graycounter_dgb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dgb" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|a_graycounter_dgb:wrptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ri51.tdf
    Info (12023): Found entity 1: altsyncram_ri51 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ri51.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ri51" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|altsyncram_ri51:fifo_ram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_n9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_n9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_n9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8v8.tdf
    Info (12023): Found entity 1: dffpipe_8v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_8v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_n9l:rs_dgwp|dffpipe_8v8:dffpipe6" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_n9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_o9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_o9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_o9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_9v8.tdf
    Info (12023): Found entity 1: dffpipe_9v8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_9v8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_9v8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|alt_synch_pipe_o9l:ws_dgrp|dffpipe_9v8:dffpipe9" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_o9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_kvi1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_kvi1.tdf Line: 60
Info (12128): Elaborating entity "cic" for hierarchy "cic:cic_filter" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 142
Info (12128): Elaborating entity "cic_cic_ii_0" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v Line: 53
Info (12128): Elaborating entity "alt_cic_core" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv Line: 240
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 326
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12130): Elaborated megafunction instantiation "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
Info (12133): Instantiated megafunction "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 123
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "4"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "11"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vp61.tdf
    Info (12023): Found entity 1: scfifo_vp61 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_vp61" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gvu.tdf
    Info (12023): Found entity 1: a_dpfifo_gvu File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_gvu" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vp61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_thg1.tdf
    Info (12023): Found entity 1: altsyncram_thg1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_thg1" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_678.tdf
    Info (12023): Found entity 1: cmpr_678 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_678.tdf Line: 23
Info (12128): Elaborating entity "cmpr_678" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cmpr_678:almost_full_comparer" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 53
Info (12128): Elaborating entity "cmpr_678" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cmpr_678:two_comparison" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hka.tdf
    Info (12023): Found entity 1: cntr_hka File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_hka.tdf Line: 26
Info (12128): Elaborating entity "cntr_hka" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_hka:rd_ptr_msb" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uk6.tdf
    Info (12023): Found entity 1: cntr_uk6 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_uk6.tdf Line: 26
Info (12128): Elaborating entity "cntr_uk6" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_uk6:usedw_counter" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ika.tdf
    Info (12023): Found entity 1: cntr_ika File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_ika.tdf Line: 26
Info (12128): Elaborating entity "cntr_ika" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|cntr_ika:wr_ptr" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_gvu.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 382
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12130): Elaborated megafunction instantiation "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
Info (12133): Instantiated megafunction "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 116
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "13"
    Info (12134): Parameter "lpm_numwords" = "21"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_vs61.tdf
    Info (12023): Found entity 1: scfifo_vs61 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_vs61" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_s4v.tdf
    Info (12023): Found entity 1: a_dpfifo_s4v File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_s4v" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_vs61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1lg1.tdf
    Info (12023): Found entity 1: altsyncram_1lg1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_1lg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1lg1" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|altsyncram_1lg1:FIFOram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf
    Info (12023): Found entity 1: cmpr_878 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_878.tdf Line: 23
Info (12128): Elaborating entity "cmpr_878" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:almost_full_comparer" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 53
Info (12128): Elaborating entity "cmpr_878" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cmpr_878:two_comparison" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jka.tdf
    Info (12023): Found entity 1: cntr_jka File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_jka.tdf Line: 26
Info (12128): Elaborating entity "cntr_jka" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_jka:rd_ptr_msb" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0l6.tdf
    Info (12023): Found entity 1: cntr_0l6 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_0l6.tdf Line: 26
Info (12128): Elaborating entity "cntr_0l6" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_0l6:usedw_counter" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kka.tdf
    Info (12023): Found entity 1: cntr_kka File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_kka.tdf Line: 26
Info (12128): Elaborating entity "cntr_kka" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|scfifo:source_FIFO|scfifo_vs61:auto_generated|a_dpfifo_s4v:dpfifo|cntr_kka:wr_ptr" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_s4v.tdf Line: 57
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 408
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_small_fifo" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 196
Info (12128): Elaborating entity "alt_cic_dec_miso" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 602
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "D_fs" into its bus
Info (12128): Elaborating entity "auk_dspip_integrator" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 304
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_integrator:integrator[0].integrator_inner[0].integration|auk_dspip_delay:\glogic:integrator_pipeline_0_generate:u1" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 97
Info (12128): Elaborating entity "auk_dspip_downsample" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 341
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Info (12128): Elaborating entity "auk_dspip_channel_buffer" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 394
Info (12128): Elaborating entity "scfifo" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12130): Elaborated megafunction instantiation "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
Info (12133): Instantiated megafunction "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 89
    Info (12134): Parameter "add_ram_output_register" = "ON"
    Info (12134): Parameter "allow_rwcycle_when_full" = "OFF"
    Info (12134): Parameter "almost_empty_value" = "0"
    Info (12134): Parameter "almost_full_value" = "0"
    Info (12134): Parameter "lpm_numwords" = "15"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_width" = "19"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "scfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1351.tdf
    Info (12023): Found entity 1: scfifo_1351 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1351" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_c0u.tdf
    Info (12023): Found entity 1: a_dpfifo_c0u File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_c0u" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/scfifo_1351.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlg1.tdf
    Info (12023): Found entity 1: altsyncram_dlg1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dlg1" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_778.tdf
    Info (12023): Found entity 1: cmpr_778 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_778.tdf Line: 23
Info (12128): Elaborating entity "cmpr_778" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:almost_full_comparer" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf Line: 51
Info (12128): Elaborating entity "cmpr_778" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cmpr_778:two_comparison" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vk6.tdf
    Info (12023): Found entity 1: cntr_vk6 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cntr_vk6.tdf Line: 26
Info (12128): Elaborating entity "cntr_vk6" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|cntr_vk6:usedw_counter" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_dpfifo_c0u.tdf Line: 54
Info (12128): Elaborating entity "counter_module" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 467
Info (12128): Elaborating entity "auk_dspip_differentiator" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 695
Info (12128): Elaborating entity "auk_dspip_delay" for hierarchy "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_differentiator:stage_diff[0].auk_dsp_diff|auk_dspip_delay:\glogic:u0" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 135
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spislv" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 155
Warning (10230): Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 45
Warning (12020): Port "counter_max" on the entity instantiation of "clock_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 532
Warning (12020): Port "counter_max" on the entity instantiation of "int_channel_cnt_inst" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 467
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (12020): Port "counter_max" on the entity instantiation of "counter_ch_inst" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 79
Warning (12020): Port "counter_max" on the entity instantiation of "counter_fs_inst" is connected to a signal of width 32. The formal width of the signal in the module is 7.  The extra bits will be ignored. File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 50
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 360
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 296
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 296
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[9]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 328
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[10]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 360
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[11]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 392
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[12]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 424
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[13]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 456
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[14]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 488
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[15]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 520
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[16]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 552
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[17]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 584
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_1351:auto_generated|a_dpfifo_c0u:dpfifo|altsyncram_dlg1:FIFOram|q_b[18]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_dlg1.tdf Line: 616
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 40
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 72
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 104
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 136
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 168
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 200
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 232
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 264
        Warning (14320): Synthesized away node "cic:cic_filter|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_vp61:auto_generated|a_dpfifo_gvu:dpfifo|altsyncram_thg1:FIFOram|q_b[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_thg1.tdf Line: 296
Warning (12193): Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pdm[0]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "mosi" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 38
Info (21057): Implemented 1693 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1483 logic cells
    Info (21064): Implemented 194 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 409 warnings
    Info: Peak virtual memory: 1128 megabytes
    Info: Processing ended: Wed Nov 27 12:36:36 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:46


