static __init void pci_mmconfig_remove(struct pci_mmcfg_region *cfg)\r\n{\r\nif (cfg->res.parent)\r\nrelease_resource(&cfg->res);\r\nlist_del(&cfg->list);\r\nkfree(cfg);\r\n}\r\nstatic __init void free_all_mmcfg(void)\r\n{\r\nstruct pci_mmcfg_region *cfg, *tmp;\r\npci_mmcfg_arch_free();\r\nlist_for_each_entry_safe(cfg, tmp, &pci_mmcfg_list, list)\r\npci_mmconfig_remove(cfg);\r\n}\r\nstatic __init void list_add_sorted(struct pci_mmcfg_region *new)\r\n{\r\nstruct pci_mmcfg_region *cfg;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list) {\r\nif (cfg->segment > new->segment ||\r\n(cfg->segment == new->segment &&\r\ncfg->start_bus >= new->start_bus)) {\r\nlist_add_tail(&new->list, &cfg->list);\r\nreturn;\r\n}\r\n}\r\nlist_add_tail(&new->list, &pci_mmcfg_list);\r\n}\r\npci_mmcfg_region *pci_mmconfig_lookup(int segment, int bus)\r\n{\r\nstruct pci_mmcfg_region *cfg;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list)\r\nif (cfg->segment == segment &&\r\ncfg->start_bus <= bus && bus <= cfg->end_bus)\r\nreturn cfg;\r\nreturn NULL;\r\n}\r\nstatic const char __init *pci_mmcfg_e7520(void)\r\n{\r\nu32 win;\r\nraw_pci_ops->read(0, 0, PCI_DEVFN(0, 0), 0xce, 2, &win);\r\nwin = win & 0xf000;\r\nif (win == 0x0000 || win == 0xf000)\r\nreturn NULL;\r\nif (pci_mmconfig_add(0, 0, 255, win << 16) == NULL)\r\nreturn NULL;\r\nreturn "Intel Corporation E7520 Memory Controller Hub";\r\n}\r\nstatic const char __init *pci_mmcfg_intel_945(void)\r\n{\r\nu32 pciexbar, mask = 0, len = 0;\r\nraw_pci_ops->read(0, 0, PCI_DEVFN(0, 0), 0x48, 4, &pciexbar);\r\nif (!(pciexbar & 1))\r\nreturn NULL;\r\nswitch ((pciexbar >> 1) & 3) {\r\ncase 0:\r\nmask = 0xf0000000U;\r\nlen = 0x10000000U;\r\nbreak;\r\ncase 1:\r\nmask = 0xf8000000U;\r\nlen = 0x08000000U;\r\nbreak;\r\ncase 2:\r\nmask = 0xfc000000U;\r\nlen = 0x04000000U;\r\nbreak;\r\ndefault:\r\nreturn NULL;\r\n}\r\nif ((pciexbar & mask) & 0x0fffffffU)\r\nreturn NULL;\r\nif ((pciexbar & mask) >= 0xf0000000U)\r\nreturn NULL;\r\nif (pci_mmconfig_add(0, 0, (len >> 20) - 1, pciexbar & mask) == NULL)\r\nreturn NULL;\r\nreturn "Intel Corporation 945G/GZ/P/PL Express Memory Controller Hub";\r\n}\r\nstatic const char __init *pci_mmcfg_amd_fam10h(void)\r\n{\r\nu32 low, high, address;\r\nu64 base, msr;\r\nint i;\r\nunsigned segnbits = 0, busnbits, end_bus;\r\nif (!(pci_probe & PCI_CHECK_ENABLE_AMD_MMCONF))\r\nreturn NULL;\r\naddress = MSR_FAM10H_MMIO_CONF_BASE;\r\nif (rdmsr_safe(address, &low, &high))\r\nreturn NULL;\r\nmsr = high;\r\nmsr <<= 32;\r\nmsr |= low;\r\nif (!(msr & FAM10H_MMIO_CONF_ENABLE))\r\nreturn NULL;\r\nbase = msr & (FAM10H_MMIO_CONF_BASE_MASK<<FAM10H_MMIO_CONF_BASE_SHIFT);\r\nbusnbits = (msr >> FAM10H_MMIO_CONF_BUSRANGE_SHIFT) &\r\nFAM10H_MMIO_CONF_BUSRANGE_MASK;\r\nif (!busnbits)\r\nreturn NULL;\r\nif (busnbits > 8) {\r\nsegnbits = busnbits - 8;\r\nbusnbits = 8;\r\n}\r\nend_bus = (1 << busnbits) - 1;\r\nfor (i = 0; i < (1 << segnbits); i++)\r\nif (pci_mmconfig_add(i, 0, end_bus,\r\nbase + (1<<28) * i) == NULL) {\r\nfree_all_mmcfg();\r\nreturn NULL;\r\n}\r\nreturn "AMD Family 10h NB";\r\n}\r\nstatic const char __init *pci_mmcfg_nvidia_mcp55(void)\r\n{\r\nint bus;\r\nint mcp55_mmconf_found = 0;\r\nstatic const u32 extcfg_regnum = 0x90;\r\nstatic const u32 extcfg_regsize = 4;\r\nstatic const u32 extcfg_enable_mask = 1<<31;\r\nstatic const u32 extcfg_start_mask = 0xff<<16;\r\nstatic const int extcfg_start_shift = 16;\r\nstatic const u32 extcfg_size_mask = 0x3<<28;\r\nstatic const int extcfg_size_shift = 28;\r\nstatic const int extcfg_sizebus[] = {0x100, 0x80, 0x40, 0x20};\r\nstatic const u32 extcfg_base_mask[] = {0x7ff8, 0x7ffc, 0x7ffe, 0x7fff};\r\nstatic const int extcfg_base_lshift = 25;\r\nif (!acpi_disabled || !list_empty(&pci_mmcfg_list) || mcp55_checked)\r\nreturn NULL;\r\nmcp55_checked = true;\r\nfor (bus = 0; bus < 256; bus++) {\r\nu64 base;\r\nu32 l, extcfg;\r\nu16 vendor, device;\r\nint start, size_index, end;\r\nraw_pci_ops->read(0, bus, PCI_DEVFN(0, 0), 0, 4, &l);\r\nvendor = l & 0xffff;\r\ndevice = (l >> 16) & 0xffff;\r\nif (PCI_VENDOR_ID_NVIDIA != vendor || 0x0369 != device)\r\ncontinue;\r\nraw_pci_ops->read(0, bus, PCI_DEVFN(0, 0), extcfg_regnum,\r\nextcfg_regsize, &extcfg);\r\nif (!(extcfg & extcfg_enable_mask))\r\ncontinue;\r\nsize_index = (extcfg & extcfg_size_mask) >> extcfg_size_shift;\r\nbase = extcfg & extcfg_base_mask[size_index];\r\nbase <<= extcfg_base_lshift;\r\nstart = (extcfg & extcfg_start_mask) >> extcfg_start_shift;\r\nend = start + extcfg_sizebus[size_index] - 1;\r\nif (pci_mmconfig_add(0, start, end, base) == NULL)\r\ncontinue;\r\nmcp55_mmconf_found++;\r\n}\r\nif (!mcp55_mmconf_found)\r\nreturn NULL;\r\nreturn "nVidia MCP55";\r\n}\r\nstatic void __init pci_mmcfg_check_end_bus_number(void)\r\n{\r\nstruct pci_mmcfg_region *cfg, *cfgx;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list) {\r\nif (cfg->end_bus < cfg->start_bus)\r\ncfg->end_bus = 255;\r\nif (cfg->list.next == &pci_mmcfg_list)\r\nbreak;\r\ncfgx = list_entry(cfg->list.next, typeof(*cfg), list);\r\nif (cfg->end_bus >= cfgx->start_bus)\r\ncfg->end_bus = cfgx->start_bus - 1;\r\n}\r\n}\r\nstatic int __init pci_mmcfg_check_hostbridge(void)\r\n{\r\nu32 l;\r\nu32 bus, devfn;\r\nu16 vendor, device;\r\nint i;\r\nconst char *name;\r\nif (!raw_pci_ops)\r\nreturn 0;\r\nfree_all_mmcfg();\r\nfor (i = 0; i < ARRAY_SIZE(pci_mmcfg_probes); i++) {\r\nbus = pci_mmcfg_probes[i].bus;\r\ndevfn = pci_mmcfg_probes[i].devfn;\r\nraw_pci_ops->read(0, bus, devfn, 0, 4, &l);\r\nvendor = l & 0xffff;\r\ndevice = (l >> 16) & 0xffff;\r\nname = NULL;\r\nif (pci_mmcfg_probes[i].vendor == vendor &&\r\npci_mmcfg_probes[i].device == device)\r\nname = pci_mmcfg_probes[i].probe();\r\nif (name)\r\nprintk(KERN_INFO PREFIX "%s with MMCONFIG support\n",\r\nname);\r\n}\r\npci_mmcfg_check_end_bus_number();\r\nreturn !list_empty(&pci_mmcfg_list);\r\n}\r\nstatic void __init pci_mmcfg_insert_resources(void)\r\n{\r\nstruct pci_mmcfg_region *cfg;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list)\r\ninsert_resource(&iomem_resource, &cfg->res);\r\npci_mmcfg_resources_inserted = 1;\r\n}\r\nstatic acpi_status __init check_mcfg_resource(struct acpi_resource *res,\r\nvoid *data)\r\n{\r\nstruct resource *mcfg_res = data;\r\nstruct acpi_resource_address64 address;\r\nacpi_status status;\r\nif (res->type == ACPI_RESOURCE_TYPE_FIXED_MEMORY32) {\r\nstruct acpi_resource_fixed_memory32 *fixmem32 =\r\n&res->data.fixed_memory32;\r\nif (!fixmem32)\r\nreturn AE_OK;\r\nif ((mcfg_res->start >= fixmem32->address) &&\r\n(mcfg_res->end < (fixmem32->address +\r\nfixmem32->address_length))) {\r\nmcfg_res->flags = 1;\r\nreturn AE_CTRL_TERMINATE;\r\n}\r\n}\r\nif ((res->type != ACPI_RESOURCE_TYPE_ADDRESS32) &&\r\n(res->type != ACPI_RESOURCE_TYPE_ADDRESS64))\r\nreturn AE_OK;\r\nstatus = acpi_resource_to_address64(res, &address);\r\nif (ACPI_FAILURE(status) ||\r\n(address.address_length <= 0) ||\r\n(address.resource_type != ACPI_MEMORY_RANGE))\r\nreturn AE_OK;\r\nif ((mcfg_res->start >= address.minimum) &&\r\n(mcfg_res->end < (address.minimum + address.address_length))) {\r\nmcfg_res->flags = 1;\r\nreturn AE_CTRL_TERMINATE;\r\n}\r\nreturn AE_OK;\r\n}\r\nstatic acpi_status __init find_mboard_resource(acpi_handle handle, u32 lvl,\r\nvoid *context, void **rv)\r\n{\r\nstruct resource *mcfg_res = context;\r\nacpi_walk_resources(handle, METHOD_NAME__CRS,\r\ncheck_mcfg_resource, context);\r\nif (mcfg_res->flags)\r\nreturn AE_CTRL_TERMINATE;\r\nreturn AE_OK;\r\n}\r\nstatic int __init is_acpi_reserved(u64 start, u64 end, unsigned not_used)\r\n{\r\nstruct resource mcfg_res;\r\nmcfg_res.start = start;\r\nmcfg_res.end = end - 1;\r\nmcfg_res.flags = 0;\r\nacpi_get_devices("PNP0C01", find_mboard_resource, &mcfg_res, NULL);\r\nif (!mcfg_res.flags)\r\nacpi_get_devices("PNP0C02", find_mboard_resource, &mcfg_res,\r\nNULL);\r\nreturn mcfg_res.flags;\r\n}\r\nstatic int __init is_mmconf_reserved(check_reserved_t is_reserved,\r\nstruct pci_mmcfg_region *cfg, int with_e820)\r\n{\r\nu64 addr = cfg->res.start;\r\nu64 size = resource_size(&cfg->res);\r\nu64 old_size = size;\r\nint valid = 0, num_buses;\r\nwhile (!is_reserved(addr, addr + size, E820_RESERVED)) {\r\nsize >>= 1;\r\nif (size < (16UL<<20))\r\nbreak;\r\n}\r\nif (size >= (16UL<<20) || size == old_size) {\r\nprintk(KERN_INFO PREFIX "MMCONFIG at %pR reserved in %s\n",\r\n&cfg->res,\r\nwith_e820 ? "E820" : "ACPI motherboard resources");\r\nvalid = 1;\r\nif (old_size != size) {\r\ncfg->end_bus = cfg->start_bus + ((size>>20) - 1);\r\nnum_buses = cfg->end_bus - cfg->start_bus + 1;\r\ncfg->res.end = cfg->res.start +\r\nPCI_MMCFG_BUS_OFFSET(num_buses) - 1;\r\nsnprintf(cfg->name, PCI_MMCFG_RESOURCE_NAME_LEN,\r\n"PCI MMCONFIG %04x [bus %02x-%02x]",\r\ncfg->segment, cfg->start_bus, cfg->end_bus);\r\nprintk(KERN_INFO PREFIX\r\n"MMCONFIG for %04x [bus%02x-%02x] "\r\n"at %pR (base %#lx) (size reduced!)\n",\r\ncfg->segment, cfg->start_bus, cfg->end_bus,\r\n&cfg->res, (unsigned long) cfg->address);\r\n}\r\n}\r\nreturn valid;\r\n}\r\nstatic void __init pci_mmcfg_reject_broken(int early)\r\n{\r\nstruct pci_mmcfg_region *cfg;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list) {\r\nint valid = 0;\r\nif (!early && !acpi_disabled) {\r\nvalid = is_mmconf_reserved(is_acpi_reserved, cfg, 0);\r\nif (valid)\r\ncontinue;\r\nelse\r\nprintk(KERN_ERR FW_BUG PREFIX\r\n"MMCONFIG at %pR not reserved in "\r\n"ACPI motherboard resources\n",\r\n&cfg->res);\r\n}\r\nif (raw_pci_ops)\r\nvalid = is_mmconf_reserved(e820_all_mapped, cfg, 1);\r\nif (!valid)\r\ngoto reject;\r\n}\r\nreturn;\r\nreject:\r\nprintk(KERN_INFO PREFIX "not using MMCONFIG\n");\r\nfree_all_mmcfg();\r\n}\r\nstatic int __init acpi_mcfg_check_entry(struct acpi_table_mcfg *mcfg,\r\nstruct acpi_mcfg_allocation *cfg)\r\n{\r\nint year;\r\nif (cfg->address < 0xFFFFFFFF)\r\nreturn 0;\r\nif (!strcmp(mcfg->header.oem_id, "SGI") ||\r\n!strcmp(mcfg->header.oem_id, "SGI2"))\r\nreturn 0;\r\nif (mcfg->header.revision >= 1) {\r\nif (dmi_get_date(DMI_BIOS_DATE, &year, NULL, NULL) &&\r\nyear >= 2010)\r\nreturn 0;\r\n}\r\nprintk(KERN_ERR PREFIX "MCFG region for %04x [bus %02x-%02x] at %#llx "\r\n"is above 4GB, ignored\n", cfg->pci_segment,\r\ncfg->start_bus_number, cfg->end_bus_number, cfg->address);\r\nreturn -EINVAL;\r\n}\r\nstatic int __init pci_parse_mcfg(struct acpi_table_header *header)\r\n{\r\nstruct acpi_table_mcfg *mcfg;\r\nstruct acpi_mcfg_allocation *cfg_table, *cfg;\r\nunsigned long i;\r\nint entries;\r\nif (!header)\r\nreturn -EINVAL;\r\nmcfg = (struct acpi_table_mcfg *)header;\r\nfree_all_mmcfg();\r\nentries = 0;\r\ni = header->length - sizeof(struct acpi_table_mcfg);\r\nwhile (i >= sizeof(struct acpi_mcfg_allocation)) {\r\nentries++;\r\ni -= sizeof(struct acpi_mcfg_allocation);\r\n};\r\nif (entries == 0) {\r\nprintk(KERN_ERR PREFIX "MMCONFIG has no entries\n");\r\nreturn -ENODEV;\r\n}\r\ncfg_table = (struct acpi_mcfg_allocation *) &mcfg[1];\r\nfor (i = 0; i < entries; i++) {\r\ncfg = &cfg_table[i];\r\nif (acpi_mcfg_check_entry(mcfg, cfg)) {\r\nfree_all_mmcfg();\r\nreturn -ENODEV;\r\n}\r\nif (pci_mmconfig_add(cfg->pci_segment, cfg->start_bus_number,\r\ncfg->end_bus_number, cfg->address) == NULL) {\r\nprintk(KERN_WARNING PREFIX\r\n"no memory for MCFG entries\n");\r\nfree_all_mmcfg();\r\nreturn -ENOMEM;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic void __init __pci_mmcfg_init(int early)\r\n{\r\nif ((pci_probe & PCI_PROBE_MMCONF) == 0)\r\nreturn;\r\nif (!early && !(pci_probe & PCI_PROBE_MASK & ~PCI_PROBE_MMCONF))\r\nreturn;\r\nif (known_bridge)\r\nreturn;\r\nif (early) {\r\nif (pci_mmcfg_check_hostbridge())\r\nknown_bridge = 1;\r\n}\r\nif (!known_bridge)\r\nacpi_sfi_table_parse(ACPI_SIG_MCFG, pci_parse_mcfg);\r\npci_mmcfg_reject_broken(early);\r\nif (list_empty(&pci_mmcfg_list))\r\nreturn;\r\nif (pcibios_last_bus < 0) {\r\nconst struct pci_mmcfg_region *cfg;\r\nlist_for_each_entry(cfg, &pci_mmcfg_list, list) {\r\nif (cfg->segment)\r\nbreak;\r\npcibios_last_bus = cfg->end_bus;\r\n}\r\n}\r\nif (pci_mmcfg_arch_init())\r\npci_probe = (pci_probe & ~PCI_PROBE_MASK) | PCI_PROBE_MMCONF;\r\nelse {\r\npci_mmcfg_resources_inserted = 1;\r\n}\r\n}\r\nvoid __init pci_mmcfg_early_init(void)\r\n{\r\n__pci_mmcfg_init(1);\r\n}\r\nvoid __init pci_mmcfg_late_init(void)\r\n{\r\n__pci_mmcfg_init(0);\r\n}\r\nstatic int __init pci_mmcfg_late_insert_resources(void)\r\n{\r\nif ((pci_mmcfg_resources_inserted == 1) ||\r\n(pci_probe & PCI_PROBE_MMCONF) == 0 ||\r\nlist_empty(&pci_mmcfg_list))\r\nreturn 1;\r\npci_mmcfg_insert_resources();\r\nreturn 0;\r\n}
