/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmzdgdc
+ date
Fri Oct 17 17:54:50 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1760723690
+ CACTUS_STARTTIME=1760723690
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Oct 17 2025 (17:47:19)
Run date:          Oct 17 2025 (17:54:51+0000)
Run host:          runnervmzdgdc.m4k4wa1psnoergown2ffm0edlg.yx.internal.cloudapp.net (pid=131718)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmzdgdc
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379188KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=546cd123-67f9-9f4a-b6ce-7502644ffdda, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.14.0-1012-azure, OSVersion="#12~24.04.1-Ubuntu SMP Tue Sep  9 19:01:23 UTC 2025", HostName=runnervmzdgdc, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379188KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125812 sec
      iterations=10000000... time=0.0125335 sec
      iterations=100000000... time=0.124436 sec
      iterations=900000000... time=1.12019 sec
      iterations=900000000... time=0.843537 sec
      result: 6.50625 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198261 sec
      iterations=10000000... time=0.0198364 sec
      iterations=100000000... time=0.198385 sec
      iterations=600000000... time=1.19004 sec
      result: 16.134 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156778 sec
      iterations=10000000... time=0.0155942 sec
      iterations=100000000... time=0.155442 sec
      iterations=700000000... time=1.08828 sec
      result: 10.2914 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.00012342 sec
      iterations=10000... time=0.00125955 sec
      iterations=100000... time=0.012422 sec
      iterations=1000000... time=0.124274 sec
      iterations=9000000... time=1.12042 sec
      result: 1.24492 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000476731 sec
      iterations=10000... time=0.00431625 sec
      iterations=100000... time=0.0434094 sec
      iterations=1000000... time=0.432922 sec
      iterations=3000000... time=1.29916 sec
      result: 4.33054 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.3e-07 sec
      iterations=10... time=2.565e-06 sec
      iterations=100... time=2.4516e-05 sec
      iterations=1000... time=0.000243505 sec
      iterations=10000... time=0.00246673 sec
      iterations=100000... time=0.0245164 sec
      iterations=1000000... time=0.245543 sec
      iterations=4000000... time=0.992793 sec
      iterations=8000000... time=1.9873 sec
      result: 98.932 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.621e-06 sec
      iterations=10... time=5.0495e-05 sec
      iterations=100... time=0.000520983 sec
      iterations=1000... time=0.00495999 sec
      iterations=10000... time=0.0496324 sec
      iterations=100000... time=0.503419 sec
      iterations=200000... time=1.00625 sec
      result: 78.1548 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.545e-06 sec
      iterations=10000... time=2.4756e-05 sec
      iterations=100000... time=0.000247483 sec
      iterations=1000000... time=0.00249089 sec
      iterations=10000000... time=0.026347 sec
      iterations=100000000... time=0.251627 sec
      iterations=400000000... time=1.01213 sec
      result: 0.31629 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.0299e-05 sec
      iterations=10000... time=9.127e-05 sec
      iterations=100000... time=0.000956126 sec
      iterations=1000000... time=0.0121494 sec
      iterations=10000000... time=0.105943 sec
      iterations=100000000... time=0.958793 sec
      iterations=200000000... time=1.902 sec
      result: 1.18875 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.01e-07 sec
      iterations=10... time=2.825e-06 sec
      iterations=100... time=2.7601e-05 sec
      iterations=1000... time=0.000276737 sec
      iterations=10000... time=0.00278314 sec
      iterations=100000... time=0.0278092 sec
      iterations=1000000... time=0.283496 sec
      iterations=4000000... time=1.11393 sec
      result: 88.2497 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=6.152e-06 sec
      iterations=10... time=4.4263e-05 sec
      iterations=100... time=0.000456773 sec
      iterations=1000... time=0.00438268 sec
      iterations=10000... time=0.0438249 sec
      iterations=100000... time=0.446502 sec
      iterations=200000... time=0.886001 sec
      iterations=400000... time=1.76599 sec
      result: 89.0642 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.237e-05 sec
      iterations=10... time=0.000317804 sec
      iterations=100... time=0.00321493 sec
      iterations=1000... time=0.0317662 sec
      iterations=10000... time=0.312903 sec
      iterations=40000... time=1.2509 sec
      result: 0.055256 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000153296 sec
      iterations=10... time=0.00151277 sec
      iterations=100... time=0.0149114 sec
      iterations=1000... time=0.151779 sec
      iterations=7000... time=1.0481 sec
      result: 0.162887 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00388238 sec
      iterations=10... time=0.0390305 sec
      iterations=100... time=0.395697 sec
      iterations=300... time=1.17291 sec
      result: 0.399237 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136542 sec
      iterations=10000000... time=0.0124606 sec
      iterations=100000000... time=0.124508 sec
      iterations=900000000... time=1.12093 sec
      iterations=900000000... time=0.840267 sec
      result: 6.41349 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198499 sec
      iterations=10000000... time=0.0198374 sec
      iterations=100000000... time=0.198363 sec
      iterations=600000000... time=1.19004 sec
      result: 16.1338 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00159293 sec
      iterations=10000000... time=0.0155435 sec
      iterations=100000000... time=0.155577 sec
      iterations=700000000... time=1.09041 sec
      result: 10.2713 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124954 sec
      iterations=10000... time=0.00125079 sec
      iterations=100000... time=0.0124328 sec
      iterations=1000000... time=0.124394 sec
      iterations=9000000... time=1.11959 sec
      result: 1.24398 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.00047627 sec
      iterations=10000... time=0.00439653 sec
      iterations=100000... time=0.0440012 sec
      iterations=1000000... time=0.438187 sec
      iterations=3000000... time=1.31726 sec
      result: 4.39085 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.31e-07 sec
      iterations=10... time=3.0255e-06 sec
      iterations=100... time=2.99965e-05 sec
      iterations=1000... time=0.000290518 sec
      iterations=10000... time=0.00247758 sec
      iterations=100000... time=0.0245495 sec
      iterations=1000000... time=0.245034 sec
      iterations=4000000... time=0.980224 sec
      iterations=8000000... time=1.96098 sec
      result: 100.26 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.067e-06 sec
      iterations=10... time=6.46405e-05 sec
      iterations=100... time=0.00050819 sec
      iterations=1000... time=0.00503824 sec
      iterations=10000... time=0.0495714 sec
      iterations=100000... time=0.497915 sec
      iterations=200000... time=0.994671 sec
      iterations=400000... time=2.06053 sec
      result: 76.3331 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=1.2819e-05 sec
      iterations=10000... time=2.81025e-05 sec
      iterations=100000... time=0.000251264 sec
      iterations=1000000... time=0.00249018 sec
      iterations=10000000... time=0.0249142 sec
      iterations=100000000... time=0.248882 sec
      iterations=400000000... time=1.0547 sec
      result: 0.329594 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.0089e-05 sec
      iterations=10000... time=8.9222e-05 sec
      iterations=100000... time=0.000915195 sec
      iterations=1000000... time=0.00905996 sec
      iterations=10000000... time=0.0906825 sec
      iterations=100000000... time=0.901738 sec
      iterations=200000000... time=1.80264 sec
      result: 1.12665 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.91e-07 sec
      iterations=10... time=4.188e-06 sec
      iterations=100... time=3.9834e-05 sec
      iterations=1000... time=0.00033714 sec
      iterations=10000... time=0.00279981 sec
      iterations=100000... time=0.0278436 sec
      iterations=1000000... time=0.278301 sec
      iterations=4000000... time=1.11484 sec
      result: 88.1777 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.16415e-05 sec
      iterations=10... time=5.9872e-05 sec
      iterations=100... time=0.000458492 sec
      iterations=1000... time=0.00448948 sec
      iterations=10000... time=0.0444807 sec
      iterations=100000... time=0.444164 sec
      iterations=200000... time=0.889757 sec
      iterations=400000... time=1.77581 sec
      result: 88.5717 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.15615e-05 sec
      iterations=10... time=8.60505e-05 sec
      iterations=100... time=0.000853294 sec
      iterations=1000... time=0.00850054 sec
      iterations=10000... time=0.0852162 sec
      iterations=100000... time=0.84728 sec
      iterations=200000... time=1.69621 sec
      result: 0.203749 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.78105e-05 sec
      iterations=10... time=0.000357714 sec
      iterations=100... time=0.00367238 sec
      iterations=1000... time=0.0370573 sec
      iterations=10000... time=0.35458 sec
      iterations=30000... time=1.10573 sec
      result: 0.661707 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00138862 sec
      iterations=10... time=0.0105611 sec
      iterations=100... time=0.104777 sec
      iterations=1000... time=1.05244 sec
      result: 1.48312 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Oct 17 17:55:51 UTC 2025
+ echo Done.
Done.
  Elapsed time: 60.8 s
