#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed May 29 23:25:42 2019
# Process ID: 6368
# Log file: F:/git/FPGA/Examination/mb/planAhead_run_2/planAhead.log
# Journal file: F:/git/FPGA/Examination/mb/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source F:/git/FPGA/Examination/mb/pa.fromNetlist.tcl
startgroup
set_property package_pin P17 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin N16 [get_ports {an[0]}]
endgroup
