

================================================================
== Vivado HLS Report for 'Sobel_Loop_1_proc374'
================================================================
* Date:           Wed May 23 18:09:52 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    5|  308641|    5|  308641|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |    4|  308640|  4 ~ 643 |          -|          -| 1 ~ 480 |    no    |
        | + Loop 1.1  |    1|     640|         2|          1|          1| 1 ~ 640 |    yes   |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    161|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|     142|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     142|    293|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_21_i_i_fu_201_p2              |     *    |      1|  0|  12|          20|          20|
    |i_fu_195_p2                       |     +    |      0|  0|  38|           1|          31|
    |j_fu_219_p2                       |     +    |      0|  0|  38|           1|          31|
    |p_sum1_i_i_fu_225_p2              |     +    |      0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |tmp_i_i_36_fu_214_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_i_i_fu_190_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      1|  0| 161|         112|         172|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |i_i_i_reg_156                   |   9|          2|   31|         62|
    |j_i_i_reg_167                   |   9|          2|   31|         62|
    |p_dst_matx_cols_read_out_blk_n  |   9|          2|    1|          2|
    |p_dst_matx_rows_read_out_blk_n  |   9|          2|    1|          2|
    |p_dst_maty_cols_read_out_blk_n  |   9|          2|    1|          2|
    |p_src_V_V_blk_n                 |   9|          2|    1|          2|
    |p_src_mat_cols_read_out_blk_n   |   9|          2|    1|          2|
    |p_src_mat_rows_read_out_blk_n   |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 132|         28|   72|        148|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_i_i_reg_156            |  31|   0|   31|          0|
    |i_reg_254                |  31|   0|   31|          0|
    |j_i_i_reg_167            |  31|   0|   31|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_21_i_i_reg_259       |  20|   0|   20|          0|
    |tmp_i_i_36_reg_264       |   1|   0|    1|          0|
    |tmp_reg_245              |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 142|   0|  142|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_out                        | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|start_write                      | out |    1| ap_ctrl_hs |   Sobel_Loop_1_proc374   | return value |
|p_src_mat_rows_read              |  in |   32|   ap_none  |    p_src_mat_rows_read   |    scalar    |
|p_src_mat_cols_read              |  in |   32|   ap_none  |    p_src_mat_cols_read   |    scalar    |
|p_src_mat_data_V_address0        | out |   19|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_mat_data_V_ce0             | out |    1|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_mat_data_V_q0              |  in |    8|  ap_memory |     p_src_mat_data_V     |     array    |
|p_src_V_V_din                    | out |    8|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_src_V_V_full_n                 |  in |    1|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_src_V_V_write                  | out |    1|   ap_fifo  |         p_src_V_V        |    pointer   |
|p_dst_matx_rows_read             |  in |   32|   ap_none  |   p_dst_matx_rows_read   |    scalar    |
|p_dst_matx_cols_read             |  in |   32|   ap_none  |   p_dst_matx_cols_read   |    scalar    |
|p_dst_maty_cols_read             |  in |   32|   ap_none  |   p_dst_maty_cols_read   |    scalar    |
|p_src_mat_rows_read_out_din      | out |   32|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_rows_read_out_full_n   |  in |    1|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_rows_read_out_write    | out |    1|   ap_fifo  |  p_src_mat_rows_read_out |    pointer   |
|p_src_mat_cols_read_out_din      | out |   32|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_src_mat_cols_read_out_full_n   |  in |    1|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_src_mat_cols_read_out_write    | out |    1|   ap_fifo  |  p_src_mat_cols_read_out |    pointer   |
|p_dst_matx_rows_read_out_din     | out |   32|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_rows_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_rows_read_out_write   | out |    1|   ap_fifo  | p_dst_matx_rows_read_out |    pointer   |
|p_dst_matx_cols_read_out_din     | out |   32|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_matx_cols_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_matx_cols_read_out_write   | out |    1|   ap_fifo  | p_dst_matx_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_din     | out |   32|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_full_n  |  in |    1|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
|p_dst_maty_cols_read_out_write   | out |    1|   ap_fifo  | p_dst_maty_cols_read_out |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_i_i)
3 --> 
	5  / (!tmp_i_i_36)
	4  / (tmp_i_i_36)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dst_maty_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_maty_cols_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_dst_matx_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_cols_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_dst_matx_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_rows_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_src_mat_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_cols_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_src_mat_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_rows_read)"
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_mat_rows_read_out, i32 %p_src_mat_rows_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_src_mat_cols_read_out, i32 %p_src_mat_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_rows_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_matx_rows_read_out, i32 %p_dst_matx_rows_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 19 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_matx_cols_read_out, i32 %p_dst_matx_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_maty_cols_read_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 21 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %p_dst_maty_cols_read_out, i32 %p_dst_maty_cols_read_2)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_src_mat_cols_read_2 to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %0"

 <State 2> : 5.86ns
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_i_i = phi i31 [ 0, %entry ], [ %i, %1 ]"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_cast_i_i = zext i31 %i_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i31 %i_i_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 27 [1/1] (2.47ns)   --->   "%tmp_i_i = icmp slt i32 %i_cast_i_i, %p_src_mat_rows_read_2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.52ns)   --->   "%i = add i31 1, %i_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i, label %3, label %.exit" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_14_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1461]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 480, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1462]
ST_2 : Operation 32 [1/1] (5.86ns)   --->   "%tmp_21_i_i = mul i20 %tmp, %tmp_13" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 5.45ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%j_i_i = phi i31 [ 0, %3 ], [ %j, %4 ]"
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j_cast_i_i = zext i31 %j_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i31 %j_i_i to i20" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 38 [1/1] (2.47ns)   --->   "%tmp_i_i_36 = icmp slt i32 %j_cast_i_i, %p_src_mat_cols_read_2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.52ns)   --->   "%j = add i31 1, %j_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i_36, label %4, label %1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]
ST_3 : Operation 41 [1/1] (2.19ns)   --->   "%p_sum1_i_i = add i20 %tmp_21_i_i, %tmp_14" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_sum1_cast_i_i = zext i20 %p_sum1_i_i to i32" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_src_mat_data_V_addr = getelementptr [307200 x i8]* %p_src_mat_data_V, i32 0, i32 %p_sum1_cast_i_i" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%tmp_V = load i8* %p_src_mat_data_V_addr, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

 <State 4> : 6.89ns
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_15_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1464]
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 640, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1465]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1467]
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%tmp_V = load i8* %p_src_mat_data_V_addr, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_4 : Operation 49 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_src_V_V, i8 %tmp_V)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1468]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_15_i_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1469]
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1463]

 <State 5> : 0.00ns
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_14_i_i)" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1470]
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br label %0" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1460]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_mat_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_src_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_matx_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_matx_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_maty_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_mat_rows_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_mat_cols_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_matx_rows_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_matx_cols_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_maty_cols_read_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (specinterface    ) [ 000000]
empty_30               (specinterface    ) [ 000000]
p_dst_maty_cols_read_2 (read             ) [ 000000]
p_dst_matx_cols_read_2 (read             ) [ 000000]
p_dst_matx_rows_read_2 (read             ) [ 000000]
p_src_mat_cols_read_2  (read             ) [ 001111]
p_src_mat_rows_read_2  (read             ) [ 001111]
StgValue_13            (write            ) [ 000000]
empty_31               (specinterface    ) [ 000000]
StgValue_15            (write            ) [ 000000]
empty_32               (specinterface    ) [ 000000]
StgValue_17            (write            ) [ 000000]
empty_33               (specinterface    ) [ 000000]
StgValue_19            (write            ) [ 000000]
empty_34               (specinterface    ) [ 000000]
StgValue_21            (write            ) [ 000000]
tmp                    (trunc            ) [ 001111]
StgValue_23            (br               ) [ 011111]
i_i_i                  (phi              ) [ 001000]
i_cast_i_i             (zext             ) [ 000000]
tmp_13                 (trunc            ) [ 000000]
tmp_i_i                (icmp             ) [ 001111]
i                      (add              ) [ 011111]
StgValue_29            (br               ) [ 000000]
tmp_14_i_i             (specregionbegin  ) [ 000111]
StgValue_31            (speclooptripcount) [ 000000]
tmp_21_i_i             (mul              ) [ 000110]
StgValue_33            (br               ) [ 001111]
StgValue_34            (ret              ) [ 000000]
j_i_i                  (phi              ) [ 000100]
j_cast_i_i             (zext             ) [ 000000]
tmp_14                 (trunc            ) [ 000000]
tmp_i_i_36             (icmp             ) [ 001111]
j                      (add              ) [ 001111]
StgValue_40            (br               ) [ 000000]
p_sum1_i_i             (add              ) [ 000000]
p_sum1_cast_i_i        (zext             ) [ 000000]
p_src_mat_data_V_addr  (getelementptr    ) [ 000110]
tmp_15_i_i             (specregionbegin  ) [ 000000]
StgValue_46            (speclooptripcount) [ 000000]
StgValue_47            (specpipeline     ) [ 000000]
tmp_V                  (load             ) [ 000000]
StgValue_49            (write            ) [ 000000]
empty_37               (specregionend    ) [ 000000]
StgValue_51            (br               ) [ 001111]
empty_35               (specregionend    ) [ 000000]
StgValue_53            (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_rows_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_mat_cols_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_mat_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_src_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_matx_rows_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_rows_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_matx_cols_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_cols_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_maty_cols_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_cols_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_src_mat_rows_read_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows_read_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_src_mat_cols_read_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols_read_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_dst_matx_rows_read_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_rows_read_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_dst_matx_cols_read_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_cols_read_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_dst_maty_cols_read_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_cols_read_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_dst_maty_cols_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_maty_cols_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_dst_matx_cols_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_cols_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_dst_matx_rows_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_rows_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_src_mat_cols_read_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_cols_read_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_src_mat_rows_read_2_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_rows_read_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_13_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_15_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="StgValue_17_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_19_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_21_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_21/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_49_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_49/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_src_mat_data_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="20" slack="0"/>
<pin id="147" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_src_mat_data_V_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="19" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="156" class="1005" name="i_i_i_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="1"/>
<pin id="158" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i_i_i (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_i_i_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="31" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i_i/2 "/>
</bind>
</comp>

<comp id="167" class="1005" name="j_i_i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="1"/>
<pin id="169" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_i_i (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="j_i_i_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="31" slack="0"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i_i/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_cast_i_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="31" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i_i/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_13_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_i_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="i_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="31" slack="0"/>
<pin id="198" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_21_i_i_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="20" slack="1"/>
<pin id="203" dir="0" index="1" bw="20" slack="0"/>
<pin id="204" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_21_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_cast_i_i_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i_i/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_14_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_i_i_36_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_36/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="0"/>
<pin id="222" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_sum1_i_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="1"/>
<pin id="227" dir="0" index="1" bw="20" slack="0"/>
<pin id="228" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum1_i_i/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_sum1_cast_i_i_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="20" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast_i_i/3 "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_src_mat_cols_read_2_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2"/>
<pin id="237" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_src_mat_cols_read_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_src_mat_rows_read_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_rows_read_2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="1"/>
<pin id="247" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_i_i_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_21_i_i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="20" slack="1"/>
<pin id="261" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i_i "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_i_i_36_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_i_36 "/>
</bind>
</comp>

<comp id="268" class="1005" name="j_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_src_mat_data_V_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="1"/>
<pin id="275" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_data_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="90" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="84" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="78" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="72" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="66" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="150" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="84" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="160" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="160" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="182" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="42" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="160" pin="4"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="186" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="171" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="171" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="206" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="171" pin="4"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="210" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="238"><net_src comp="84" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="243"><net_src comp="90" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="248"><net_src comp="178" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="253"><net_src comp="190" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="195" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="262"><net_src comp="201" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="267"><net_src comp="214" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="219" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="276"><net_src comp="143" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_mat_data_V | {}
	Port: p_src_V_V | {4 }
	Port: p_src_mat_rows_read_out | {1 }
	Port: p_src_mat_cols_read_out | {1 }
	Port: p_dst_matx_rows_read_out | {1 }
	Port: p_dst_matx_cols_read_out | {1 }
	Port: p_dst_maty_cols_read_out | {1 }
 - Input state : 
	Port: Sobel_Loop_1_proc374 : p_src_mat_rows_read | {1 }
	Port: Sobel_Loop_1_proc374 : p_src_mat_cols_read | {1 }
	Port: Sobel_Loop_1_proc374 : p_src_mat_data_V | {3 4 }
	Port: Sobel_Loop_1_proc374 : p_dst_matx_rows_read | {1 }
	Port: Sobel_Loop_1_proc374 : p_dst_matx_cols_read | {1 }
	Port: Sobel_Loop_1_proc374 : p_dst_maty_cols_read | {1 }
  - Chain level:
	State 1
	State 2
		i_cast_i_i : 1
		tmp_13 : 1
		tmp_i_i : 2
		i : 1
		StgValue_29 : 3
		tmp_21_i_i : 2
	State 3
		j_cast_i_i : 1
		tmp_14 : 1
		tmp_i_i_36 : 2
		j : 1
		StgValue_40 : 3
		p_sum1_i_i : 2
		p_sum1_cast_i_i : 3
		p_src_mat_data_V_addr : 4
		tmp_V : 5
	State 4
		StgValue_49 : 1
		empty_37 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |              i_fu_195             |    0    |    0    |    38   |
|    add   |              j_fu_219             |    0    |    0    |    38   |
|          |         p_sum1_i_i_fu_225         |    0    |    0    |    27   |
|----------|-----------------------------------|---------|---------|---------|
|   icmp   |           tmp_i_i_fu_190          |    0    |    0    |    18   |
|          |         tmp_i_i_36_fu_214         |    0    |    0    |    18   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |         tmp_21_i_i_fu_201         |    1    |    0    |    12   |
|----------|-----------------------------------|---------|---------|---------|
|          | p_dst_maty_cols_read_2_read_fu_66 |    0    |    0    |    0    |
|          | p_dst_matx_cols_read_2_read_fu_72 |    0    |    0    |    0    |
|   read   | p_dst_matx_rows_read_2_read_fu_78 |    0    |    0    |    0    |
|          |  p_src_mat_cols_read_2_read_fu_84 |    0    |    0    |    0    |
|          |  p_src_mat_rows_read_2_read_fu_90 |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      StgValue_13_write_fu_96      |    0    |    0    |    0    |
|          |      StgValue_15_write_fu_104     |    0    |    0    |    0    |
|   write  |      StgValue_17_write_fu_112     |    0    |    0    |    0    |
|          |      StgValue_19_write_fu_120     |    0    |    0    |    0    |
|          |      StgValue_21_write_fu_128     |    0    |    0    |    0    |
|          |      StgValue_49_write_fu_136     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_178            |    0    |    0    |    0    |
|   trunc  |           tmp_13_fu_186           |    0    |    0    |    0    |
|          |           tmp_14_fu_210           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |         i_cast_i_i_fu_182         |    0    |    0    |    0    |
|   zext   |         j_cast_i_i_fu_206         |    0    |    0    |    0    |
|          |       p_sum1_cast_i_i_fu_230      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   151   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        i_i_i_reg_156        |   31   |
|          i_reg_254          |   31   |
|        j_i_i_reg_167        |   31   |
|          j_reg_268          |   31   |
|p_src_mat_cols_read_2_reg_235|   32   |
|p_src_mat_data_V_addr_reg_273|   19   |
|p_src_mat_rows_read_2_reg_240|   32   |
|      tmp_21_i_i_reg_259     |   20   |
|      tmp_i_i_36_reg_264     |    1   |
|       tmp_i_i_reg_250       |    1   |
|         tmp_reg_245         |   20   |
+-----------------------------+--------+
|            Total            |   249  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   249  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   249  |   160  |
+-----------+--------+--------+--------+--------+
