   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_dma.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	DMA_DeInit
  20              		.thumb
  21              		.thumb_func
  23              	DMA_DeInit:
  24              	.LFB29:
  25              		.file 1 "../SPL/src/stm32f10x_dma.c"
   1:../SPL/src/stm32f10x_dma.c **** /**
   2:../SPL/src/stm32f10x_dma.c ****   ******************************************************************************
   3:../SPL/src/stm32f10x_dma.c ****   * @file    stm32f10x_dma.c
   4:../SPL/src/stm32f10x_dma.c ****   * @author  MCD Application Team
   5:../SPL/src/stm32f10x_dma.c ****   * @version V3.5.0
   6:../SPL/src/stm32f10x_dma.c ****   * @date    11-March-2011
   7:../SPL/src/stm32f10x_dma.c ****   * @brief   This file provides all the DMA firmware functions.
   8:../SPL/src/stm32f10x_dma.c ****   ******************************************************************************
   9:../SPL/src/stm32f10x_dma.c ****   * @attention
  10:../SPL/src/stm32f10x_dma.c ****   *
  11:../SPL/src/stm32f10x_dma.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../SPL/src/stm32f10x_dma.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../SPL/src/stm32f10x_dma.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../SPL/src/stm32f10x_dma.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../SPL/src/stm32f10x_dma.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../SPL/src/stm32f10x_dma.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../SPL/src/stm32f10x_dma.c ****   *
  18:../SPL/src/stm32f10x_dma.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../SPL/src/stm32f10x_dma.c ****   ******************************************************************************
  20:../SPL/src/stm32f10x_dma.c ****   */
  21:../SPL/src/stm32f10x_dma.c **** 
  22:../SPL/src/stm32f10x_dma.c **** /* Includes ------------------------------------------------------------------*/
  23:../SPL/src/stm32f10x_dma.c **** #include "stm32f10x_dma.h"
  24:../SPL/src/stm32f10x_dma.c **** #include "stm32f10x_rcc.h"
  25:../SPL/src/stm32f10x_dma.c **** 
  26:../SPL/src/stm32f10x_dma.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../SPL/src/stm32f10x_dma.c ****   * @{
  28:../SPL/src/stm32f10x_dma.c ****   */
  29:../SPL/src/stm32f10x_dma.c **** 
  30:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA 
  31:../SPL/src/stm32f10x_dma.c ****   * @brief DMA driver modules
  32:../SPL/src/stm32f10x_dma.c ****   * @{
  33:../SPL/src/stm32f10x_dma.c ****   */ 
  34:../SPL/src/stm32f10x_dma.c **** 
  35:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_TypesDefinitions
  36:../SPL/src/stm32f10x_dma.c ****   * @{
  37:../SPL/src/stm32f10x_dma.c ****   */ 
  38:../SPL/src/stm32f10x_dma.c **** /**
  39:../SPL/src/stm32f10x_dma.c ****   * @}
  40:../SPL/src/stm32f10x_dma.c ****   */
  41:../SPL/src/stm32f10x_dma.c **** 
  42:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_Defines
  43:../SPL/src/stm32f10x_dma.c ****   * @{
  44:../SPL/src/stm32f10x_dma.c ****   */
  45:../SPL/src/stm32f10x_dma.c **** 
  46:../SPL/src/stm32f10x_dma.c **** 
  47:../SPL/src/stm32f10x_dma.c **** /* DMA1 Channelx interrupt pending bit masks */
  48:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  49:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  50:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
  51:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
  52:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
  53:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel6_IT_Mask    ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR
  54:../SPL/src/stm32f10x_dma.c **** #define DMA1_Channel7_IT_Mask    ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR
  55:../SPL/src/stm32f10x_dma.c **** 
  56:../SPL/src/stm32f10x_dma.c **** /* DMA2 Channelx interrupt pending bit masks */
  57:../SPL/src/stm32f10x_dma.c **** #define DMA2_Channel1_IT_Mask    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  58:../SPL/src/stm32f10x_dma.c **** #define DMA2_Channel2_IT_Mask    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  59:../SPL/src/stm32f10x_dma.c **** #define DMA2_Channel3_IT_Mask    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
  60:../SPL/src/stm32f10x_dma.c **** #define DMA2_Channel4_IT_Mask    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
  61:../SPL/src/stm32f10x_dma.c **** #define DMA2_Channel5_IT_Mask    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
  62:../SPL/src/stm32f10x_dma.c **** 
  63:../SPL/src/stm32f10x_dma.c **** /* DMA2 FLAG mask */
  64:../SPL/src/stm32f10x_dma.c **** #define FLAG_Mask                ((uint32_t)0x10000000)
  65:../SPL/src/stm32f10x_dma.c **** 
  66:../SPL/src/stm32f10x_dma.c **** /* DMA registers Masks */
  67:../SPL/src/stm32f10x_dma.c **** #define CCR_CLEAR_Mask           ((uint32_t)0xFFFF800F)
  68:../SPL/src/stm32f10x_dma.c **** 
  69:../SPL/src/stm32f10x_dma.c **** /**
  70:../SPL/src/stm32f10x_dma.c ****   * @}
  71:../SPL/src/stm32f10x_dma.c ****   */
  72:../SPL/src/stm32f10x_dma.c **** 
  73:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_Macros
  74:../SPL/src/stm32f10x_dma.c ****   * @{
  75:../SPL/src/stm32f10x_dma.c ****   */
  76:../SPL/src/stm32f10x_dma.c **** 
  77:../SPL/src/stm32f10x_dma.c **** /**
  78:../SPL/src/stm32f10x_dma.c ****   * @}
  79:../SPL/src/stm32f10x_dma.c ****   */
  80:../SPL/src/stm32f10x_dma.c **** 
  81:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_Variables
  82:../SPL/src/stm32f10x_dma.c ****   * @{
  83:../SPL/src/stm32f10x_dma.c ****   */
  84:../SPL/src/stm32f10x_dma.c **** 
  85:../SPL/src/stm32f10x_dma.c **** /**
  86:../SPL/src/stm32f10x_dma.c ****   * @}
  87:../SPL/src/stm32f10x_dma.c ****   */
  88:../SPL/src/stm32f10x_dma.c **** 
  89:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_FunctionPrototypes
  90:../SPL/src/stm32f10x_dma.c ****   * @{
  91:../SPL/src/stm32f10x_dma.c ****   */
  92:../SPL/src/stm32f10x_dma.c **** 
  93:../SPL/src/stm32f10x_dma.c **** /**
  94:../SPL/src/stm32f10x_dma.c ****   * @}
  95:../SPL/src/stm32f10x_dma.c ****   */
  96:../SPL/src/stm32f10x_dma.c **** 
  97:../SPL/src/stm32f10x_dma.c **** /** @defgroup DMA_Private_Functions
  98:../SPL/src/stm32f10x_dma.c ****   * @{
  99:../SPL/src/stm32f10x_dma.c ****   */
 100:../SPL/src/stm32f10x_dma.c **** 
 101:../SPL/src/stm32f10x_dma.c **** /**
 102:../SPL/src/stm32f10x_dma.c ****   * @brief  Deinitializes the DMAy Channelx registers to their default reset
 103:../SPL/src/stm32f10x_dma.c ****   *         values.
 104:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and
 105:../SPL/src/stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 106:../SPL/src/stm32f10x_dma.c ****   * @retval None
 107:../SPL/src/stm32f10x_dma.c ****   */
 108:../SPL/src/stm32f10x_dma.c **** void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
 109:../SPL/src/stm32f10x_dma.c **** {
  26              		.loc 1 109 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 7, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 16
  38 0004 00AF     		add	r7, sp, #0
  39              	.LCFI2:
  40              		.cfi_def_cfa_register 7
  41 0006 7860     		str	r0, [r7, #4]
 110:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 111:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 112:../SPL/src/stm32f10x_dma.c ****   
 113:../SPL/src/stm32f10x_dma.c ****   /* Disable the selected DMAy Channelx */
 114:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  42              		.loc 1 114 0
  43 0008 7B68     		ldr	r3, [r7, #4]
  44 000a 1A68     		ldr	r2, [r3, #0]
  45 000c 4FF6FE73 		movw	r3, #65534
  46 0010 1340     		ands	r3, r3, r2
  47 0012 7A68     		ldr	r2, [r7, #4]
  48 0014 1360     		str	r3, [r2, #0]
 115:../SPL/src/stm32f10x_dma.c ****   
 116:../SPL/src/stm32f10x_dma.c ****   /* Reset DMAy Channelx control register */
 117:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CCR  = 0;
  49              		.loc 1 117 0
  50 0016 7B68     		ldr	r3, [r7, #4]
  51 0018 4FF00002 		mov	r2, #0
  52 001c 1A60     		str	r2, [r3, #0]
 118:../SPL/src/stm32f10x_dma.c ****   
 119:../SPL/src/stm32f10x_dma.c ****   /* Reset DMAy Channelx remaining bytes register */
 120:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = 0;
  53              		.loc 1 120 0
  54 001e 7B68     		ldr	r3, [r7, #4]
  55 0020 4FF00002 		mov	r2, #0
  56 0024 5A60     		str	r2, [r3, #4]
 121:../SPL/src/stm32f10x_dma.c ****   
 122:../SPL/src/stm32f10x_dma.c ****   /* Reset DMAy Channelx peripheral address register */
 123:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CPAR  = 0;
  57              		.loc 1 123 0
  58 0026 7B68     		ldr	r3, [r7, #4]
  59 0028 4FF00002 		mov	r2, #0
  60 002c 9A60     		str	r2, [r3, #8]
 124:../SPL/src/stm32f10x_dma.c ****   
 125:../SPL/src/stm32f10x_dma.c ****   /* Reset DMAy Channelx memory address register */
 126:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CMAR = 0;
  61              		.loc 1 126 0
  62 002e 7B68     		ldr	r3, [r7, #4]
  63 0030 4FF00002 		mov	r2, #0
  64 0034 DA60     		str	r2, [r3, #12]
 127:../SPL/src/stm32f10x_dma.c ****   
 128:../SPL/src/stm32f10x_dma.c ****   if (DMAy_Channelx == DMA1_Channel1)
  65              		.loc 1 128 0
  66 0036 7A68     		ldr	r2, [r7, #4]
  67 0038 434B     		ldr	r3, .L14
  68 003a 9A42     		cmp	r2, r3
  69 003c 06D1     		bne	.L2
 129:../SPL/src/stm32f10x_dma.c ****   {
 130:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel1 */
 131:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel1_IT_Mask;
  70              		.loc 1 131 0
  71 003e 434B     		ldr	r3, .L14+4
  72 0040 424A     		ldr	r2, .L14+4
  73 0042 5268     		ldr	r2, [r2, #4]
  74 0044 42F00F02 		orr	r2, r2, #15
  75 0048 5A60     		str	r2, [r3, #4]
  76 004a 77E0     		b	.L1
  77              	.L2:
 132:../SPL/src/stm32f10x_dma.c ****   }
 133:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel2)
  78              		.loc 1 133 0
  79 004c 7A68     		ldr	r2, [r7, #4]
  80 004e 404B     		ldr	r3, .L14+8
  81 0050 9A42     		cmp	r2, r3
  82 0052 06D1     		bne	.L4
 134:../SPL/src/stm32f10x_dma.c ****   {
 135:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel2 */
 136:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel2_IT_Mask;
  83              		.loc 1 136 0
  84 0054 3D4B     		ldr	r3, .L14+4
  85 0056 3D4A     		ldr	r2, .L14+4
  86 0058 5268     		ldr	r2, [r2, #4]
  87 005a 42F0F002 		orr	r2, r2, #240
  88 005e 5A60     		str	r2, [r3, #4]
  89 0060 6CE0     		b	.L1
  90              	.L4:
 137:../SPL/src/stm32f10x_dma.c ****   }
 138:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel3)
  91              		.loc 1 138 0
  92 0062 7A68     		ldr	r2, [r7, #4]
  93 0064 3B4B     		ldr	r3, .L14+12
  94 0066 9A42     		cmp	r2, r3
  95 0068 06D1     		bne	.L5
 139:../SPL/src/stm32f10x_dma.c ****   {
 140:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel3 */
 141:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel3_IT_Mask;
  96              		.loc 1 141 0
  97 006a 384B     		ldr	r3, .L14+4
  98 006c 374A     		ldr	r2, .L14+4
  99 006e 5268     		ldr	r2, [r2, #4]
 100 0070 42F47062 		orr	r2, r2, #3840
 101 0074 5A60     		str	r2, [r3, #4]
 102 0076 61E0     		b	.L1
 103              	.L5:
 142:../SPL/src/stm32f10x_dma.c ****   }
 143:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel4)
 104              		.loc 1 143 0
 105 0078 7A68     		ldr	r2, [r7, #4]
 106 007a 374B     		ldr	r3, .L14+16
 107 007c 9A42     		cmp	r2, r3
 108 007e 06D1     		bne	.L6
 144:../SPL/src/stm32f10x_dma.c ****   {
 145:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel4 */
 146:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel4_IT_Mask;
 109              		.loc 1 146 0
 110 0080 324B     		ldr	r3, .L14+4
 111 0082 324A     		ldr	r2, .L14+4
 112 0084 5268     		ldr	r2, [r2, #4]
 113 0086 42F47042 		orr	r2, r2, #61440
 114 008a 5A60     		str	r2, [r3, #4]
 115 008c 56E0     		b	.L1
 116              	.L6:
 147:../SPL/src/stm32f10x_dma.c ****   }
 148:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel5)
 117              		.loc 1 148 0
 118 008e 7A68     		ldr	r2, [r7, #4]
 119 0090 324B     		ldr	r3, .L14+20
 120 0092 9A42     		cmp	r2, r3
 121 0094 06D1     		bne	.L7
 149:../SPL/src/stm32f10x_dma.c ****   {
 150:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel5 */
 151:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel5_IT_Mask;
 122              		.loc 1 151 0
 123 0096 2D4B     		ldr	r3, .L14+4
 124 0098 2C4A     		ldr	r2, .L14+4
 125 009a 5268     		ldr	r2, [r2, #4]
 126 009c 42F47022 		orr	r2, r2, #983040
 127 00a0 5A60     		str	r2, [r3, #4]
 128 00a2 4BE0     		b	.L1
 129              	.L7:
 152:../SPL/src/stm32f10x_dma.c ****   }
 153:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel6)
 130              		.loc 1 153 0
 131 00a4 7A68     		ldr	r2, [r7, #4]
 132 00a6 2E4B     		ldr	r3, .L14+24
 133 00a8 9A42     		cmp	r2, r3
 134 00aa 06D1     		bne	.L8
 154:../SPL/src/stm32f10x_dma.c ****   {
 155:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel6 */
 156:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel6_IT_Mask;
 135              		.loc 1 156 0
 136 00ac 274B     		ldr	r3, .L14+4
 137 00ae 274A     		ldr	r2, .L14+4
 138 00b0 5268     		ldr	r2, [r2, #4]
 139 00b2 42F47002 		orr	r2, r2, #15728640
 140 00b6 5A60     		str	r2, [r3, #4]
 141 00b8 40E0     		b	.L1
 142              	.L8:
 157:../SPL/src/stm32f10x_dma.c ****   }
 158:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA1_Channel7)
 143              		.loc 1 158 0
 144 00ba 7A68     		ldr	r2, [r7, #4]
 145 00bc 294B     		ldr	r3, .L14+28
 146 00be 9A42     		cmp	r2, r3
 147 00c0 06D1     		bne	.L9
 159:../SPL/src/stm32f10x_dma.c ****   {
 160:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel7 */
 161:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR |= DMA1_Channel7_IT_Mask;
 148              		.loc 1 161 0
 149 00c2 224B     		ldr	r3, .L14+4
 150 00c4 214A     		ldr	r2, .L14+4
 151 00c6 5268     		ldr	r2, [r2, #4]
 152 00c8 42F07062 		orr	r2, r2, #251658240
 153 00cc 5A60     		str	r2, [r3, #4]
 154 00ce 35E0     		b	.L1
 155              	.L9:
 162:../SPL/src/stm32f10x_dma.c ****   }
 163:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel1)
 156              		.loc 1 163 0
 157 00d0 7A68     		ldr	r2, [r7, #4]
 158 00d2 254B     		ldr	r3, .L14+32
 159 00d4 9A42     		cmp	r2, r3
 160 00d6 06D1     		bne	.L10
 164:../SPL/src/stm32f10x_dma.c ****   {
 165:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel1 */
 166:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel1_IT_Mask;
 161              		.loc 1 166 0
 162 00d8 244B     		ldr	r3, .L14+36
 163 00da 244A     		ldr	r2, .L14+36
 164 00dc 5268     		ldr	r2, [r2, #4]
 165 00de 42F00F02 		orr	r2, r2, #15
 166 00e2 5A60     		str	r2, [r3, #4]
 167 00e4 2AE0     		b	.L1
 168              	.L10:
 167:../SPL/src/stm32f10x_dma.c ****   }
 168:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel2)
 169              		.loc 1 168 0
 170 00e6 7A68     		ldr	r2, [r7, #4]
 171 00e8 214B     		ldr	r3, .L14+40
 172 00ea 9A42     		cmp	r2, r3
 173 00ec 06D1     		bne	.L11
 169:../SPL/src/stm32f10x_dma.c ****   {
 170:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel2 */
 171:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel2_IT_Mask;
 174              		.loc 1 171 0
 175 00ee 1F4B     		ldr	r3, .L14+36
 176 00f0 1E4A     		ldr	r2, .L14+36
 177 00f2 5268     		ldr	r2, [r2, #4]
 178 00f4 42F0F002 		orr	r2, r2, #240
 179 00f8 5A60     		str	r2, [r3, #4]
 180 00fa 1FE0     		b	.L1
 181              	.L11:
 172:../SPL/src/stm32f10x_dma.c ****   }
 173:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel3)
 182              		.loc 1 173 0
 183 00fc 7A68     		ldr	r2, [r7, #4]
 184 00fe 1D4B     		ldr	r3, .L14+44
 185 0100 9A42     		cmp	r2, r3
 186 0102 06D1     		bne	.L12
 174:../SPL/src/stm32f10x_dma.c ****   {
 175:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel3 */
 176:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel3_IT_Mask;
 187              		.loc 1 176 0
 188 0104 194B     		ldr	r3, .L14+36
 189 0106 194A     		ldr	r2, .L14+36
 190 0108 5268     		ldr	r2, [r2, #4]
 191 010a 42F47062 		orr	r2, r2, #3840
 192 010e 5A60     		str	r2, [r3, #4]
 193 0110 14E0     		b	.L1
 194              	.L12:
 177:../SPL/src/stm32f10x_dma.c ****   }
 178:../SPL/src/stm32f10x_dma.c ****   else if (DMAy_Channelx == DMA2_Channel4)
 195              		.loc 1 178 0
 196 0112 7A68     		ldr	r2, [r7, #4]
 197 0114 184B     		ldr	r3, .L14+48
 198 0116 9A42     		cmp	r2, r3
 199 0118 06D1     		bne	.L13
 179:../SPL/src/stm32f10x_dma.c ****   {
 180:../SPL/src/stm32f10x_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel4 */
 181:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR |= DMA2_Channel4_IT_Mask;
 200              		.loc 1 181 0
 201 011a 144B     		ldr	r3, .L14+36
 202 011c 134A     		ldr	r2, .L14+36
 203 011e 5268     		ldr	r2, [r2, #4]
 204 0120 42F47042 		orr	r2, r2, #61440
 205 0124 5A60     		str	r2, [r3, #4]
 206 0126 09E0     		b	.L1
 207              	.L13:
 182:../SPL/src/stm32f10x_dma.c ****   }
 183:../SPL/src/stm32f10x_dma.c ****   else
 184:../SPL/src/stm32f10x_dma.c ****   { 
 185:../SPL/src/stm32f10x_dma.c ****     if (DMAy_Channelx == DMA2_Channel5)
 208              		.loc 1 185 0
 209 0128 7A68     		ldr	r2, [r7, #4]
 210 012a 144B     		ldr	r3, .L14+52
 211 012c 9A42     		cmp	r2, r3
 212 012e 05D1     		bne	.L1
 186:../SPL/src/stm32f10x_dma.c ****     {
 187:../SPL/src/stm32f10x_dma.c ****       /* Reset interrupt pending bits for DMA2 Channel5 */
 188:../SPL/src/stm32f10x_dma.c ****       DMA2->IFCR |= DMA2_Channel5_IT_Mask;
 213              		.loc 1 188 0
 214 0130 0E4B     		ldr	r3, .L14+36
 215 0132 0E4A     		ldr	r2, .L14+36
 216 0134 5268     		ldr	r2, [r2, #4]
 217 0136 42F47022 		orr	r2, r2, #983040
 218 013a 5A60     		str	r2, [r3, #4]
 219              	.L1:
 189:../SPL/src/stm32f10x_dma.c ****     }
 190:../SPL/src/stm32f10x_dma.c ****   }
 191:../SPL/src/stm32f10x_dma.c **** }
 220              		.loc 1 191 0
 221 013c 07F10C07 		add	r7, r7, #12
 222 0140 BD46     		mov	sp, r7
 223 0142 80BC     		pop	{r7}
 224 0144 7047     		bx	lr
 225              	.L15:
 226 0146 00BF     		.align	2
 227              	.L14:
 228 0148 08000240 		.word	1073872904
 229 014c 00000240 		.word	1073872896
 230 0150 1C000240 		.word	1073872924
 231 0154 30000240 		.word	1073872944
 232 0158 44000240 		.word	1073872964
 233 015c 58000240 		.word	1073872984
 234 0160 6C000240 		.word	1073873004
 235 0164 80000240 		.word	1073873024
 236 0168 08040240 		.word	1073873928
 237 016c 00040240 		.word	1073873920
 238 0170 1C040240 		.word	1073873948
 239 0174 30040240 		.word	1073873968
 240 0178 44040240 		.word	1073873988
 241 017c 58040240 		.word	1073874008
 242              		.cfi_endproc
 243              	.LFE29:
 245              		.align	2
 246              		.global	DMA_Init
 247              		.thumb
 248              		.thumb_func
 250              	DMA_Init:
 251              	.LFB30:
 192:../SPL/src/stm32f10x_dma.c **** 
 193:../SPL/src/stm32f10x_dma.c **** /**
 194:../SPL/src/stm32f10x_dma.c ****   * @brief  Initializes the DMAy Channelx according to the specified
 195:../SPL/src/stm32f10x_dma.c ****   *         parameters in the DMA_InitStruct.
 196:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 197:../SPL/src/stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 198:../SPL/src/stm32f10x_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
 199:../SPL/src/stm32f10x_dma.c ****   *         contains the configuration information for the specified DMA Channel.
 200:../SPL/src/stm32f10x_dma.c ****   * @retval None
 201:../SPL/src/stm32f10x_dma.c ****   */
 202:../SPL/src/stm32f10x_dma.c **** void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
 203:../SPL/src/stm32f10x_dma.c **** {
 252              		.loc 1 203 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 16
 255              		@ frame_needed = 1, uses_anonymous_args = 0
 256              		@ link register save eliminated.
 257 0180 80B4     		push	{r7}
 258              	.LCFI3:
 259              		.cfi_def_cfa_offset 4
 260              		.cfi_offset 7, -4
 261 0182 85B0     		sub	sp, sp, #20
 262              	.LCFI4:
 263              		.cfi_def_cfa_offset 24
 264 0184 00AF     		add	r7, sp, #0
 265              	.LCFI5:
 266              		.cfi_def_cfa_register 7
 267 0186 7860     		str	r0, [r7, #4]
 268 0188 3960     		str	r1, [r7, #0]
 204:../SPL/src/stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 269              		.loc 1 204 0
 270 018a 4FF00003 		mov	r3, #0
 271 018e FB60     		str	r3, [r7, #12]
 205:../SPL/src/stm32f10x_dma.c **** 
 206:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 207:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 208:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
 209:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 210:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 211:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));   
 212:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 213:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 214:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 215:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 216:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
 217:../SPL/src/stm32f10x_dma.c **** 
 218:../SPL/src/stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CCR Configuration -----------------*/
 219:../SPL/src/stm32f10x_dma.c ****   /* Get the DMAy_Channelx CCR value */
 220:../SPL/src/stm32f10x_dma.c ****   tmpreg = DMAy_Channelx->CCR;
 272              		.loc 1 220 0
 273 0190 7B68     		ldr	r3, [r7, #4]
 274 0192 1B68     		ldr	r3, [r3, #0]
 275 0194 FB60     		str	r3, [r7, #12]
 221:../SPL/src/stm32f10x_dma.c ****   /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 222:../SPL/src/stm32f10x_dma.c ****   tmpreg &= CCR_CLEAR_Mask;
 276              		.loc 1 222 0
 277 0196 FB68     		ldr	r3, [r7, #12]
 278 0198 23F4FF43 		bic	r3, r3, #32640
 279 019c 23F07003 		bic	r3, r3, #112
 280 01a0 FB60     		str	r3, [r7, #12]
 223:../SPL/src/stm32f10x_dma.c ****   /* Configure DMAy Channelx: data transfer, data size, priority level and mode */
 224:../SPL/src/stm32f10x_dma.c ****   /* Set DIR bit according to DMA_DIR value */
 225:../SPL/src/stm32f10x_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 226:../SPL/src/stm32f10x_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 227:../SPL/src/stm32f10x_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 228:../SPL/src/stm32f10x_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 229:../SPL/src/stm32f10x_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 230:../SPL/src/stm32f10x_dma.c ****   /* Set PL bits according to DMA_Priority value */
 231:../SPL/src/stm32f10x_dma.c ****   /* Set the MEM2MEM bit according to DMA_M2M value */
 232:../SPL/src/stm32f10x_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 281              		.loc 1 232 0
 282 01a2 3B68     		ldr	r3, [r7, #0]
 283 01a4 9A68     		ldr	r2, [r3, #8]
 284 01a6 3B68     		ldr	r3, [r7, #0]
 285 01a8 1B6A     		ldr	r3, [r3, #32]
 286 01aa 1A43     		orrs	r2, r2, r3
 233:../SPL/src/stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 287              		.loc 1 233 0
 288 01ac 3B68     		ldr	r3, [r7, #0]
 289 01ae 1B69     		ldr	r3, [r3, #16]
 232:../SPL/src/stm32f10x_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 290              		.loc 1 232 0
 291 01b0 1A43     		orrs	r2, r2, r3
 292              		.loc 1 233 0
 293 01b2 3B68     		ldr	r3, [r7, #0]
 294 01b4 5B69     		ldr	r3, [r3, #20]
 295 01b6 1A43     		orrs	r2, r2, r3
 234:../SPL/src/stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 296              		.loc 1 234 0
 297 01b8 3B68     		ldr	r3, [r7, #0]
 298 01ba 9B69     		ldr	r3, [r3, #24]
 233:../SPL/src/stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 299              		.loc 1 233 0
 300 01bc 1A43     		orrs	r2, r2, r3
 301              		.loc 1 234 0
 302 01be 3B68     		ldr	r3, [r7, #0]
 303 01c0 DB69     		ldr	r3, [r3, #28]
 304 01c2 1A43     		orrs	r2, r2, r3
 235:../SPL/src/stm32f10x_dma.c ****             DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 305              		.loc 1 235 0
 306 01c4 3B68     		ldr	r3, [r7, #0]
 307 01c6 5B6A     		ldr	r3, [r3, #36]
 234:../SPL/src/stm32f10x_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 308              		.loc 1 234 0
 309 01c8 1A43     		orrs	r2, r2, r3
 310              		.loc 1 235 0
 311 01ca 3B68     		ldr	r3, [r7, #0]
 312 01cc 9B6A     		ldr	r3, [r3, #40]
 313 01ce 1343     		orrs	r3, r3, r2
 232:../SPL/src/stm32f10x_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 314              		.loc 1 232 0
 315 01d0 FA68     		ldr	r2, [r7, #12]
 316 01d2 1343     		orrs	r3, r3, r2
 317 01d4 FB60     		str	r3, [r7, #12]
 236:../SPL/src/stm32f10x_dma.c **** 
 237:../SPL/src/stm32f10x_dma.c ****   /* Write to DMAy Channelx CCR */
 238:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CCR = tmpreg;
 318              		.loc 1 238 0
 319 01d6 7B68     		ldr	r3, [r7, #4]
 320 01d8 FA68     		ldr	r2, [r7, #12]
 321 01da 1A60     		str	r2, [r3, #0]
 239:../SPL/src/stm32f10x_dma.c **** 
 240:../SPL/src/stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 241:../SPL/src/stm32f10x_dma.c ****   /* Write to DMAy Channelx CNDTR */
 242:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 322              		.loc 1 242 0
 323 01dc 3B68     		ldr	r3, [r7, #0]
 324 01de DA68     		ldr	r2, [r3, #12]
 325 01e0 7B68     		ldr	r3, [r7, #4]
 326 01e2 5A60     		str	r2, [r3, #4]
 243:../SPL/src/stm32f10x_dma.c **** 
 244:../SPL/src/stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
 245:../SPL/src/stm32f10x_dma.c ****   /* Write to DMAy Channelx CPAR */
 246:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 327              		.loc 1 246 0
 328 01e4 3B68     		ldr	r3, [r7, #0]
 329 01e6 1A68     		ldr	r2, [r3, #0]
 330 01e8 7B68     		ldr	r3, [r7, #4]
 331 01ea 9A60     		str	r2, [r3, #8]
 247:../SPL/src/stm32f10x_dma.c **** 
 248:../SPL/src/stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
 249:../SPL/src/stm32f10x_dma.c ****   /* Write to DMAy Channelx CMAR */
 250:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 332              		.loc 1 250 0
 333 01ec 3B68     		ldr	r3, [r7, #0]
 334 01ee 5A68     		ldr	r2, [r3, #4]
 335 01f0 7B68     		ldr	r3, [r7, #4]
 336 01f2 DA60     		str	r2, [r3, #12]
 251:../SPL/src/stm32f10x_dma.c **** }
 337              		.loc 1 251 0
 338 01f4 07F11407 		add	r7, r7, #20
 339 01f8 BD46     		mov	sp, r7
 340 01fa 80BC     		pop	{r7}
 341 01fc 7047     		bx	lr
 342              		.cfi_endproc
 343              	.LFE30:
 345 01fe 00BF     		.align	2
 346              		.global	DMA_StructInit
 347              		.thumb
 348              		.thumb_func
 350              	DMA_StructInit:
 351              	.LFB31:
 252:../SPL/src/stm32f10x_dma.c **** 
 253:../SPL/src/stm32f10x_dma.c **** /**
 254:../SPL/src/stm32f10x_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 255:../SPL/src/stm32f10x_dma.c ****   * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
 256:../SPL/src/stm32f10x_dma.c ****   *         be initialized.
 257:../SPL/src/stm32f10x_dma.c ****   * @retval None
 258:../SPL/src/stm32f10x_dma.c ****   */
 259:../SPL/src/stm32f10x_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 260:../SPL/src/stm32f10x_dma.c **** {
 352              		.loc 1 260 0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 8
 355              		@ frame_needed = 1, uses_anonymous_args = 0
 356              		@ link register save eliminated.
 357 0200 80B4     		push	{r7}
 358              	.LCFI6:
 359              		.cfi_def_cfa_offset 4
 360              		.cfi_offset 7, -4
 361 0202 83B0     		sub	sp, sp, #12
 362              	.LCFI7:
 363              		.cfi_def_cfa_offset 16
 364 0204 00AF     		add	r7, sp, #0
 365              	.LCFI8:
 366              		.cfi_def_cfa_register 7
 367 0206 7860     		str	r0, [r7, #4]
 261:../SPL/src/stm32f10x_dma.c **** /*-------------- Reset DMA init structure parameters values ------------------*/
 262:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 263:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 368              		.loc 1 263 0
 369 0208 7B68     		ldr	r3, [r7, #4]
 370 020a 4FF00002 		mov	r2, #0
 371 020e 1A60     		str	r2, [r3, #0]
 264:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_MemoryBaseAddr member */
 265:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 372              		.loc 1 265 0
 373 0210 7B68     		ldr	r3, [r7, #4]
 374 0212 4FF00002 		mov	r2, #0
 375 0216 5A60     		str	r2, [r3, #4]
 266:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_DIR member */
 267:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 376              		.loc 1 267 0
 377 0218 7B68     		ldr	r3, [r7, #4]
 378 021a 4FF00002 		mov	r2, #0
 379 021e 9A60     		str	r2, [r3, #8]
 268:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_BufferSize member */
 269:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 380              		.loc 1 269 0
 381 0220 7B68     		ldr	r3, [r7, #4]
 382 0222 4FF00002 		mov	r2, #0
 383 0226 DA60     		str	r2, [r3, #12]
 270:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 271:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 384              		.loc 1 271 0
 385 0228 7B68     		ldr	r3, [r7, #4]
 386 022a 4FF00002 		mov	r2, #0
 387 022e 1A61     		str	r2, [r3, #16]
 272:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_MemoryInc member */
 273:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 388              		.loc 1 273 0
 389 0230 7B68     		ldr	r3, [r7, #4]
 390 0232 4FF00002 		mov	r2, #0
 391 0236 5A61     		str	r2, [r3, #20]
 274:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 275:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 392              		.loc 1 275 0
 393 0238 7B68     		ldr	r3, [r7, #4]
 394 023a 4FF00002 		mov	r2, #0
 395 023e 9A61     		str	r2, [r3, #24]
 276:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 277:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 396              		.loc 1 277 0
 397 0240 7B68     		ldr	r3, [r7, #4]
 398 0242 4FF00002 		mov	r2, #0
 399 0246 DA61     		str	r2, [r3, #28]
 278:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_Mode member */
 279:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 400              		.loc 1 279 0
 401 0248 7B68     		ldr	r3, [r7, #4]
 402 024a 4FF00002 		mov	r2, #0
 403 024e 1A62     		str	r2, [r3, #32]
 280:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_Priority member */
 281:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 404              		.loc 1 281 0
 405 0250 7B68     		ldr	r3, [r7, #4]
 406 0252 4FF00002 		mov	r2, #0
 407 0256 5A62     		str	r2, [r3, #36]
 282:../SPL/src/stm32f10x_dma.c ****   /* Initialize the DMA_M2M member */
 283:../SPL/src/stm32f10x_dma.c ****   DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 408              		.loc 1 283 0
 409 0258 7B68     		ldr	r3, [r7, #4]
 410 025a 4FF00002 		mov	r2, #0
 411 025e 9A62     		str	r2, [r3, #40]
 284:../SPL/src/stm32f10x_dma.c **** }
 412              		.loc 1 284 0
 413 0260 07F10C07 		add	r7, r7, #12
 414 0264 BD46     		mov	sp, r7
 415 0266 80BC     		pop	{r7}
 416 0268 7047     		bx	lr
 417              		.cfi_endproc
 418              	.LFE31:
 420 026a 00BF     		.align	2
 421              		.global	DMA_Cmd
 422              		.thumb
 423              		.thumb_func
 425              	DMA_Cmd:
 426              	.LFB32:
 285:../SPL/src/stm32f10x_dma.c **** 
 286:../SPL/src/stm32f10x_dma.c **** /**
 287:../SPL/src/stm32f10x_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx.
 288:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 289:../SPL/src/stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 290:../SPL/src/stm32f10x_dma.c ****   * @param  NewState: new state of the DMAy Channelx. 
 291:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 292:../SPL/src/stm32f10x_dma.c ****   * @retval None
 293:../SPL/src/stm32f10x_dma.c ****   */
 294:../SPL/src/stm32f10x_dma.c **** void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
 295:../SPL/src/stm32f10x_dma.c **** {
 427              		.loc 1 295 0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 8
 430              		@ frame_needed = 1, uses_anonymous_args = 0
 431              		@ link register save eliminated.
 432 026c 80B4     		push	{r7}
 433              	.LCFI9:
 434              		.cfi_def_cfa_offset 4
 435              		.cfi_offset 7, -4
 436 026e 83B0     		sub	sp, sp, #12
 437              	.LCFI10:
 438              		.cfi_def_cfa_offset 16
 439 0270 00AF     		add	r7, sp, #0
 440              	.LCFI11:
 441              		.cfi_def_cfa_register 7
 442 0272 7860     		str	r0, [r7, #4]
 443 0274 0B46     		mov	r3, r1
 444 0276 FB70     		strb	r3, [r7, #3]
 296:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 297:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 298:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 299:../SPL/src/stm32f10x_dma.c **** 
 300:../SPL/src/stm32f10x_dma.c ****   if (NewState != DISABLE)
 445              		.loc 1 300 0
 446 0278 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 447 027a 002B     		cmp	r3, #0
 448 027c 06D0     		beq	.L19
 301:../SPL/src/stm32f10x_dma.c ****   {
 302:../SPL/src/stm32f10x_dma.c ****     /* Enable the selected DMAy Channelx */
 303:../SPL/src/stm32f10x_dma.c ****     DMAy_Channelx->CCR |= DMA_CCR1_EN;
 449              		.loc 1 303 0
 450 027e 7B68     		ldr	r3, [r7, #4]
 451 0280 1B68     		ldr	r3, [r3, #0]
 452 0282 43F00102 		orr	r2, r3, #1
 453 0286 7B68     		ldr	r3, [r7, #4]
 454 0288 1A60     		str	r2, [r3, #0]
 455 028a 06E0     		b	.L18
 456              	.L19:
 304:../SPL/src/stm32f10x_dma.c ****   }
 305:../SPL/src/stm32f10x_dma.c ****   else
 306:../SPL/src/stm32f10x_dma.c ****   {
 307:../SPL/src/stm32f10x_dma.c ****     /* Disable the selected DMAy Channelx */
 308:../SPL/src/stm32f10x_dma.c ****     DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 457              		.loc 1 308 0
 458 028c 7B68     		ldr	r3, [r7, #4]
 459 028e 1A68     		ldr	r2, [r3, #0]
 460 0290 4FF6FE73 		movw	r3, #65534
 461 0294 1340     		ands	r3, r3, r2
 462 0296 7A68     		ldr	r2, [r7, #4]
 463 0298 1360     		str	r3, [r2, #0]
 464              	.L18:
 309:../SPL/src/stm32f10x_dma.c ****   }
 310:../SPL/src/stm32f10x_dma.c **** }
 465              		.loc 1 310 0
 466 029a 07F10C07 		add	r7, r7, #12
 467 029e BD46     		mov	sp, r7
 468 02a0 80BC     		pop	{r7}
 469 02a2 7047     		bx	lr
 470              		.cfi_endproc
 471              	.LFE32:
 473              		.align	2
 474              		.global	DMA_ITConfig
 475              		.thumb
 476              		.thumb_func
 478              	DMA_ITConfig:
 479              	.LFB33:
 311:../SPL/src/stm32f10x_dma.c **** 
 312:../SPL/src/stm32f10x_dma.c **** /**
 313:../SPL/src/stm32f10x_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx interrupts.
 314:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 315:../SPL/src/stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 316:../SPL/src/stm32f10x_dma.c ****   * @param  DMA_IT: specifies the DMA interrupts sources to be enabled
 317:../SPL/src/stm32f10x_dma.c ****   *   or disabled. 
 318:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be any combination of the following values:
 319:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA_IT_TC:  Transfer complete interrupt mask
 320:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA_IT_HT:  Half transfer interrupt mask
 321:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA_IT_TE:  Transfer error interrupt mask
 322:../SPL/src/stm32f10x_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
 323:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be: ENABLE or DISABLE.
 324:../SPL/src/stm32f10x_dma.c ****   * @retval None
 325:../SPL/src/stm32f10x_dma.c ****   */
 326:../SPL/src/stm32f10x_dma.c **** void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
 327:../SPL/src/stm32f10x_dma.c **** {
 480              		.loc 1 327 0
 481              		.cfi_startproc
 482              		@ args = 0, pretend = 0, frame = 16
 483              		@ frame_needed = 1, uses_anonymous_args = 0
 484              		@ link register save eliminated.
 485 02a4 80B4     		push	{r7}
 486              	.LCFI12:
 487              		.cfi_def_cfa_offset 4
 488              		.cfi_offset 7, -4
 489 02a6 85B0     		sub	sp, sp, #20
 490              	.LCFI13:
 491              		.cfi_def_cfa_offset 24
 492 02a8 00AF     		add	r7, sp, #0
 493              	.LCFI14:
 494              		.cfi_def_cfa_register 7
 495 02aa F860     		str	r0, [r7, #12]
 496 02ac B960     		str	r1, [r7, #8]
 497 02ae 1346     		mov	r3, r2
 498 02b0 FB71     		strb	r3, [r7, #7]
 328:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 329:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 330:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 331:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 332:../SPL/src/stm32f10x_dma.c ****   if (NewState != DISABLE)
 499              		.loc 1 332 0
 500 02b2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 501 02b4 002B     		cmp	r3, #0
 502 02b6 06D0     		beq	.L22
 333:../SPL/src/stm32f10x_dma.c ****   {
 334:../SPL/src/stm32f10x_dma.c ****     /* Enable the selected DMA interrupts */
 335:../SPL/src/stm32f10x_dma.c ****     DMAy_Channelx->CCR |= DMA_IT;
 503              		.loc 1 335 0
 504 02b8 FB68     		ldr	r3, [r7, #12]
 505 02ba 1A68     		ldr	r2, [r3, #0]
 506 02bc BB68     		ldr	r3, [r7, #8]
 507 02be 1A43     		orrs	r2, r2, r3
 508 02c0 FB68     		ldr	r3, [r7, #12]
 509 02c2 1A60     		str	r2, [r3, #0]
 510 02c4 07E0     		b	.L21
 511              	.L22:
 336:../SPL/src/stm32f10x_dma.c ****   }
 337:../SPL/src/stm32f10x_dma.c ****   else
 338:../SPL/src/stm32f10x_dma.c ****   {
 339:../SPL/src/stm32f10x_dma.c ****     /* Disable the selected DMA interrupts */
 340:../SPL/src/stm32f10x_dma.c ****     DMAy_Channelx->CCR &= ~DMA_IT;
 512              		.loc 1 340 0
 513 02c6 FB68     		ldr	r3, [r7, #12]
 514 02c8 1A68     		ldr	r2, [r3, #0]
 515 02ca BB68     		ldr	r3, [r7, #8]
 516 02cc 6FEA0303 		mvn	r3, r3
 517 02d0 1A40     		ands	r2, r2, r3
 518 02d2 FB68     		ldr	r3, [r7, #12]
 519 02d4 1A60     		str	r2, [r3, #0]
 520              	.L21:
 341:../SPL/src/stm32f10x_dma.c ****   }
 342:../SPL/src/stm32f10x_dma.c **** }
 521              		.loc 1 342 0
 522 02d6 07F11407 		add	r7, r7, #20
 523 02da BD46     		mov	sp, r7
 524 02dc 80BC     		pop	{r7}
 525 02de 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE33:
 529              		.align	2
 530              		.global	DMA_SetCurrDataCounter
 531              		.thumb
 532              		.thumb_func
 534              	DMA_SetCurrDataCounter:
 535              	.LFB34:
 343:../SPL/src/stm32f10x_dma.c **** 
 344:../SPL/src/stm32f10x_dma.c **** /**
 345:../SPL/src/stm32f10x_dma.c ****   * @brief  Sets the number of data units in the current DMAy Channelx transfer.
 346:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 347:../SPL/src/stm32f10x_dma.c ****   *         x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 348:../SPL/src/stm32f10x_dma.c ****   * @param  DataNumber: The number of data units in the current DMAy Channelx
 349:../SPL/src/stm32f10x_dma.c ****   *         transfer.   
 350:../SPL/src/stm32f10x_dma.c ****   * @note   This function can only be used when the DMAy_Channelx is disabled.                 
 351:../SPL/src/stm32f10x_dma.c ****   * @retval None.
 352:../SPL/src/stm32f10x_dma.c ****   */
 353:../SPL/src/stm32f10x_dma.c **** void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
 354:../SPL/src/stm32f10x_dma.c **** {
 536              		.loc 1 354 0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 8
 539              		@ frame_needed = 1, uses_anonymous_args = 0
 540              		@ link register save eliminated.
 541 02e0 80B4     		push	{r7}
 542              	.LCFI15:
 543              		.cfi_def_cfa_offset 4
 544              		.cfi_offset 7, -4
 545 02e2 83B0     		sub	sp, sp, #12
 546              	.LCFI16:
 547              		.cfi_def_cfa_offset 16
 548 02e4 00AF     		add	r7, sp, #0
 549              	.LCFI17:
 550              		.cfi_def_cfa_register 7
 551 02e6 7860     		str	r0, [r7, #4]
 552 02e8 0B46     		mov	r3, r1
 553 02ea 7B80     		strh	r3, [r7, #2]	@ movhi
 355:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 356:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 357:../SPL/src/stm32f10x_dma.c ****   
 358:../SPL/src/stm32f10x_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
 359:../SPL/src/stm32f10x_dma.c ****   /* Write to DMAy Channelx CNDTR */
 360:../SPL/src/stm32f10x_dma.c ****   DMAy_Channelx->CNDTR = DataNumber;  
 554              		.loc 1 360 0
 555 02ec 7A88     		ldrh	r2, [r7, #2]
 556 02ee 7B68     		ldr	r3, [r7, #4]
 557 02f0 5A60     		str	r2, [r3, #4]
 361:../SPL/src/stm32f10x_dma.c **** }
 558              		.loc 1 361 0
 559 02f2 07F10C07 		add	r7, r7, #12
 560 02f6 BD46     		mov	sp, r7
 561 02f8 80BC     		pop	{r7}
 562 02fa 7047     		bx	lr
 563              		.cfi_endproc
 564              	.LFE34:
 566              		.align	2
 567              		.global	DMA_GetCurrDataCounter
 568              		.thumb
 569              		.thumb_func
 571              	DMA_GetCurrDataCounter:
 572              	.LFB35:
 362:../SPL/src/stm32f10x_dma.c **** 
 363:../SPL/src/stm32f10x_dma.c **** /**
 364:../SPL/src/stm32f10x_dma.c ****   * @brief  Returns the number of remaining data units in the current
 365:../SPL/src/stm32f10x_dma.c ****   *         DMAy Channelx transfer.
 366:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_Channelx: where y can be 1 or 2 to select the DMA and 
 367:../SPL/src/stm32f10x_dma.c ****   *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
 368:../SPL/src/stm32f10x_dma.c ****   * @retval The number of remaining data units in the current DMAy Channelx
 369:../SPL/src/stm32f10x_dma.c ****   *         transfer.
 370:../SPL/src/stm32f10x_dma.c ****   */
 371:../SPL/src/stm32f10x_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
 372:../SPL/src/stm32f10x_dma.c **** {
 573              		.loc 1 372 0
 574              		.cfi_startproc
 575              		@ args = 0, pretend = 0, frame = 8
 576              		@ frame_needed = 1, uses_anonymous_args = 0
 577              		@ link register save eliminated.
 578 02fc 80B4     		push	{r7}
 579              	.LCFI18:
 580              		.cfi_def_cfa_offset 4
 581              		.cfi_offset 7, -4
 582 02fe 83B0     		sub	sp, sp, #12
 583              	.LCFI19:
 584              		.cfi_def_cfa_offset 16
 585 0300 00AF     		add	r7, sp, #0
 586              	.LCFI20:
 587              		.cfi_def_cfa_register 7
 588 0302 7860     		str	r0, [r7, #4]
 373:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 374:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 375:../SPL/src/stm32f10x_dma.c ****   /* Return the number of remaining data units for DMAy Channelx */
 376:../SPL/src/stm32f10x_dma.c ****   return ((uint16_t)(DMAy_Channelx->CNDTR));
 589              		.loc 1 376 0
 590 0304 7B68     		ldr	r3, [r7, #4]
 591 0306 5B68     		ldr	r3, [r3, #4]
 592 0308 9BB2     		uxth	r3, r3
 377:../SPL/src/stm32f10x_dma.c **** }
 593              		.loc 1 377 0
 594 030a 1846     		mov	r0, r3
 595 030c 07F10C07 		add	r7, r7, #12
 596 0310 BD46     		mov	sp, r7
 597 0312 80BC     		pop	{r7}
 598 0314 7047     		bx	lr
 599              		.cfi_endproc
 600              	.LFE35:
 602 0316 00BF     		.align	2
 603              		.global	DMA_GetFlagStatus
 604              		.thumb
 605              		.thumb_func
 607              	DMA_GetFlagStatus:
 608              	.LFB36:
 378:../SPL/src/stm32f10x_dma.c **** 
 379:../SPL/src/stm32f10x_dma.c **** /**
 380:../SPL/src/stm32f10x_dma.c ****   * @brief  Checks whether the specified DMAy Channelx flag is set or not.
 381:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_FLAG: specifies the flag to check.
 382:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be one of the following values:
 383:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 384:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 385:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 386:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 387:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 388:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 389:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 390:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 391:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 392:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 393:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 394:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 395:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 396:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 397:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 398:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 399:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 400:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 401:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 402:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 403:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 404:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 405:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
 406:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
 407:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 408:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 409:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 410:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
 411:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
 412:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 413:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 414:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
 415:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 416:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 417:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 418:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
 419:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 420:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 421:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 422:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
 423:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 424:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 425:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 426:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
 427:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 428:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 429:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
 430:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
 431:../SPL/src/stm32f10x_dma.c ****   * @retval The new state of DMAy_FLAG (SET or RESET).
 432:../SPL/src/stm32f10x_dma.c ****   */
 433:../SPL/src/stm32f10x_dma.c **** FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
 434:../SPL/src/stm32f10x_dma.c **** {
 609              		.loc 1 434 0
 610              		.cfi_startproc
 611              		@ args = 0, pretend = 0, frame = 16
 612              		@ frame_needed = 1, uses_anonymous_args = 0
 613              		@ link register save eliminated.
 614 0318 80B4     		push	{r7}
 615              	.LCFI21:
 616              		.cfi_def_cfa_offset 4
 617              		.cfi_offset 7, -4
 618 031a 85B0     		sub	sp, sp, #20
 619              	.LCFI22:
 620              		.cfi_def_cfa_offset 24
 621 031c 00AF     		add	r7, sp, #0
 622              	.LCFI23:
 623              		.cfi_def_cfa_register 7
 624 031e 7860     		str	r0, [r7, #4]
 435:../SPL/src/stm32f10x_dma.c ****   FlagStatus bitstatus = RESET;
 625              		.loc 1 435 0
 626 0320 4FF00003 		mov	r3, #0
 627 0324 FB73     		strb	r3, [r7, #15]
 436:../SPL/src/stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 628              		.loc 1 436 0
 629 0326 4FF00003 		mov	r3, #0
 630 032a BB60     		str	r3, [r7, #8]
 437:../SPL/src/stm32f10x_dma.c ****   
 438:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 439:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));
 440:../SPL/src/stm32f10x_dma.c **** 
 441:../SPL/src/stm32f10x_dma.c ****   /* Calculate the used DMAy */
 442:../SPL/src/stm32f10x_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 631              		.loc 1 442 0
 632 032c 7B68     		ldr	r3, [r7, #4]
 633 032e 03F08053 		and	r3, r3, #268435456
 634 0332 002B     		cmp	r3, #0
 635 0334 03D0     		beq	.L28
 443:../SPL/src/stm32f10x_dma.c ****   {
 444:../SPL/src/stm32f10x_dma.c ****     /* Get DMA2 ISR register value */
 445:../SPL/src/stm32f10x_dma.c ****     tmpreg = DMA2->ISR ;
 636              		.loc 1 445 0
 637 0336 0D4B     		ldr	r3, .L33
 638 0338 1B68     		ldr	r3, [r3, #0]
 639 033a BB60     		str	r3, [r7, #8]
 640 033c 02E0     		b	.L29
 641              	.L28:
 446:../SPL/src/stm32f10x_dma.c ****   }
 447:../SPL/src/stm32f10x_dma.c ****   else
 448:../SPL/src/stm32f10x_dma.c ****   {
 449:../SPL/src/stm32f10x_dma.c ****     /* Get DMA1 ISR register value */
 450:../SPL/src/stm32f10x_dma.c ****     tmpreg = DMA1->ISR ;
 642              		.loc 1 450 0
 643 033e 0C4B     		ldr	r3, .L33+4
 644 0340 1B68     		ldr	r3, [r3, #0]
 645 0342 BB60     		str	r3, [r7, #8]
 646              	.L29:
 451:../SPL/src/stm32f10x_dma.c ****   }
 452:../SPL/src/stm32f10x_dma.c **** 
 453:../SPL/src/stm32f10x_dma.c ****   /* Check the status of the specified DMAy flag */
 454:../SPL/src/stm32f10x_dma.c ****   if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 647              		.loc 1 454 0
 648 0344 BA68     		ldr	r2, [r7, #8]
 649 0346 7B68     		ldr	r3, [r7, #4]
 650 0348 1340     		ands	r3, r3, r2
 651 034a 002B     		cmp	r3, #0
 652 034c 03D0     		beq	.L30
 455:../SPL/src/stm32f10x_dma.c ****   {
 456:../SPL/src/stm32f10x_dma.c ****     /* DMAy_FLAG is set */
 457:../SPL/src/stm32f10x_dma.c ****     bitstatus = SET;
 653              		.loc 1 457 0
 654 034e 4FF00103 		mov	r3, #1
 655 0352 FB73     		strb	r3, [r7, #15]
 656 0354 02E0     		b	.L31
 657              	.L30:
 458:../SPL/src/stm32f10x_dma.c ****   }
 459:../SPL/src/stm32f10x_dma.c ****   else
 460:../SPL/src/stm32f10x_dma.c ****   {
 461:../SPL/src/stm32f10x_dma.c ****     /* DMAy_FLAG is reset */
 462:../SPL/src/stm32f10x_dma.c ****     bitstatus = RESET;
 658              		.loc 1 462 0
 659 0356 4FF00003 		mov	r3, #0
 660 035a FB73     		strb	r3, [r7, #15]
 661              	.L31:
 463:../SPL/src/stm32f10x_dma.c ****   }
 464:../SPL/src/stm32f10x_dma.c ****   
 465:../SPL/src/stm32f10x_dma.c ****   /* Return the DMAy_FLAG status */
 466:../SPL/src/stm32f10x_dma.c ****   return  bitstatus;
 662              		.loc 1 466 0
 663 035c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 467:../SPL/src/stm32f10x_dma.c **** }
 664              		.loc 1 467 0
 665 035e 1846     		mov	r0, r3
 666 0360 07F11407 		add	r7, r7, #20
 667 0364 BD46     		mov	sp, r7
 668 0366 80BC     		pop	{r7}
 669 0368 7047     		bx	lr
 670              	.L34:
 671 036a 00BF     		.align	2
 672              	.L33:
 673 036c 00040240 		.word	1073873920
 674 0370 00000240 		.word	1073872896
 675              		.cfi_endproc
 676              	.LFE36:
 678              		.align	2
 679              		.global	DMA_ClearFlag
 680              		.thumb
 681              		.thumb_func
 683              	DMA_ClearFlag:
 684              	.LFB37:
 468:../SPL/src/stm32f10x_dma.c **** 
 469:../SPL/src/stm32f10x_dma.c **** /**
 470:../SPL/src/stm32f10x_dma.c ****   * @brief  Clears the DMAy Channelx's pending flags.
 471:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_FLAG: specifies the flag to clear.
 472:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 473:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 474:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 475:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 476:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 477:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 478:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 479:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 480:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 481:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 482:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 483:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 484:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 485:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 486:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 487:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 488:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 489:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 490:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 491:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 492:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 493:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag.
 494:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag.
 495:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag.
 496:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag.
 497:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag.
 498:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag.
 499:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag.
 500:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag.
 501:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag.
 502:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag.
 503:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag.
 504:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag.
 505:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag.
 506:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag.
 507:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag.
 508:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag.
 509:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag.
 510:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag.
 511:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag.
 512:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag.
 513:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag.
 514:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag.
 515:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag.
 516:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag.
 517:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag.
 518:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag.
 519:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag.
 520:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag.
 521:../SPL/src/stm32f10x_dma.c ****   * @retval None
 522:../SPL/src/stm32f10x_dma.c ****   */
 523:../SPL/src/stm32f10x_dma.c **** void DMA_ClearFlag(uint32_t DMAy_FLAG)
 524:../SPL/src/stm32f10x_dma.c **** {
 685              		.loc 1 524 0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 8
 688              		@ frame_needed = 1, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 690 0374 80B4     		push	{r7}
 691              	.LCFI24:
 692              		.cfi_def_cfa_offset 4
 693              		.cfi_offset 7, -4
 694 0376 83B0     		sub	sp, sp, #12
 695              	.LCFI25:
 696              		.cfi_def_cfa_offset 16
 697 0378 00AF     		add	r7, sp, #0
 698              	.LCFI26:
 699              		.cfi_def_cfa_register 7
 700 037a 7860     		str	r0, [r7, #4]
 525:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 526:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));
 527:../SPL/src/stm32f10x_dma.c **** 
 528:../SPL/src/stm32f10x_dma.c ****   /* Calculate the used DMAy */
 529:../SPL/src/stm32f10x_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 701              		.loc 1 529 0
 702 037c 7B68     		ldr	r3, [r7, #4]
 703 037e 03F08053 		and	r3, r3, #268435456
 704 0382 002B     		cmp	r3, #0
 705 0384 03D0     		beq	.L36
 530:../SPL/src/stm32f10x_dma.c ****   {
 531:../SPL/src/stm32f10x_dma.c ****     /* Clear the selected DMAy flags */
 532:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR = DMAy_FLAG;
 706              		.loc 1 532 0
 707 0386 064B     		ldr	r3, .L38
 708 0388 7A68     		ldr	r2, [r7, #4]
 709 038a 5A60     		str	r2, [r3, #4]
 710 038c 02E0     		b	.L35
 711              	.L36:
 533:../SPL/src/stm32f10x_dma.c ****   }
 534:../SPL/src/stm32f10x_dma.c ****   else
 535:../SPL/src/stm32f10x_dma.c ****   {
 536:../SPL/src/stm32f10x_dma.c ****     /* Clear the selected DMAy flags */
 537:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR = DMAy_FLAG;
 712              		.loc 1 537 0
 713 038e 054B     		ldr	r3, .L38+4
 714 0390 7A68     		ldr	r2, [r7, #4]
 715 0392 5A60     		str	r2, [r3, #4]
 716              	.L35:
 538:../SPL/src/stm32f10x_dma.c ****   }
 539:../SPL/src/stm32f10x_dma.c **** }
 717              		.loc 1 539 0
 718 0394 07F10C07 		add	r7, r7, #12
 719 0398 BD46     		mov	sp, r7
 720 039a 80BC     		pop	{r7}
 721 039c 7047     		bx	lr
 722              	.L39:
 723 039e 00BF     		.align	2
 724              	.L38:
 725 03a0 00040240 		.word	1073873920
 726 03a4 00000240 		.word	1073872896
 727              		.cfi_endproc
 728              	.LFE37:
 730              		.align	2
 731              		.global	DMA_GetITStatus
 732              		.thumb
 733              		.thumb_func
 735              	DMA_GetITStatus:
 736              	.LFB38:
 540:../SPL/src/stm32f10x_dma.c **** 
 541:../SPL/src/stm32f10x_dma.c **** /**
 542:../SPL/src/stm32f10x_dma.c ****   * @brief  Checks whether the specified DMAy Channelx interrupt has occurred or not.
 543:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_IT: specifies the DMAy interrupt source to check. 
 544:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be one of the following values:
 545:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 546:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 547:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 548:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 549:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 550:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 551:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 552:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 553:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 554:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 555:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 556:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 557:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
 558:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 559:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 560:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 561:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 562:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 563:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 564:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 565:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt.
 566:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
 567:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
 568:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
 569:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt.
 570:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
 571:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
 572:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
 573:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt.
 574:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
 575:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
 576:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
 577:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt.
 578:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
 579:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
 580:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
 581:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt.
 582:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
 583:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
 584:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
 585:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt.
 586:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
 587:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
 588:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
 589:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt.
 590:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
 591:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
 592:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
 593:../SPL/src/stm32f10x_dma.c ****   * @retval The new state of DMAy_IT (SET or RESET).
 594:../SPL/src/stm32f10x_dma.c ****   */
 595:../SPL/src/stm32f10x_dma.c **** ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
 596:../SPL/src/stm32f10x_dma.c **** {
 737              		.loc 1 596 0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 16
 740              		@ frame_needed = 1, uses_anonymous_args = 0
 741              		@ link register save eliminated.
 742 03a8 80B4     		push	{r7}
 743              	.LCFI27:
 744              		.cfi_def_cfa_offset 4
 745              		.cfi_offset 7, -4
 746 03aa 85B0     		sub	sp, sp, #20
 747              	.LCFI28:
 748              		.cfi_def_cfa_offset 24
 749 03ac 00AF     		add	r7, sp, #0
 750              	.LCFI29:
 751              		.cfi_def_cfa_register 7
 752 03ae 7860     		str	r0, [r7, #4]
 597:../SPL/src/stm32f10x_dma.c ****   ITStatus bitstatus = RESET;
 753              		.loc 1 597 0
 754 03b0 4FF00003 		mov	r3, #0
 755 03b4 FB73     		strb	r3, [r7, #15]
 598:../SPL/src/stm32f10x_dma.c ****   uint32_t tmpreg = 0;
 756              		.loc 1 598 0
 757 03b6 4FF00003 		mov	r3, #0
 758 03ba BB60     		str	r3, [r7, #8]
 599:../SPL/src/stm32f10x_dma.c **** 
 600:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 601:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_GET_IT(DMAy_IT));
 602:../SPL/src/stm32f10x_dma.c **** 
 603:../SPL/src/stm32f10x_dma.c ****   /* Calculate the used DMA */
 604:../SPL/src/stm32f10x_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 759              		.loc 1 604 0
 760 03bc 7B68     		ldr	r3, [r7, #4]
 761 03be 03F08053 		and	r3, r3, #268435456
 762 03c2 002B     		cmp	r3, #0
 763 03c4 03D0     		beq	.L41
 605:../SPL/src/stm32f10x_dma.c ****   {
 606:../SPL/src/stm32f10x_dma.c ****     /* Get DMA2 ISR register value */
 607:../SPL/src/stm32f10x_dma.c ****     tmpreg = DMA2->ISR;
 764              		.loc 1 607 0
 765 03c6 0D4B     		ldr	r3, .L46
 766 03c8 1B68     		ldr	r3, [r3, #0]
 767 03ca BB60     		str	r3, [r7, #8]
 768 03cc 02E0     		b	.L42
 769              	.L41:
 608:../SPL/src/stm32f10x_dma.c ****   }
 609:../SPL/src/stm32f10x_dma.c ****   else
 610:../SPL/src/stm32f10x_dma.c ****   {
 611:../SPL/src/stm32f10x_dma.c ****     /* Get DMA1 ISR register value */
 612:../SPL/src/stm32f10x_dma.c ****     tmpreg = DMA1->ISR;
 770              		.loc 1 612 0
 771 03ce 0C4B     		ldr	r3, .L46+4
 772 03d0 1B68     		ldr	r3, [r3, #0]
 773 03d2 BB60     		str	r3, [r7, #8]
 774              	.L42:
 613:../SPL/src/stm32f10x_dma.c ****   }
 614:../SPL/src/stm32f10x_dma.c **** 
 615:../SPL/src/stm32f10x_dma.c ****   /* Check the status of the specified DMAy interrupt */
 616:../SPL/src/stm32f10x_dma.c ****   if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 775              		.loc 1 616 0
 776 03d4 BA68     		ldr	r2, [r7, #8]
 777 03d6 7B68     		ldr	r3, [r7, #4]
 778 03d8 1340     		ands	r3, r3, r2
 779 03da 002B     		cmp	r3, #0
 780 03dc 03D0     		beq	.L43
 617:../SPL/src/stm32f10x_dma.c ****   {
 618:../SPL/src/stm32f10x_dma.c ****     /* DMAy_IT is set */
 619:../SPL/src/stm32f10x_dma.c ****     bitstatus = SET;
 781              		.loc 1 619 0
 782 03de 4FF00103 		mov	r3, #1
 783 03e2 FB73     		strb	r3, [r7, #15]
 784 03e4 02E0     		b	.L44
 785              	.L43:
 620:../SPL/src/stm32f10x_dma.c ****   }
 621:../SPL/src/stm32f10x_dma.c ****   else
 622:../SPL/src/stm32f10x_dma.c ****   {
 623:../SPL/src/stm32f10x_dma.c ****     /* DMAy_IT is reset */
 624:../SPL/src/stm32f10x_dma.c ****     bitstatus = RESET;
 786              		.loc 1 624 0
 787 03e6 4FF00003 		mov	r3, #0
 788 03ea FB73     		strb	r3, [r7, #15]
 789              	.L44:
 625:../SPL/src/stm32f10x_dma.c ****   }
 626:../SPL/src/stm32f10x_dma.c ****   /* Return the DMA_IT status */
 627:../SPL/src/stm32f10x_dma.c ****   return  bitstatus;
 790              		.loc 1 627 0
 791 03ec FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 628:../SPL/src/stm32f10x_dma.c **** }
 792              		.loc 1 628 0
 793 03ee 1846     		mov	r0, r3
 794 03f0 07F11407 		add	r7, r7, #20
 795 03f4 BD46     		mov	sp, r7
 796 03f6 80BC     		pop	{r7}
 797 03f8 7047     		bx	lr
 798              	.L47:
 799 03fa 00BF     		.align	2
 800              	.L46:
 801 03fc 00040240 		.word	1073873920
 802 0400 00000240 		.word	1073872896
 803              		.cfi_endproc
 804              	.LFE38:
 806              		.align	2
 807              		.global	DMA_ClearITPendingBit
 808              		.thumb
 809              		.thumb_func
 811              	DMA_ClearITPendingBit:
 812              	.LFB39:
 629:../SPL/src/stm32f10x_dma.c **** 
 630:../SPL/src/stm32f10x_dma.c **** /**
 631:../SPL/src/stm32f10x_dma.c ****   * @brief  Clears the DMAy Channelx's interrupt pending bits.
 632:../SPL/src/stm32f10x_dma.c ****   * @param  DMAy_IT: specifies the DMAy interrupt pending bit to clear.
 633:../SPL/src/stm32f10x_dma.c ****   *   This parameter can be any combination (for the same DMA) of the following values:
 634:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 635:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 636:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 637:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 638:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 639:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 640:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 641:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 642:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 643:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 644:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 645:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 646:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
 647:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 648:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 649:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 650:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 651:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 652:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 653:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 654:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt.
 655:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt.
 656:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt.
 657:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt.
 658:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt.
 659:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt.
 660:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt.
 661:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt.
 662:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt.
 663:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt.
 664:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt.
 665:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt.
 666:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt.
 667:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt.
 668:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt.
 669:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt.
 670:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt.
 671:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt.
 672:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt.
 673:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt.
 674:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt.
 675:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt.
 676:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt.
 677:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt.
 678:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt.
 679:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt.
 680:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt.
 681:../SPL/src/stm32f10x_dma.c ****   *     @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt.
 682:../SPL/src/stm32f10x_dma.c ****   * @retval None
 683:../SPL/src/stm32f10x_dma.c ****   */
 684:../SPL/src/stm32f10x_dma.c **** void DMA_ClearITPendingBit(uint32_t DMAy_IT)
 685:../SPL/src/stm32f10x_dma.c **** {
 813              		.loc 1 685 0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 8
 816              		@ frame_needed = 1, uses_anonymous_args = 0
 817              		@ link register save eliminated.
 818 0404 80B4     		push	{r7}
 819              	.LCFI30:
 820              		.cfi_def_cfa_offset 4
 821              		.cfi_offset 7, -4
 822 0406 83B0     		sub	sp, sp, #12
 823              	.LCFI31:
 824              		.cfi_def_cfa_offset 16
 825 0408 00AF     		add	r7, sp, #0
 826              	.LCFI32:
 827              		.cfi_def_cfa_register 7
 828 040a 7860     		str	r0, [r7, #4]
 686:../SPL/src/stm32f10x_dma.c ****   /* Check the parameters */
 687:../SPL/src/stm32f10x_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMAy_IT));
 688:../SPL/src/stm32f10x_dma.c **** 
 689:../SPL/src/stm32f10x_dma.c ****   /* Calculate the used DMAy */
 690:../SPL/src/stm32f10x_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 829              		.loc 1 690 0
 830 040c 7B68     		ldr	r3, [r7, #4]
 831 040e 03F08053 		and	r3, r3, #268435456
 832 0412 002B     		cmp	r3, #0
 833 0414 03D0     		beq	.L49
 691:../SPL/src/stm32f10x_dma.c ****   {
 692:../SPL/src/stm32f10x_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 693:../SPL/src/stm32f10x_dma.c ****     DMA2->IFCR = DMAy_IT;
 834              		.loc 1 693 0
 835 0416 064B     		ldr	r3, .L51
 836 0418 7A68     		ldr	r2, [r7, #4]
 837 041a 5A60     		str	r2, [r3, #4]
 838 041c 02E0     		b	.L48
 839              	.L49:
 694:../SPL/src/stm32f10x_dma.c ****   }
 695:../SPL/src/stm32f10x_dma.c ****   else
 696:../SPL/src/stm32f10x_dma.c ****   {
 697:../SPL/src/stm32f10x_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 698:../SPL/src/stm32f10x_dma.c ****     DMA1->IFCR = DMAy_IT;
 840              		.loc 1 698 0
 841 041e 054B     		ldr	r3, .L51+4
 842 0420 7A68     		ldr	r2, [r7, #4]
 843 0422 5A60     		str	r2, [r3, #4]
 844              	.L48:
 699:../SPL/src/stm32f10x_dma.c ****   }
 700:../SPL/src/stm32f10x_dma.c **** }
 845              		.loc 1 700 0
 846 0424 07F10C07 		add	r7, r7, #12
 847 0428 BD46     		mov	sp, r7
 848 042a 80BC     		pop	{r7}
 849 042c 7047     		bx	lr
 850              	.L52:
 851 042e 00BF     		.align	2
 852              	.L51:
 853 0430 00040240 		.word	1073873920
 854 0434 00000240 		.word	1073872896
 855              		.cfi_endproc
 856              	.LFE39:
 858              	.Letext0:
 859              		.file 2 "/home/knik/CodeSourcery/Sourcery_CodeBench_Lite_for_ARM_EABI/bin/../lib/gcc/arm-none-eabi
 860              		.file 3 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/stm32f10x.h"
 861              		.file 4 "/home/knik/temp/workspace/stm32_ld_vl/SPL/inc/stm32f10x_dma.h"
 862              		.file 5 "/home/knik/temp/workspace/stm32_ld_vl/CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_dma.c
     /tmp/ccOH4rjU.s:18     .text:00000000 $t
     /tmp/ccOH4rjU.s:23     .text:00000000 DMA_DeInit
     /tmp/ccOH4rjU.s:228    .text:00000148 $d
     /tmp/ccOH4rjU.s:245    .text:00000180 $t
     /tmp/ccOH4rjU.s:250    .text:00000180 DMA_Init
     /tmp/ccOH4rjU.s:350    .text:00000200 DMA_StructInit
     /tmp/ccOH4rjU.s:425    .text:0000026c DMA_Cmd
     /tmp/ccOH4rjU.s:478    .text:000002a4 DMA_ITConfig
     /tmp/ccOH4rjU.s:534    .text:000002e0 DMA_SetCurrDataCounter
     /tmp/ccOH4rjU.s:571    .text:000002fc DMA_GetCurrDataCounter
     /tmp/ccOH4rjU.s:607    .text:00000318 DMA_GetFlagStatus
     /tmp/ccOH4rjU.s:673    .text:0000036c $d
     /tmp/ccOH4rjU.s:678    .text:00000374 $t
     /tmp/ccOH4rjU.s:683    .text:00000374 DMA_ClearFlag
     /tmp/ccOH4rjU.s:725    .text:000003a0 $d
     /tmp/ccOH4rjU.s:730    .text:000003a8 $t
     /tmp/ccOH4rjU.s:735    .text:000003a8 DMA_GetITStatus
     /tmp/ccOH4rjU.s:801    .text:000003fc $d
     /tmp/ccOH4rjU.s:806    .text:00000404 $t
     /tmp/ccOH4rjU.s:811    .text:00000404 DMA_ClearITPendingBit
     /tmp/ccOH4rjU.s:853    .text:00000430 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.15d5e41296b380d25e233262bbc38056
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.115ebb8291fa96f8c9e0b9a9b670f703
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_dma.h.95.3ba03f0eac1ed728f3bbe553623f105a

NO UNDEFINED SYMBOLS
