
;; Function USART_DeInit (USART_DeInit, funcdef_no=29, decl_uid=5152, cgraph_uid=29, symbol_order=29)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 19 from 19 to 20.
Redirecting jump 36 from 19 to 20.
Redirecting jump 53 from 19 to 20.
Redirecting jump 70 from 19 to 20.
Redirecting jump 86 from 19 to 20.
Redirecting jump 103 from 19 to 20.
Redirecting jump 120 from 19 to 20.
Edge 17->19 redirected to 20
Merging block 19 into block 18...
Merged blocks 18 and 19.
Merged 18 and 19 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":64 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":65 -1
     (nil))
(insn 7 6 8 2 (set (reg:SI 74)
        (const_int 1073823744 [0x40014000])) "../Peripheral/src/ch32v30x_usart.c":65 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 73)
        (plus:SI (reg:SI 74)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_usart.c":65 -1
     (expr_list:REG_EQUAL (const_int 1073821696 [0x40013800])
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 73))
            (label_ref 21)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":65 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 21)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":67 -1
     (nil))
(insn 12 11 13 4 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":67 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 10 a0)
        (const_int 16384 [0x4000])) "../Peripheral/src/ch32v30x_usart.c":67 -1
     (nil))
(call_insn 14 13 15 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0694a5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":67 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0694a5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 15 14 16 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":68 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":68 -1
     (nil))
(insn 17 16 18 4 (set (reg:SI 10 a0)
        (const_int 16384 [0x4000])) "../Peripheral/src/ch32v30x_usart.c":68 -1
     (nil))
(call_insn 18 17 19 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0694a5a0 RCC_APB2PeriphResetCmd>) [0 RCC_APB2PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":68 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB2PeriphResetCmd") [flags 0x41] <function_decl 0694a5a0 RCC_APB2PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 19 18 20 4 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 20 19 21)
(code_label 21 20 22 5 2 (nil) [1 uses])
(note 22 21 23 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":70 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 76)
        (const_int 1073758208 [0x40004000])) "../Peripheral/src/ch32v30x_usart.c":70 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 75)
        (plus:SI (reg:SI 76)
            (const_int 1024 [0x400]))) "../Peripheral/src/ch32v30x_usart.c":70 -1
     (expr_list:REG_EQUAL (const_int 1073759232 [0x40004400])
        (nil)))
(jump_insn 26 25 27 5 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 75))
            (label_ref 38)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":70 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 38)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 28 27 29 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":72 -1
     (nil))
(insn 29 28 30 6 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":72 -1
     (nil))
(insn 30 29 31 6 (set (reg:SI 10 a0)
        (const_int 131072 [0x20000])) "../Peripheral/src/ch32v30x_usart.c":72 -1
     (nil))
(call_insn 31 30 32 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":72 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 32 31 33 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":73 -1
     (nil))
(insn 33 32 34 6 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":73 -1
     (nil))
(insn 34 33 35 6 (set (reg:SI 10 a0)
        (const_int 131072 [0x20000])) "../Peripheral/src/ch32v30x_usart.c":73 -1
     (nil))
(call_insn 35 34 36 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":73 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 36 35 37 6 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 37 36 38)
(code_label 38 37 39 7 4 (nil) [1 uses])
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 40 39 41 7 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":75 -1
     (nil))
(insn 41 40 42 7 (set (reg:SI 78)
        (const_int 1073762304 [0x40005000])) "../Peripheral/src/ch32v30x_usart.c":75 -1
     (nil))
(insn 42 41 43 7 (set (reg:SI 77)
        (plus:SI (reg:SI 78)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_usart.c":75 -1
     (expr_list:REG_EQUAL (const_int 1073760256 [0x40004800])
        (nil)))
(jump_insn 43 42 44 7 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 77))
            (label_ref 55)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":75 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 55)
(note 44 43 45 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":77 -1
     (nil))
(insn 46 45 47 8 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":77 -1
     (nil))
(insn 47 46 48 8 (set (reg:SI 10 a0)
        (const_int 262144 [0x40000])) "../Peripheral/src/ch32v30x_usart.c":77 -1
     (nil))
(call_insn 48 47 49 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":77 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 49 48 50 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":78 -1
     (nil))
(insn 50 49 51 8 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":78 -1
     (nil))
(insn 51 50 52 8 (set (reg:SI 10 a0)
        (const_int 262144 [0x40000])) "../Peripheral/src/ch32v30x_usart.c":78 -1
     (nil))
(call_insn 52 51 53 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":78 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 53 52 54 8 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 54 53 55)
(code_label 55 54 56 9 5 (nil) [1 uses])
(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 9 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":80 -1
     (nil))
(insn 58 57 59 9 (set (reg:SI 80)
        (const_int 1073762304 [0x40005000])) "../Peripheral/src/ch32v30x_usart.c":80 -1
     (nil))
(insn 59 58 60 9 (set (reg:SI 79)
        (plus:SI (reg:SI 80)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_usart.c":80 -1
     (expr_list:REG_EQUAL (const_int 1073761280 [0x40004c00])
        (nil)))
(jump_insn 60 59 61 9 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 79))
            (label_ref 72)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":80 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 72)
(note 61 60 62 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 10 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":82 -1
     (nil))
(insn 63 62 64 10 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":82 -1
     (nil))
(insn 64 63 65 10 (set (reg:SI 10 a0)
        (const_int 524288 [0x80000])) "../Peripheral/src/ch32v30x_usart.c":82 -1
     (nil))
(call_insn 65 64 66 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":82 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 66 65 67 10 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":83 -1
     (nil))
(insn 67 66 68 10 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":83 -1
     (nil))
(insn 68 67 69 10 (set (reg:SI 10 a0)
        (const_int 524288 [0x80000])) "../Peripheral/src/ch32v30x_usart.c":83 -1
     (nil))
(call_insn 69 68 70 10 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":83 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 70 69 71 10 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 71 70 72)
(code_label 72 71 73 11 6 (nil) [1 uses])
(note 73 72 74 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 74 73 75 11 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":85 -1
     (nil))
(insn 75 74 76 11 (set (reg:SI 81)
        (const_int 1073762304 [0x40005000])) "../Peripheral/src/ch32v30x_usart.c":85 -1
     (nil))
(jump_insn 76 75 77 11 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 81))
            (label_ref 88)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":85 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 88)
(note 77 76 78 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 78 77 79 12 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":87 -1
     (nil))
(insn 79 78 80 12 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":87 -1
     (nil))
(insn 80 79 81 12 (set (reg:SI 10 a0)
        (const_int 1048576 [0x100000])) "../Peripheral/src/ch32v30x_usart.c":87 -1
     (nil))
(call_insn 81 80 82 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":87 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 82 81 83 12 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":88 -1
     (nil))
(insn 83 82 84 12 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":88 -1
     (nil))
(insn 84 83 85 12 (set (reg:SI 10 a0)
        (const_int 1048576 [0x100000])) "../Peripheral/src/ch32v30x_usart.c":88 -1
     (nil))
(call_insn 85 84 86 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":88 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 86 85 87 12 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 87 86 88)
(code_label 88 87 89 13 7 (nil) [1 uses])
(note 89 88 90 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 90 89 91 13 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":90 -1
     (nil))
(insn 91 90 92 13 (set (reg:SI 83)
        (const_int 1073750016 [0x40002000])) "../Peripheral/src/ch32v30x_usart.c":90 -1
     (nil))
(insn 92 91 93 13 (set (reg:SI 82)
        (plus:SI (reg:SI 83)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_usart.c":90 -1
     (expr_list:REG_EQUAL (const_int 1073747968 [0x40001800])
        (nil)))
(jump_insn 93 92 94 13 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 82))
            (label_ref 105)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":90 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 105)
(note 94 93 95 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 14 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":92 -1
     (nil))
(insn 96 95 97 14 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":92 -1
     (nil))
(insn 97 96 98 14 (set (reg:SI 10 a0)
        (const_int 64 [0x40])) "../Peripheral/src/ch32v30x_usart.c":92 -1
     (nil))
(call_insn 98 97 99 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":92 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 99 98 100 14 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":93 -1
     (nil))
(insn 100 99 101 14 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":93 -1
     (nil))
(insn 101 100 102 14 (set (reg:SI 10 a0)
        (const_int 64 [0x40])) "../Peripheral/src/ch32v30x_usart.c":93 -1
     (nil))
(call_insn 102 101 103 14 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":93 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 103 102 104 14 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 104 103 105)
(code_label 105 104 106 15 8 (nil) [1 uses])
(note 106 105 107 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 107 106 108 15 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":95 -1
     (nil))
(insn 108 107 109 15 (set (reg:SI 85)
        (const_int 1073750016 [0x40002000])) "../Peripheral/src/ch32v30x_usart.c":95 -1
     (nil))
(insn 109 108 110 15 (set (reg:SI 84)
        (plus:SI (reg:SI 85)
            (const_int -1024 [0xfffffffffffffc00]))) "../Peripheral/src/ch32v30x_usart.c":95 -1
     (expr_list:REG_EQUAL (const_int 1073748992 [0x40001c00])
        (nil)))
(jump_insn 110 109 111 15 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 84))
            (label_ref 122)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":95 -1
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 122)
(note 111 110 112 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 112 111 113 16 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":97 -1
     (nil))
(insn 113 112 114 16 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":97 -1
     (nil))
(insn 114 113 115 16 (set (reg:SI 10 a0)
        (const_int 128 [0x80])) "../Peripheral/src/ch32v30x_usart.c":97 -1
     (nil))
(call_insn 115 114 116 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":97 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 116 115 117 16 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":98 -1
     (nil))
(insn 117 116 118 16 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":98 -1
     (nil))
(insn 118 117 119 16 (set (reg:SI 10 a0)
        (const_int 128 [0x80])) "../Peripheral/src/ch32v30x_usart.c":98 -1
     (nil))
(call_insn 119 118 120 16 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":98 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(jump_insn 120 119 121 16 (set (pc)
        (label_ref:SI 138)) 250 {jump}
     (nil)
 -> 138)
(barrier 121 120 122)
(code_label 122 121 123 17 9 (nil) [1 uses])
(note 123 122 124 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 124 123 125 17 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":100 -1
     (nil))
(insn 125 124 126 17 (set (reg:SI 86)
        (const_int 1073750016 [0x40002000])) "../Peripheral/src/ch32v30x_usart.c":100 -1
     (nil))
(jump_insn 126 125 127 17 (set (pc)
        (if_then_else (ne (reg/v/f:SI 72 [ USARTx ])
                (reg:SI 86))
            (label_ref:SI 138)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":100 180 {*branchsi}
     (int_list:REG_BR_PROB 886588628 (nil))
 -> 138)
(note 127 126 128 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 128 127 129 18 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":102 -1
     (nil))
(insn 129 128 130 18 (set (reg:SI 11 a1)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":102 -1
     (nil))
(insn 130 129 131 18 (set (reg:SI 10 a0)
        (const_int 256 [0x100])) "../Peripheral/src/ch32v30x_usart.c":102 -1
     (nil))
(call_insn 131 130 132 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":102 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(debug_insn 132 131 133 18 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":103 -1
     (nil))
(insn 133 132 134 18 (set (reg:SI 11 a1)
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":103 -1
     (nil))
(insn 134 133 135 18 (set (reg:SI 10 a0)
        (const_int 256 [0x100])) "../Peripheral/src/ch32v30x_usart.c":103 -1
     (nil))
(call_insn 135 134 138 18 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>) [0 RCC_APB1PeriphResetCmd S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":103 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_APB1PeriphResetCmd") [flags 0x41] <function_decl 0694a618 RCC_APB1PeriphResetCmd>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (expr_list:SI (use (reg:SI 11 a1))
            (nil))))
(code_label 138 135 139 20 1 (nil) [8 uses])
(note 139 138 0 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

;; Function USART_Init (USART_Init, funcdef_no=30, decl_uid=5155, cgraph_uid=30, symbol_order=30)

Partition 0: size 20 align 4
	RCC_ClocksStatus

;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 7 into block 6...
Merged blocks 6 and 7.
Merged 6 and 7 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 102 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":122 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 103 [ USART_InitStruct ])
        (reg:SI 11 a1 [ USART_InitStruct ])) "../Peripheral/src/ch32v30x_usart.c":122 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":123 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI tmpreg (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":123 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI apbclock (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":123 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":124 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI integerdivider (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":124 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":125 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI fractionaldivider (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":125 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":126 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI usartxbase (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":126 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":127 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":129 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/v/f:SI 103 [ USART_InitStruct ])
                    (const_int 12 [0xc])) [2 USART_InitStruct_29(D)->USART_HardwareFlowControl+0 S2 A32]))) "../Peripheral/src/ch32v30x_usart.c":129 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":131 -1
     (nil))
(debug_insn 20 19 21 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":133 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI usartxbase (reg/v/f:SI 102 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":133 -1
     (nil))
(debug_insn 22 21 24 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":134 -1
     (nil))
(insn 24 22 25 2 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_30(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":134 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (reg:HI 105))) "../Peripheral/src/ch32v30x_usart.c":134 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 73 [ _2 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":134 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":135 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI tmpreg (zero_extend:SI (and:HI (subreg:HI (reg:SI 73 [ _2 ]) 0)
            (const_int -12289 [0xffffffffffffcfff])))) "../Peripheral/src/ch32v30x_usart.c":135 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":136 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 108)
        (const_int -12288 [0xffffffffffffd000])) -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 107)
        (plus:SI (reg:SI 108)
            (const_int -1 [0xffffffffffffffff]))) -1
     (expr_list:REG_EQUAL (const_int -12289 [0xffffffffffffcfff])
        (nil)))
(insn 32 31 33 2 (set (reg:SI 106)
        (and:SI (reg:SI 73 [ _2 ])
            (reg:SI 107))) -1
     (nil))
(insn 33 32 34 2 (set (reg:HI 109)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ USART_InitStruct ])
                (const_int 6 [0x6])) [2 USART_InitStruct_29(D)->USART_StopBits+0 S2 A16])) -1
     (nil))
(insn 34 33 35 2 (set (reg:HI 110)
        (subreg:HI (reg:SI 106) 0)) -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 111)
        (ior:SI (subreg:SI (reg:HI 109) 0)
            (subreg:SI (reg:HI 110) 0))) -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 92 [ _24 ])
        (zero_extend:SI (subreg:HI (reg:SI 111) 0))) -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 92 [ _24 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":136 -1
     (nil))
(debug_insn 38 37 39 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":138 -1
     (nil))
(insn 39 38 40 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_30(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 92 [ _24 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":138 -1
     (nil))
(debug_insn 40 39 42 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":139 -1
     (nil))
(insn 42 40 43 2 (set (reg:HI 113)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_30(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":139 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (reg:HI 113))) "../Peripheral/src/ch32v30x_usart.c":139 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 75 [ _4 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":139 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":140 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI tmpreg (zero_extend:SI (and:HI (subreg:HI (reg:SI 75 [ _4 ]) 0)
            (const_int -5645 [0xffffffffffffe9f3])))) "../Peripheral/src/ch32v30x_usart.c":140 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":141 -1
     (nil))
(insn 48 47 49 2 (set (reg:SI 116)
        (const_int -4096 [0xfffffffffffff000])) -1
     (nil))
(insn 49 48 50 2 (set (reg:SI 115)
        (plus:SI (reg:SI 116)
            (const_int -1549 [0xfffffffffffff9f3]))) -1
     (expr_list:REG_EQUAL (const_int -5645 [0xffffffffffffe9f3])
        (nil)))
(insn 50 49 51 2 (set (reg:SI 114)
        (and:SI (reg:SI 75 [ _4 ])
            (reg:SI 115))) -1
     (nil))
(insn 51 50 52 2 (set (reg:HI 117)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ USART_InitStruct ])
                (const_int 4 [0x4])) [2 USART_InitStruct_29(D)->USART_WordLength+0 S2 A32])) -1
     (nil))
(insn 52 51 53 2 (set (reg:HI 118)
        (subreg:HI (reg:SI 114) 0)) -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 119)
        (ior:SI (subreg:SI (reg:HI 117) 0)
            (subreg:SI (reg:HI 118) 0))) -1
     (nil))
(insn 54 53 55 2 (set (reg:HI 120)
        (subreg:HI (reg:SI 119) 0)) -1
     (nil))
(insn 55 54 56 2 (set (reg:HI 121)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ USART_InitStruct ])
                (const_int 8 [0x8])) [2 USART_InitStruct_29(D)->USART_Parity+0 S2 A32])) -1
     (nil))
(insn 56 55 57 2 (set (reg:SI 122)
        (ior:SI (subreg:SI (reg:HI 120) 0)
            (subreg:SI (reg:HI 121) 0))) -1
     (nil))
(insn 57 56 58 2 (set (reg:HI 123)
        (subreg:HI (reg:SI 122) 0)) -1
     (nil))
(insn 58 57 59 2 (set (reg:HI 124)
        (mem:HI (plus:SI (reg/v/f:SI 103 [ USART_InitStruct ])
                (const_int 10 [0xa])) [2 USART_InitStruct_29(D)->USART_Mode+0 S2 A16])) -1
     (nil))
(insn 59 58 60 2 (set (reg:SI 125)
        (ior:SI (subreg:SI (reg:HI 123) 0)
            (subreg:SI (reg:HI 124) 0))) -1
     (nil))
(insn 60 59 61 2 (set (reg:SI 94 [ _26 ])
        (zero_extend:SI (subreg:HI (reg:SI 125) 0))) -1
     (nil))
(debug_insn 61 60 62 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 94 [ _26 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":141 -1
     (nil))
(debug_insn 62 61 63 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":143 -1
     (nil))
(insn 63 62 64 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_30(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 94 [ _26 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":143 -1
     (nil))
(debug_insn 64 63 66 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":145 -1
     (nil))
(insn 66 64 67 2 (set (reg:HI 127)
        (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_30(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":145 -1
     (nil))
(insn 67 66 68 2 (set (reg:SI 79 [ _10 ])
        (zero_extend:SI (reg:HI 127))) "../Peripheral/src/ch32v30x_usart.c":145 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 79 [ _10 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":145 -1
     (nil))
(debug_insn 69 68 70 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":146 -1
     (nil))
(debug_insn 70 69 71 2 (var_location:SI tmpreg (zero_extend:SI (and:HI (subreg:HI (reg:SI 79 [ _10 ]) 0)
            (const_int -769 [0xfffffffffffffcff])))) "../Peripheral/src/ch32v30x_usart.c":146 -1
     (nil))
(debug_insn 71 70 72 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":147 -1
     (nil))
(insn 72 71 73 2 (set (reg:SI 128)
        (and:SI (reg:SI 79 [ _10 ])
            (const_int -769 [0xfffffffffffffcff]))) -1
     (nil))
(insn 73 72 74 2 (set (reg:HI 129)
        (subreg:HI (reg:SI 128) 0)) -1
     (nil))
(insn 74 73 75 2 (set (reg:SI 130)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 129) 0))) -1
     (nil))
(insn 75 74 76 2 (set (reg:SI 99 [ _43 ])
        (zero_extend:SI (subreg:HI (reg:SI 130) 0))) -1
     (nil))
(debug_insn 76 75 77 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 99 [ _43 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":147 -1
     (nil))
(debug_insn 77 76 78 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":148 -1
     (nil))
(insn 78 77 79 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_30(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 99 [ _43 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":148 -1
     (nil))
(debug_insn 79 78 80 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":150 -1
     (nil))
(insn 80 79 81 2 (set (reg:SI 131)
        (plus:SI (reg/f:SI 67 virtual-stack-vars)
            (const_int -20 [0xffffffffffffffec]))) "../Peripheral/src/ch32v30x_usart.c":150 -1
     (nil))
(insn 81 80 82 2 (set (reg:SI 10 a0)
        (reg:SI 131)) "../Peripheral/src/ch32v30x_usart.c":150 -1
     (nil))
(call_insn 82 81 83 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("RCC_GetClocksFreq") [flags 0x41] <function_decl 0694a3c0 RCC_GetClocksFreq>) [0 RCC_GetClocksFreq S4 A32])
                (const_int 0 [0]))
            (clobber (reg:SI 1 ra))
        ]) "../Peripheral/src/ch32v30x_usart.c":150 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("RCC_GetClocksFreq") [flags 0x41] <function_decl 0694a3c0 RCC_GetClocksFreq>)
        (nil))
    (expr_list:SI (use (reg:SI 10 a0))
        (nil)))
(debug_insn 83 82 84 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":152 -1
     (nil))
(insn 84 83 85 2 (set (reg:SI 133)
        (const_int 1073823744 [0x40014000])) "../Peripheral/src/ch32v30x_usart.c":152 -1
     (nil))
(insn 85 84 86 2 (set (reg:SI 132)
        (plus:SI (reg:SI 133)
            (const_int -2048 [0xfffffffffffff800]))) "../Peripheral/src/ch32v30x_usart.c":152 -1
     (expr_list:REG_EQUAL (const_int 1073821696 [0x40013800])
        (nil)))
(jump_insn 86 85 87 2 (set (pc)
        (if_then_else (ne (reg/v/f:SI 102 [ USARTx ])
                (reg:SI 132))
            (label_ref 93)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":152 -1
     (int_list:REG_BR_PROB 751619284 (nil))
 -> 93)
(note 87 86 88 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 88 87 89 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":154 -1
     (nil))
(insn 89 88 90 4 (set (reg/v:SI 90 [ apbclock ])
        (mem/c:SI (plus:SI (reg/f:SI 67 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [4 RCC_ClocksStatus.PCLK2_Frequency+0 S4 A32])) "../Peripheral/src/ch32v30x_usart.c":154 -1
     (nil))
(debug_insn 90 89 91 4 (var_location:SI apbclock (reg/v:SI 90 [ apbclock ])) "../Peripheral/src/ch32v30x_usart.c":154 -1
     (nil))
(jump_insn 91 90 92 4 (set (pc)
        (label_ref 98)) -1
     (nil)
 -> 98)
(barrier 92 91 93)
(code_label 93 92 94 5 13 (nil) [1 uses])
(note 94 93 95 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 95 94 96 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":158 -1
     (nil))
(insn 96 95 97 5 (set (reg/v:SI 90 [ apbclock ])
        (mem/c:SI (plus:SI (reg/f:SI 67 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [4 RCC_ClocksStatus.PCLK1_Frequency+0 S4 A32])) "../Peripheral/src/ch32v30x_usart.c":158 -1
     (nil))
(debug_insn 97 96 98 5 (var_location:SI apbclock (reg/v:SI 90 [ apbclock ])) "../Peripheral/src/ch32v30x_usart.c":158 -1
     (nil))
(code_label 98 97 99 6 14 (nil) [1 uses])
(note 99 98 100 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 100 99 101 6 (var_location:SI apbclock (reg/v:SI 90 [ apbclock ])) -1
     (nil))
(debug_insn 101 100 102 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(insn 102 101 103 6 (set (reg:SI 134)
        (const_int 25 [0x19])) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(insn 103 102 104 6 (set (reg:SI 135)
        (mult:SI (reg/v:SI 90 [ apbclock ])
            (reg:SI 134))) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(insn 104 103 105 6 (set (reg:SI 137)
        (mem:SI (reg/v/f:SI 103 [ USART_InitStruct ]) [4 USART_InitStruct_29(D)->USART_BaudRate+0 S4 A32])) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(insn 105 104 106 6 (set (reg:SI 136)
        (ashift:SI (reg:SI 137)
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(insn 106 105 107 6 (set (reg/v:SI 96 [ integerdivider ])
        (udiv:SI (reg:SI 135)
            (reg:SI 136))) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(debug_insn 107 106 108 6 (var_location:SI integerdivider (reg/v:SI 96 [ integerdivider ])) "../Peripheral/src/ch32v30x_usart.c":161 -1
     (nil))
(debug_insn 108 107 109 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":162 -1
     (nil))
(insn 109 108 110 6 (set (reg:SI 139)
        (const_int 100 [0x64])) "../Peripheral/src/ch32v30x_usart.c":162 -1
     (nil))
(insn 110 109 111 6 (set (reg:SI 140)
        (udiv:SI (reg/v:SI 96 [ integerdivider ])
            (reg:SI 139))) "../Peripheral/src/ch32v30x_usart.c":162 -1
     (nil))
(insn 111 110 112 6 (set (reg/v:SI 97 [ tmpreg ])
        (ashift:SI (reg:SI 140)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_usart.c":162 -1
     (nil))
(debug_insn 112 111 113 6 (var_location:SI tmpreg (reg/v:SI 97 [ tmpreg ])) "../Peripheral/src/ch32v30x_usart.c":162 -1
     (nil))
(debug_insn 113 112 114 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":163 -1
     (nil))
(debug_insn 114 113 115 6 (var_location:SI fractionaldivider (umod:SI (reg/v:SI 96 [ integerdivider ])
        (const_int 100 [0x64]))) "../Peripheral/src/ch32v30x_usart.c":163 -1
     (nil))
(debug_insn 115 114 130 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(debug_insn 130 115 116 6 (var_location:SI D#1 (ashift:SI (umod:SI (reg/v:SI 96 [ integerdivider ])
            (const_int 100 [0x64]))
        (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_usart.c":166 -1
     (nil))
(debug_insn 116 130 117 6 (var_location:SI tmpreg (ior:SI (and:SI (udiv:SI (plus:SI (debug_expr:SI D#1)
                    (const_int 50 [0x32]))
                (const_int 100 [0x64]))
            (const_int 15 [0xf]))
        (reg/v:SI 97 [ tmpreg ]))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(debug_insn 117 116 118 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":165 -1
     (nil))
(insn 118 117 119 6 (set (reg:SI 142)
        (const_int 100 [0x64])) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 119 118 120 6 (set (reg:SI 143)
        (umod:SI (reg/v:SI 96 [ integerdivider ])
            (reg:SI 142))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 120 119 121 6 (set (reg:SI 144)
        (ashift:SI (reg:SI 143)
            (const_int 4 [0x4]))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 121 120 122 6 (set (reg:SI 145)
        (plus:SI (reg:SI 144)
            (const_int 50 [0x32]))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 122 121 123 6 (set (reg:SI 147)
        (const_int 100 [0x64])) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 123 122 126 6 (set (reg:SI 148)
        (udiv:SI (reg:SI 145)
            (reg:SI 147))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 126 123 127 6 (set (reg:SI 152)
        (and:SI (reg:SI 148)
            (const_int 15 [0xf]))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 127 126 128 6 (set (reg:SI 153 [ tmpreg ])
        (ior:SI (reg:SI 152)
            (reg/v:SI 97 [ tmpreg ]))) "../Peripheral/src/ch32v30x_usart.c":164 -1
     (nil))
(insn 128 127 129 6 (set (reg:SI 89 [ _21 ])
        (zero_extend:SI (subreg:HI (reg:SI 153 [ tmpreg ]) 0))) "../Peripheral/src/ch32v30x_usart.c":165 -1
     (nil))
(insn 129 128 0 6 (set (mem/v:HI (plus:SI (reg/v/f:SI 102 [ USARTx ])
                (const_int 8 [0x8])) [2 USARTx_30(D)->BRR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 89 [ _21 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":165 -1
     (nil))

;; Function USART_StructInit (USART_StructInit, funcdef_no=31, decl_uid=5157, cgraph_uid=31, symbol_order=31)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ USART_InitStruct ])
        (reg:SI 10 a0 [ USART_InitStruct ])) "../Peripheral/src/ch32v30x_usart.c":179 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":180 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":181 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":182 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":183 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":184 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":185 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 74)
        (const_int 8192 [0x2000])) "../Peripheral/src/ch32v30x_usart.c":180 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 73)
        (plus:SI (reg:SI 74)
            (const_int 1408 [0x580]))) "../Peripheral/src/ch32v30x_usart.c":180 -1
     (expr_list:REG_EQUAL (const_int 9600 [0x2580])
        (nil)))
(insn 14 13 15 2 (set (mem:SI (reg/v/f:SI 72 [ USART_InitStruct ]) [4 USART_InitStruct_2(D)->USART_BaudRate+0 S4 A32])
        (reg:SI 73)) "../Peripheral/src/ch32v30x_usart.c":180 -1
     (nil))
(insn 15 14 16 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ USART_InitStruct ])
                (const_int 4 [0x4])) [2 MEM[(short unsigned int *)USART_InitStruct_2(D) + 4B]+0 S4 A32])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":181 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 75)
        (const_int 786432 [0xc0000])) "../Peripheral/src/ch32v30x_usart.c":183 -1
     (nil))
(insn 17 16 18 2 (set (mem:SI (plus:SI (reg/v/f:SI 72 [ USART_InitStruct ])
                (const_int 8 [0x8])) [2 MEM[(short unsigned int *)USART_InitStruct_2(D) + 8B]+0 S4 A32])
        (reg:SI 75)) "../Peripheral/src/ch32v30x_usart.c":183 -1
     (nil))
(insn 18 17 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ USART_InitStruct ])
                (const_int 12 [0xc])) [2 USART_InitStruct_2(D)->USART_HardwareFlowControl+0 S2 A32])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":185 -1
     (nil))

;; Function USART_ClockInit (USART_ClockInit, funcdef_no=32, decl_uid=5160, cgraph_uid=32, symbol_order=32)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 82 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":202 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 83 [ USART_ClockInitStruct ])
        (reg:SI 11 a1 [ USART_ClockInitStruct ])) "../Peripheral/src/ch32v30x_usart.c":202 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":203 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI tmpreg (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":203 -1
     (nil))
(debug_insn 9 8 11 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":205 -1
     (nil))
(insn 11 9 12 2 (set (reg:HI 85)
        (mem/v:HI (plus:SI (reg/v/f:SI 82 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_11(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":205 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 85))) "../Peripheral/src/ch32v30x_usart.c":205 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 72 [ _1 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":205 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":206 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI tmpreg (zero_extend:SI (and:HI (subreg:HI (reg:SI 72 [ _1 ]) 0)
            (const_int -3841 [0xfffffffffffff0ff])))) "../Peripheral/src/ch32v30x_usart.c":206 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":207 -1
     (nil))
(insn 17 16 18 2 (set (reg:HI 86)
        (mem:HI (reg/v/f:SI 83 [ USART_ClockInitStruct ]) [2 USART_ClockInitStruct_12(D)->USART_Clock+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 18 17 19 2 (set (reg:HI 87)
        (mem:HI (plus:SI (reg/v/f:SI 83 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [2 USART_ClockInitStruct_12(D)->USART_CPOL+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 88)
        (ior:SI (subreg:SI (reg:HI 86) 0)
            (subreg:SI (reg:HI 87) 0))) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 89)
        (subreg:HI (reg:SI 88) 0)) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 21 20 22 2 (set (reg:HI 90)
        (mem:HI (plus:SI (reg/v/f:SI 83 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [2 USART_ClockInitStruct_12(D)->USART_CPHA+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 91)
        (ior:SI (subreg:SI (reg:HI 89) 0)
            (subreg:SI (reg:HI 90) 0))) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 23 22 24 2 (set (reg:HI 92)
        (subreg:HI (reg:SI 91) 0)) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 24 23 25 2 (set (reg:HI 93)
        (mem:HI (plus:SI (reg/v/f:SI 83 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [2 USART_ClockInitStruct_12(D)->USART_LastBit+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 94)
        (ior:SI (subreg:SI (reg:HI 92) 0)
            (subreg:SI (reg:HI 93) 0))) "../Peripheral/src/ch32v30x_usart.c":208 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 97)
        (const_int -4096 [0xfffffffffffff000])) -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 96)
        (plus:SI (reg:SI 97)
            (const_int 255 [0xff]))) -1
     (expr_list:REG_EQUAL (const_int -3841 [0xfffffffffffff0ff])
        (nil)))
(insn 28 27 29 2 (set (reg:SI 95)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 96))) -1
     (nil))
(insn 29 28 30 2 (set (reg:HI 98)
        (subreg:HI (reg:SI 94) 0)) -1
     (nil))
(insn 30 29 31 2 (set (reg:HI 99)
        (subreg:HI (reg:SI 95) 0)) -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 100)
        (ior:SI (subreg:SI (reg:HI 98) 0)
            (subreg:SI (reg:HI 99) 0))) -1
     (nil))
(insn 32 31 33 2 (set (reg:SI 81 [ _14 ])
        (zero_extend:SI (subreg:HI (reg:SI 100) 0))) -1
     (nil))
(debug_insn 33 32 34 2 (var_location:SI tmpreg (zero_extend:SI (subreg:HI (reg:SI 81 [ _14 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":207 -1
     (nil))
(debug_insn 34 33 35 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":209 -1
     (nil))
(insn 35 34 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 82 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_11(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 81 [ _14 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":209 -1
     (nil))

;; Function USART_ClockStructInit (USART_ClockStructInit, funcdef_no=33, decl_uid=5162, cgraph_uid=33, symbol_order=33)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 72 [ USART_ClockInitStruct ])
        (reg:SI 10 a0 [ USART_ClockInitStruct ])) "../Peripheral/src/ch32v30x_usart.c":223 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":224 -1
     (nil))
(insn 7 6 8 2 (set (mem:HI (reg/v/f:SI 72 [ USART_ClockInitStruct ]) [2 USART_ClockInitStruct_2(D)->USART_Clock+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":224 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":225 -1
     (nil))
(insn 9 8 10 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ USART_ClockInitStruct ])
                (const_int 2 [0x2])) [2 USART_ClockInitStruct_2(D)->USART_CPOL+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":225 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":226 -1
     (nil))
(insn 11 10 12 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ USART_ClockInitStruct ])
                (const_int 4 [0x4])) [2 USART_ClockInitStruct_2(D)->USART_CPHA+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":226 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":227 -1
     (nil))
(insn 13 12 0 2 (set (mem:HI (plus:SI (reg/v/f:SI 72 [ USART_ClockInitStruct ])
                (const_int 6 [0x6])) [2 USART_ClockInitStruct_2(D)->USART_LastBit+0 S2 A16])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":227 -1
     (nil))

;; Function USART_Cmd (USART_Cmd, funcdef_no=34, decl_uid=5165, cgraph_uid=34, symbol_order=34)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":243 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":243 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":244 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":244 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 20)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 80)
        (const_int 8192 [0x2000])) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(insn 17 16 18 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":246 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 20 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 24 22 25 5 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 86)
        (const_int -8192 [0xffffffffffffe000])) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (expr_list:REG_EQUAL (const_int -8193 [0xffffffffffffdfff])
        (nil)))
(insn 28 27 29 5 (set (reg:SI 84)
        (and:SI (reg:SI 74 [ _3 ])
            (reg:SI 85))) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(insn 30 29 33 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":250 -1
     (nil))
(code_label 33 30 34 7 19 (nil) [1 uses])
(note 34 33 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_ITConfig (USART_ITConfig, funcdef_no=35, decl_uid=5169, cgraph_uid=35, symbol_order=35)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 66 from 11 to 12.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 85 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":275 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 86 [ USART_IT ])
        (reg:SI 11 a1 [ USART_IT ])) "../Peripheral/src/ch32v30x_usart.c":275 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 87 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":275 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":276 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI usartreg (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":276 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI itpos (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":276 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI itmask (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":276 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":277 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI usartxbase (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":277 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":279 -1
     (nil))
(insn 15 14 16 2 (set (reg/v:SI 81 [ usartxbase ])
        (reg/v/f:SI 85 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":279 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI usartxbase (reg/v:SI 81 [ usartxbase ])) "../Peripheral/src/ch32v30x_usart.c":279 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":280 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 88)
        (zero_extend:SI (subreg:QI (reg/v:SI 86 [ USART_IT ]) 0))) "../Peripheral/src/ch32v30x_usart.c":280 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 89)
        (lshiftrt:SI (reg:SI 88)
            (const_int 5 [0x5]))) "../Peripheral/src/ch32v30x_usart.c":280 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 89) 0))) "../Peripheral/src/ch32v30x_usart.c":280 -1
     (nil))
(debug_insn 21 20 22 2 (var_location:SI usartreg (zero_extend:SI (subreg:QI (reg:SI 73 [ _2 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":280 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":281 -1
     (nil))
(debug_insn 23 22 24 2 (var_location:SI itpos (zero_extend:SI (and:HI (subreg:HI (reg/v:SI 86 [ USART_IT ]) 0)
            (const_int 31 [0x1f])))) "../Peripheral/src/ch32v30x_usart.c":281 -1
     (nil))
(debug_insn 24 23 25 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":282 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 90)
        (and:SI (reg/v:SI 86 [ USART_IT ])
            (const_int 31 [0x1f]))) "../Peripheral/src/ch32v30x_usart.c":281 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 91 [ itpos ])
        (zero_extend:SI (subreg:HI (reg:SI 90) 0))) "../Peripheral/src/ch32v30x_usart.c":281 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 92)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":282 -1
     (nil))
(insn 28 27 29 2 (set (reg/v:SI 83 [ itmask ])
        (ashift:SI (reg:SI 92)
            (subreg:QI (reg:SI 91 [ itpos ]) 0))) "../Peripheral/src/ch32v30x_usart.c":282 -1
     (nil))
(debug_insn 29 28 30 2 (var_location:SI itmask (reg/v:SI 83 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":282 -1
     (nil))
(debug_insn 30 29 31 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":284 -1
     (nil))
(insn 31 30 32 2 (set (reg:SI 93)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":284 -1
     (nil))
(jump_insn 32 31 33 2 (set (pc)
        (if_then_else (ne (reg:SI 73 [ _2 ])
                (reg:SI 93))
            (label_ref 39)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":284 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 39)
(note 33 32 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 34 33 35 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":286 -1
     (nil))
(insn 35 34 36 4 (set (reg/v:SI 79 [ usartxbase ])
        (plus:SI (reg/v:SI 81 [ usartxbase ])
            (const_int 12 [0xc]))) "../Peripheral/src/ch32v30x_usart.c":286 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI usartxbase (reg/v:SI 79 [ usartxbase ])) "../Peripheral/src/ch32v30x_usart.c":286 -1
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (label_ref 55)) -1
     (nil)
 -> 55)
(barrier 38 37 39)
(code_label 39 38 40 5 24 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":288 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 94)
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_usart.c":288 -1
     (nil))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (ne (reg:SI 73 [ _2 ])
                (reg:SI 94))
            (label_ref 50)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":288 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 50)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":290 -1
     (nil))
(insn 46 45 47 6 (set (reg/v:SI 79 [ usartxbase ])
        (plus:SI (reg/v:SI 81 [ usartxbase ])
            (const_int 16 [0x10]))) "../Peripheral/src/ch32v30x_usart.c":290 -1
     (nil))
(debug_insn 47 46 48 6 (var_location:SI usartxbase (reg/v:SI 79 [ usartxbase ])) "../Peripheral/src/ch32v30x_usart.c":290 -1
     (nil))
(jump_insn 48 47 49 6 (set (pc)
        (label_ref 55)) -1
     (nil)
 -> 55)
(barrier 49 48 50)
(code_label 50 49 51 7 26 (nil) [1 uses])
(note 51 50 52 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 52 51 53 7 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":294 -1
     (nil))
(insn 53 52 54 7 (set (reg/v:SI 79 [ usartxbase ])
        (plus:SI (reg/v:SI 81 [ usartxbase ])
            (const_int 20 [0x14]))) "../Peripheral/src/ch32v30x_usart.c":294 -1
     (nil))
(debug_insn 54 53 55 7 (var_location:SI usartxbase (reg/v:SI 79 [ usartxbase ])) "../Peripheral/src/ch32v30x_usart.c":294 -1
     (nil))
(code_label 55 54 56 8 25 (nil) [2 uses])
(note 56 55 57 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 57 56 58 8 (var_location:SI usartxbase (reg/v:SI 79 [ usartxbase ])) -1
     (nil))
(debug_insn 58 57 59 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":297 -1
     (nil))
(insn 59 58 60 8 (set (reg/f:SI 84 [ _27 ])
        (reg/v:SI 79 [ usartxbase ])) -1
     (nil))
(jump_insn 60 59 61 8 (set (pc)
        (if_then_else (eq (reg/v:SI 87 [ NewState ])
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":297 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 68)
(note 61 60 62 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 62 61 63 9 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":299 -1
     (nil))
(insn 63 62 64 9 (set (reg:SI 74 [ _4 ])
        (mem/v:SI (reg/f:SI 84 [ _27 ]) [4 *_27+0 S4 A32])) "../Peripheral/src/ch32v30x_usart.c":299 -1
     (nil))
(insn 64 63 65 9 (set (reg:SI 75 [ _5 ])
        (ior:SI (reg:SI 74 [ _4 ])
            (reg/v:SI 83 [ itmask ]))) "../Peripheral/src/ch32v30x_usart.c":299 -1
     (nil))
(insn 65 64 66 9 (set (mem/v:SI (reg/f:SI 84 [ _27 ]) [4 *_27+0 S4 A32])
        (reg:SI 75 [ _5 ])) "../Peripheral/src/ch32v30x_usart.c":299 -1
     (nil))
(jump_insn 66 65 67 9 (set (pc)
        (label_ref:SI 77)) 250 {jump}
     (nil)
 -> 77)
(barrier 67 66 68)
(code_label 68 67 69 10 27 (nil) [1 uses])
(note 69 68 70 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 70 69 71 10 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":303 -1
     (nil))
(insn 71 70 72 10 (set (reg:SI 76 [ _7 ])
        (mem/v:SI (reg/f:SI 84 [ _27 ]) [4 *_27+0 S4 A32])) "../Peripheral/src/ch32v30x_usart.c":303 -1
     (nil))
(insn 72 71 73 10 (set (reg:SI 95)
        (not:SI (reg/v:SI 83 [ itmask ]))) "../Peripheral/src/ch32v30x_usart.c":303 -1
     (nil))
(insn 73 72 74 10 (set (reg:SI 78 [ _9 ])
        (and:SI (reg:SI 95)
            (reg:SI 76 [ _7 ]))) "../Peripheral/src/ch32v30x_usart.c":303 -1
     (nil))
(insn 74 73 77 10 (set (mem/v:SI (reg/f:SI 84 [ _27 ]) [4 *_27+0 S4 A32])
        (reg:SI 78 [ _9 ])) "../Peripheral/src/ch32v30x_usart.c":303 -1
     (nil))
(code_label 77 74 78 12 23 (nil) [1 uses])
(note 78 77 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

;; Function USART_DMACmd (USART_DMACmd, funcdef_no=36, decl_uid=5173, cgraph_uid=36, symbol_order=36)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 77 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":322 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ USART_DMAReq ])
        (reg:SI 11 a1 [ USART_DMAReq ])) "../Peripheral/src/ch32v30x_usart.c":322 -1
     (nil))
(insn 4 3 5 2 (set (reg/v:SI 79 [ NewState ])
        (reg:SI 12 a2 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":322 -1
     (nil))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":323 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg/v:SI 79 [ NewState ])
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":323 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 20)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 11 10 13 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(insn 13 11 14 4 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_9(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 82)
        (ior:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 78 [ USART_DMAReq ]))) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(insn 17 16 18 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_9(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":325 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 31 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 24 22 25 5 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_9(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 84))) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 85)
        (not:SI (reg/v:SI 78 [ USART_DMAReq ]))) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 27 26 28 5 (set (reg:HI 86)
        (subreg:HI (reg:SI 85) 0)) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 28 27 29 5 (set (reg:SI 87)
        (and:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 86) 0))) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 87) 0))) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(insn 30 29 33 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_9(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":329 -1
     (nil))
(code_label 33 30 34 7 30 (nil) [1 uses])
(note 34 33 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_SetAddress (USART_SetAddress, funcdef_no=37, decl_uid=5176, cgraph_uid=37, symbol_order=37)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":345 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ USART_Address ])
        (reg:SI 11 a1 [ USART_Address ])) "../Peripheral/src/ch32v30x_usart.c":345 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_7(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -16 [0xfffffffffffffff0]))) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_7(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":346 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_7(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 18 17 19 2 (set (reg:HI 84)
        (subreg:HI (reg/v:SI 78 [ USART_Address ]) 0)) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 85)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))
(insn 21 20 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_7(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":347 -1
     (nil))

;; Function USART_WakeUpConfig (USART_WakeUpConfig, funcdef_no=38, decl_uid=5179, cgraph_uid=38, symbol_order=38)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":364 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ USART_WakeUp ])
        (reg:SI 11 a1 [ USART_WakeUp ])) "../Peripheral/src/ch32v30x_usart.c":364 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 82)
        (const_int -4096 [0xfffffffffffff000])) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 81)
        (plus:SI (reg:SI 82)
            (const_int 2047 [0x7ff]))) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (expr_list:REG_EQUAL (const_int -2049 [0xfffffffffffff7ff])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (reg:SI 81))) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(insn 15 14 16 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":365 -1
     (nil))
(debug_insn 16 15 18 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))
(insn 18 16 19 2 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_6(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 84))) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 85)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ USART_WakeUp ]))) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_6(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":366 -1
     (nil))

;; Function USART_ReceiverWakeUpCmd (USART_ReceiverWakeUpCmd, funcdef_no=39, decl_uid=5182, cgraph_uid=39, symbol_order=39)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":381 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":381 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":382 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":382 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":384 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 37 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_8(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":388 -1
     (nil))
(code_label 30 27 31 7 36 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_LINBreakDetectLengthConfig (USART_LINBreakDetectLengthConfig, funcdef_no=40, decl_uid=5185, cgraph_uid=40, symbol_order=40)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":406 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ USART_LINBreakDetectLength ])
        (reg:SI 11 a1 [ USART_LINBreakDetectLength ])) "../Peripheral/src/ch32v30x_usart.c":406 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_6(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_6(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":407 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_6(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ USART_LINBreakDetectLength ]))) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_6(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":408 -1
     (nil))

;; Function USART_LINCmd (USART_LINCmd, funcdef_no=41, decl_uid=5188, cgraph_uid=41, symbol_order=41)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 18 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":423 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":423 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":424 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":424 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 20)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 14 13 15 4 (set (reg:HI 80)
        (const_int 16384 [0x4000])) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 81)
        (ior:SI (reg:SI 72 [ _1 ])
            (subreg:SI (reg:HI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 16 15 17 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(insn 17 16 18 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":426 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref:SI 33)) 250 {jump}
     (nil)
 -> 33)
(barrier 19 18 20)
(code_label 20 19 21 5 42 (nil) [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 22 21 24 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 24 22 25 5 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_8(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 86)
        (const_int -16384 [0xffffffffffffc000])) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 27 26 28 5 (set (reg:SI 85)
        (plus:SI (reg:SI 86)
            (const_int -1 [0xffffffffffffffff]))) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (expr_list:REG_EQUAL (const_int -16385 [0xffffffffffffbfff])
        (nil)))
(insn 28 27 29 5 (set (reg:SI 84)
        (and:SI (reg:SI 74 [ _3 ])
            (reg:SI 85))) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 29 28 30 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(insn 30 29 33 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_8(D)->CTLR2+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":430 -1
     (nil))
(code_label 33 30 34 7 41 (nil) [1 uses])
(note 34 33 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_SendData (USART_SendData, funcdef_no=42, decl_uid=5191, cgraph_uid=42, symbol_order=42)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":446 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ Data ])
        (reg:SI 11 a1 [ Data ])) "../Peripheral/src/ch32v30x_usart.c":446 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":447 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 75)
        (and:SI (reg/v:SI 74 [ Data ])
            (const_int 511 [0x1ff]))) "../Peripheral/src/ch32v30x_usart.c":447 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../Peripheral/src/ch32v30x_usart.c":447 -1
     (nil))
(insn 10 9 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 73 [ USARTx ])
                (const_int 4 [0x4])) [2 USARTx_4(D)->DATAR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":447 -1
     (nil))

;; Function USART_ReceiveData (USART_ReceiveData, funcdef_no=43, decl_uid=5193, cgraph_uid=43, symbol_order=43)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 13.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":461 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 76)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ USARTx ])
                (const_int 4 [0x4])) [2 USARTx_3(D)->DATAR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 76))) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 78)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int 511 [0x1ff]))) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 79)
        (zero_extend:SI (subreg:HI (reg:SI 78) 0))) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 12 11 16 2 (set (reg:SI 73 [ <retval> ])
        (reg:SI 79)) "../Peripheral/src/ch32v30x_usart.c":462 -1
     (nil))
(insn 16 12 17 2 (set (reg/i:SI 10 a0)
        (reg:SI 73 [ <retval> ])) "../Peripheral/src/ch32v30x_usart.c":463 -1
     (nil))
(insn 17 16 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_usart.c":463 -1
     (nil))

;; Function USART_SendBreak (USART_SendBreak, funcdef_no=44, decl_uid=5195, cgraph_uid=44, symbol_order=44)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 74 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":476 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))
(insn 8 6 9 2 (set (reg:HI 76)
        (mem/v:HI (plus:SI (reg/v/f:SI 74 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_4(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 76))) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 77)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 1 [0x1]))) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 77) 0))) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))
(insn 12 11 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 74 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_4(D)->CTLR1+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":477 -1
     (nil))

;; Function USART_SetGuardTime (USART_SetGuardTime, funcdef_no=45, decl_uid=5198, cgraph_uid=45, symbol_order=45)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 78 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":492 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 79 [ USART_GuardTime ])
        (reg:SI 11 a1 [ USART_GuardTime ])) "../Peripheral/src/ch32v30x_usart.c":492 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 81)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_8(D)->GPR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 81))) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 82)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int 255 [0xff]))) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 82) 0))) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 78 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_8(D)->GPR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":493 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 84)
        (mem/v:HI (plus:SI (reg/v/f:SI 78 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_8(D)->GPR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 84))) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 18 17 19 2 (set (reg:HI 85)
        (subreg:HI (reg/v:SI 79 [ USART_GuardTime ]) 0)) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 86)
        (ashift:SI (subreg:SI (reg:HI 85) 0)
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 20 19 21 2 (set (reg:HI 87)
        (subreg:HI (reg:SI 86) 0)) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 88)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 87) 0))) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 77 [ _6 ])
        (zero_extend:SI (subreg:HI (reg:SI 88) 0))) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))
(insn 23 22 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 78 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_8(D)->GPR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 77 [ _6 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":494 -1
     (nil))

;; Function USART_SetPrescaler (USART_SetPrescaler, funcdef_no=46, decl_uid=5201, cgraph_uid=46, symbol_order=46)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":509 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ USART_Prescaler ])
        (reg:SI 11 a1 [ USART_Prescaler ])) "../Peripheral/src/ch32v30x_usart.c":509 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 80)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_7(D)->GPR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 80))) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 81)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -256 [0xffffffffffffff00]))) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 81) 0))) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_7(D)->GPR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":510 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 83)
        (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_7(D)->GPR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 83))) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 18 17 19 2 (set (reg:HI 84)
        (subreg:HI (reg/v:SI 78 [ USART_Prescaler ]) 0)) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 85)
        (ior:SI (reg:SI 74 [ _3 ])
            (subreg:SI (reg:HI 84) 0))) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 76 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 85) 0))) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))
(insn 21 20 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 77 [ USARTx ])
                (const_int 24 [0x18])) [2 USARTx_7(D)->GPR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 76 [ _5 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":511 -1
     (nil))

;; Function USART_SmartCardCmd (USART_SmartCardCmd, funcdef_no=47, decl_uid=5204, cgraph_uid=47, symbol_order=47)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":526 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":526 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":527 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":527 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 32 [0x20]))) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":529 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 51 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -33 [0xffffffffffffffdf]))) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":533 -1
     (nil))
(code_label 30 27 31 7 50 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_SmartCardNACKCmd (USART_SmartCardNACKCmd, funcdef_no=48, decl_uid=5207, cgraph_uid=48, symbol_order=48)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":549 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":549 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":550 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":550 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 16 [0x10]))) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":552 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 55 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -17 [0xffffffffffffffef]))) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":556 -1
     (nil))
(code_label 30 27 31 7 54 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_HalfDuplexCmd (USART_HalfDuplexCmd, funcdef_no=49, decl_uid=5210, cgraph_uid=49, symbol_order=49)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":572 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":572 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":573 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":573 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":575 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 59 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -9 [0xfffffffffffffff7]))) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":579 -1
     (nil))
(code_label 30 27 31 7 58 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_IrDAConfig (USART_IrDAConfig, funcdef_no=50, decl_uid=5213, cgraph_uid=50, symbol_order=50)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":597 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ USART_IrDAMode ])
        (reg:SI 11 a1 [ USART_IrDAMode ])) "../Peripheral/src/ch32v30x_usart.c":597 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(insn 9 7 10 2 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_6(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(insn 13 12 14 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_6(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":598 -1
     (nil))
(debug_insn 14 13 16 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))
(insn 16 14 17 2 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_6(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 83)
        (ior:SI (reg:SI 74 [ _3 ])
            (reg/v:SI 77 [ USART_IrDAMode ]))) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))
(insn 20 19 0 2 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_6(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":599 -1
     (nil))

;; Function USART_IrDACmd (USART_IrDACmd, funcdef_no=51, decl_uid=5216, cgraph_uid=51, symbol_order=51)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 17 from 6 to 7.
Merging block 6 into block 5...
Merged blocks 5 and 6.
Merged 5 and 6 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":614 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ NewState ])
        (reg:SI 11 a1 [ NewState ])) "../Peripheral/src/ch32v30x_usart.c":614 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":615 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg/v:SI 77 [ NewState ])
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":615 -1
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 19)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 10 9 12 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(insn 12 10 13 4 (set (reg:HI 79)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(insn 13 12 14 4 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 79))) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(insn 14 13 15 4 (set (reg:SI 80)
        (ior:SI (reg:SI 72 [ _1 ])
            (const_int 2 [0x2]))) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(insn 15 14 16 4 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(insn 16 15 17 4 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 73 [ _2 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":617 -1
     (nil))
(jump_insn 17 16 18 4 (set (pc)
        (label_ref:SI 30)) 250 {jump}
     (nil)
 -> 30)
(barrier 18 17 19)
(code_label 19 18 20 5 64 (nil) [1 uses])
(note 20 19 21 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(insn 23 21 24 5 (set (reg:HI 82)
        (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(insn 24 23 25 5 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (reg:HI 82))) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(insn 25 24 26 5 (set (reg:SI 83)
        (and:SI (reg:SI 74 [ _3 ])
            (const_int -3 [0xfffffffffffffffd]))) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(insn 26 25 27 5 (set (reg:SI 75 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(insn 27 26 30 5 (set (mem/v:HI (plus:SI (reg/v/f:SI 76 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_8(D)->CTLR3+0 S2 A16])
        (subreg/s/v:HI (reg:SI 75 [ _4 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":621 -1
     (nil))
(code_label 30 27 31 7 63 (nil) [1 uses])
(note 31 30 0 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

;; Function USART_GetFlagStatus (USART_GetFlagStatus, funcdef_no=52, decl_uid=5219, cgraph_uid=52, symbol_order=52)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 18.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 76 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":646 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 77 [ USART_FLAG ])
        (reg:SI 11 a1 [ USART_FLAG ])) "../Peripheral/src/ch32v30x_usart.c":646 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":647 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:SI bitstatus (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":647 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(insn 10 9 11 2 (set (reg:HI 78)
        (mem/v:HI (reg/v/f:SI 76 [ USARTx ]) [2 USARTx_5(D)->STATR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (reg:HI 78))) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(debug_insn 12 11 13 2 (var_location:SI bitstatus (zero_extend:SI (ne:QI (and:HI (subreg:HI (reg:SI 72 [ _1 ]) 0)
                (subreg:HI (reg/v:SI 77 [ USART_FLAG ]) 0))
            (const_int 0 [0])))) -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":657 -1
     (nil))
(insn 14 13 15 2 (set (reg:SI 80)
        (and:SI (reg:SI 72 [ _1 ])
            (reg/v:SI 77 [ USART_FLAG ]))) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 82)
        (zero_extend:SI (subreg:HI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 83)
        (ne:SI (reg:SI 82)
            (const_int 0 [0]))) "../Peripheral/src/ch32v30x_usart.c":649 -1
     (nil))
(insn 17 16 21 2 (set (reg:SI 75 [ <retval> ])
        (reg:SI 83)) "../Peripheral/src/ch32v30x_usart.c":657 -1
     (nil))
(insn 21 17 22 2 (set (reg/i:SI 10 a0)
        (reg:SI 75 [ <retval> ])) "../Peripheral/src/ch32v30x_usart.c":658 -1
     (nil))
(insn 22 21 0 2 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_usart.c":658 -1
     (nil))

;; Function USART_ClearFlag (USART_ClearFlag, funcdef_no=53, decl_uid=5222, cgraph_uid=53, symbol_order=53)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 73 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":686 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 74 [ USART_FLAG ])
        (reg:SI 11 a1 [ USART_FLAG ])) "../Peripheral/src/ch32v30x_usart.c":686 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":688 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 75)
        (not:SI (reg/v:SI 74 [ USART_FLAG ]))) "../Peripheral/src/ch32v30x_usart.c":688 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 72 [ _1 ])
        (zero_extend:SI (subreg:HI (reg:SI 75) 0))) "../Peripheral/src/ch32v30x_usart.c":688 -1
     (nil))
(insn 10 9 0 2 (set (mem/v:HI (reg/v/f:SI 73 [ USARTx ]) [2 USARTx_4(D)->STATR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 72 [ _1 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":688 -1
     (nil))

;; Function USART_GetITStatus (USART_GetITStatus, funcdef_no=54, decl_uid=5225, cgraph_uid=54, symbol_order=54)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9
Edge 7->9 redirected to 12


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 96 from 11 to 12.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.
Removing jump 90.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 92 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":713 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 93 [ USART_IT ])
        (reg:SI 11 a1 [ USART_IT ])) "../Peripheral/src/ch32v30x_usart.c":713 -1
     (nil))
(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 4 9 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":714 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:SI bitpos (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":714 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI itmask (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":714 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:SI usartreg (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":714 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":715 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI bitstatus (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":715 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":717 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 94)
        (zero_extend:SI (subreg:QI (reg/v:SI 93 [ USART_IT ]) 0))) "../Peripheral/src/ch32v30x_usart.c":717 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 95)
        (lshiftrt:SI (reg:SI 94)
            (const_int 5 [0x5]))) "../Peripheral/src/ch32v30x_usart.c":717 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 73 [ _2 ])
        (zero_extend:SI (subreg:QI (reg:SI 95) 0))) "../Peripheral/src/ch32v30x_usart.c":717 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI usartreg (zero_extend:SI (subreg:QI (reg:SI 73 [ _2 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":717 -1
     (nil))
(debug_insn 19 18 20 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":718 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 96)
        (and:SI (reg/v:SI 93 [ USART_IT ])
            (const_int 31 [0x1f]))) "../Peripheral/src/ch32v30x_usart.c":718 -1
     (nil))
(insn 21 20 22 2 (set (reg/v:SI 81 [ itmask ])
        (zero_extend:SI (subreg:HI (reg:SI 96) 0))) "../Peripheral/src/ch32v30x_usart.c":718 -1
     (nil))
(debug_insn 22 21 23 2 (var_location:SI itmask (reg/v:SI 81 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":718 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":719 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 97)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":719 -1
     (nil))
(insn 25 24 26 2 (set (reg/v:SI 82 [ itmask ])
        (ashift:SI (reg:SI 97)
            (subreg:QI (reg/v:SI 81 [ itmask ]) 0))) "../Peripheral/src/ch32v30x_usart.c":719 -1
     (nil))
(debug_insn 26 25 27 2 (var_location:SI itmask (reg/v:SI 82 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":719 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":721 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 98)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":721 -1
     (nil))
(jump_insn 29 28 30 2 (set (pc)
        (if_then_else (ne (reg:SI 73 [ _2 ])
                (reg:SI 98))
            (label_ref 39)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":721 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 39)
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 33 4 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":723 -1
     (nil))
(insn 33 31 34 4 (set (reg:HI 100)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ USARTx ])
                (const_int 12 [0xc])) [2 USARTx_16(D)->CTLR1+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":723 -1
     (nil))
(insn 34 33 35 4 (set (reg:SI 83 [ _17 ])
        (zero_extend:SI (reg:HI 100))) "../Peripheral/src/ch32v30x_usart.c":723 -1
     (nil))
(insn 35 34 36 4 (set (reg/v:SI 79 [ itmask ])
        (and:SI (reg:SI 83 [ _17 ])
            (reg/v:SI 82 [ itmask ]))) "../Peripheral/src/ch32v30x_usart.c":723 -1
     (nil))
(debug_insn 36 35 37 4 (var_location:SI itmask (reg/v:SI 79 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":723 -1
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (label_ref 61)) -1
     (nil)
 -> 61)
(barrier 38 37 39)
(code_label 39 38 40 5 70 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":725 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 101)
        (const_int 2 [0x2])) "../Peripheral/src/ch32v30x_usart.c":725 -1
     (nil))
(jump_insn 43 42 44 5 (set (pc)
        (if_then_else (ne (reg:SI 73 [ _2 ])
                (reg:SI 101))
            (label_ref 53)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":725 -1
     (int_list:REG_BR_PROB 708669604 (nil))
 -> 53)
(note 44 43 45 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 47 6 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":727 -1
     (nil))
(insn 47 45 48 6 (set (reg:HI 103)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ USARTx ])
                (const_int 16 [0x10])) [2 USARTx_16(D)->CTLR2+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":727 -1
     (nil))
(insn 48 47 49 6 (set (reg:SI 84 [ _19 ])
        (zero_extend:SI (reg:HI 103))) "../Peripheral/src/ch32v30x_usart.c":727 -1
     (nil))
(insn 49 48 50 6 (set (reg/v:SI 79 [ itmask ])
        (and:SI (reg:SI 84 [ _19 ])
            (reg/v:SI 82 [ itmask ]))) "../Peripheral/src/ch32v30x_usart.c":727 -1
     (nil))
(debug_insn 50 49 51 6 (var_location:SI itmask (reg/v:SI 79 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":727 -1
     (nil))
(jump_insn 51 50 52 6 (set (pc)
        (label_ref 61)) -1
     (nil)
 -> 61)
(barrier 52 51 53)
(code_label 53 52 54 7 72 (nil) [1 uses])
(note 54 53 55 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 55 54 57 7 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":731 -1
     (nil))
(insn 57 55 58 7 (set (reg:HI 105)
        (mem/v:HI (plus:SI (reg/v/f:SI 92 [ USARTx ])
                (const_int 20 [0x14])) [2 USARTx_16(D)->CTLR3+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":731 -1
     (nil))
(insn 58 57 59 7 (set (reg:SI 85 [ _21 ])
        (zero_extend:SI (reg:HI 105))) "../Peripheral/src/ch32v30x_usart.c":731 -1
     (nil))
(insn 59 58 60 7 (set (reg/v:SI 79 [ itmask ])
        (and:SI (reg:SI 85 [ _21 ])
            (reg/v:SI 82 [ itmask ]))) "../Peripheral/src/ch32v30x_usart.c":731 -1
     (nil))
(debug_insn 60 59 61 7 (var_location:SI itmask (reg/v:SI 79 [ itmask ])) "../Peripheral/src/ch32v30x_usart.c":731 -1
     (nil))
(code_label 61 60 62 8 71 (nil) [2 uses])
(note 62 61 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 63 62 64 8 (var_location:SI itmask (reg/v:SI 79 [ itmask ])) -1
     (nil))
(debug_insn 64 63 65 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(debug_insn 65 64 66 8 (var_location:HI D#5 (lshiftrt:HI (subreg:HI (reg/v:SI 93 [ USART_IT ]) 0)
        (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(debug_insn 66 65 67 8 (var_location:SI D#4 (zero_extend:SI (debug_expr:HI D#5))) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(debug_insn 67 66 68 8 (var_location:SI bitpos (debug_expr:SI D#4)) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(debug_insn 68 67 69 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":735 -1
     (nil))
(debug_insn 69 68 70 8 (var_location:SI D#3 (ashift:SI (const_int 1 [0x1])
        (debug_expr:SI D#4))) "../Peripheral/src/ch32v30x_usart.c":735 -1
     (nil))
(debug_insn 70 69 71 8 (var_location:SI bitpos (debug_expr:SI D#3)) "../Peripheral/src/ch32v30x_usart.c":735 -1
     (nil))
(debug_insn 71 70 72 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(insn 72 71 73 8 (set (reg:HI 106)
        (mem/v:HI (reg/v/f:SI 92 [ USARTx ]) [2 USARTx_16(D)->STATR+0 S2 A16])) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(insn 73 72 74 8 (set (reg:SI 88 [ _25 ])
        (zero_extend:SI (reg:HI 106))) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(debug_insn 74 73 75 8 (var_location:SI D#2 (zero_extend:SI (subreg:HI (reg:SI 88 [ _25 ]) 0))) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(debug_insn 75 74 76 8 (var_location:SI bitpos (and:SI (debug_expr:SI D#2)
        (debug_expr:SI D#3))) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(debug_insn 76 75 77 8 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":738 -1
     (nil))
(jump_insn 77 76 78 8 (set (pc)
        (if_then_else (eq (reg/v:SI 79 [ itmask ])
                (const_int 0 [0]))
            (label_ref:SI 99)
            (pc))) "../Peripheral/src/ch32v30x_usart.c":738 180 {*branchsi}
     (int_list:REG_BR_PROB 536870916 (nil))
 -> 99)
(note 78 77 79 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 79 78 80 9 (set (reg:SI 107)
        (lshiftrt:SI (reg/v:SI 93 [ USART_IT ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(insn 80 79 81 9 (set (reg/v:SI 86 [ bitpos ])
        (zero_extend:SI (subreg:HI (reg:SI 107) 0))) "../Peripheral/src/ch32v30x_usart.c":734 -1
     (nil))
(insn 81 80 82 9 (set (reg:SI 108)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":735 -1
     (nil))
(insn 82 81 83 9 (set (reg/v:SI 87 [ bitpos ])
        (ashift:SI (reg:SI 108)
            (subreg:QI (reg/v:SI 86 [ bitpos ]) 0))) "../Peripheral/src/ch32v30x_usart.c":735 -1
     (nil))
(insn 83 82 84 9 (set (reg:SI 109 [ bitpos ])
        (and:SI (reg:SI 88 [ _25 ])
            (reg/v:SI 87 [ bitpos ]))) "../Peripheral/src/ch32v30x_usart.c":736 -1
     (nil))
(insn 84 83 85 9 (set (reg:SI 111)
        (ne:SI (reg:SI 109 [ bitpos ])
            (const_int 0 [0]))) "../Peripheral/src/ch32v30x_usart.c":738 -1
     (nil))
(insn 85 84 96 9 (set (reg/v:SI 91 [ <retval> ])
        (reg:SI 111)) "../Peripheral/src/ch32v30x_usart.c":744 -1
     (nil))
(jump_insn 96 85 97 9 (set (pc)
        (label_ref:SI 92)) 250 {jump}
     (nil)
 -> 92)
(barrier 97 96 99)
(code_label 99 97 98 10 74 (nil) [1 uses])
(note 98 99 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 98 88 10 (set (reg/v:SI 91 [ <retval> ])
        (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":744 -1
     (nil))
(debug_insn 88 5 89 10 (var_location:SI bitstatus (reg/v:SI 91 [ <retval> ])) -1
     (nil))
(debug_insn 89 88 92 10 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":747 -1
     (nil))
(code_label 92 89 95 12 69 (nil) [1 uses])
(note 95 92 93 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 93 95 94 12 (set (reg/i:SI 10 a0)
        (reg/v:SI 91 [ <retval> ])) "../Peripheral/src/ch32v30x_usart.c":748 -1
     (nil))
(insn 94 93 0 12 (use (reg/i:SI 10 a0)) "../Peripheral/src/ch32v30x_usart.c":748 -1
     (nil))

;; Function USART_ClearITPendingBit (USART_ClearITPendingBit, funcdef_no=55, decl_uid=5228, cgraph_uid=55, symbol_order=55)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 77 [ USARTx ])
        (reg:SI 10 a0 [ USARTx ])) "../Peripheral/src/ch32v30x_usart.c":777 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 78 [ USART_IT ])
        (reg:SI 11 a1 [ USART_IT ])) "../Peripheral/src/ch32v30x_usart.c":777 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":778 -1
     (nil))
(debug_insn 8 7 9 2 (var_location:HI bitpos (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":778 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI itmask (const_int 0 [0])) "../Peripheral/src/ch32v30x_usart.c":778 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":780 -1
     (nil))
(debug_insn 11 10 12 2 (var_location:HI bitpos (lshiftrt:HI (subreg:HI (reg/v:SI 78 [ USART_IT ]) 0)
        (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":780 -1
     (nil))
(debug_insn 12 11 23 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":781 -1
     (nil))
(debug_insn 23 12 13 2 (var_location:HI D#6 (subreg:HI (reg/v:SI 78 [ USART_IT ]) 0)) "../Peripheral/src/ch32v30x_usart.c":783 -1
     (nil))
(debug_insn 13 23 14 2 (var_location:HI itmask (subreg:HI (ashift:SI (const_int 1 [0x1])
            (zero_extend:SI (lshiftrt:HI (debug_expr:HI D#6)
                    (const_int 8 [0x8])))) 0)) "../Peripheral/src/ch32v30x_usart.c":781 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Peripheral/src/ch32v30x_usart.c":782 -1
     (nil))
(insn 15 14 16 2 (set (reg:SI 79)
        (lshiftrt:SI (reg/v:SI 78 [ USART_IT ])
            (const_int 8 [0x8]))) "../Peripheral/src/ch32v30x_usart.c":780 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 80)
        (zero_extend:SI (subreg:HI (reg:SI 79) 0))) "../Peripheral/src/ch32v30x_usart.c":781 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 82)
        (const_int 1 [0x1])) "../Peripheral/src/ch32v30x_usart.c":781 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 81)
        (ashift:SI (reg:SI 82)
            (subreg:QI (reg:SI 80) 0))) "../Peripheral/src/ch32v30x_usart.c":781 -1
     (nil))
(insn 19 18 20 2 (set (reg:HI 83)
        (subreg:HI (reg:SI 81) 0)) "../Peripheral/src/ch32v30x_usart.c":782 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 84)
        (not:SI (subreg:SI (reg:HI 83) 0))) "../Peripheral/src/ch32v30x_usart.c":782 -1
     (nil))
(insn 21 20 22 2 (set (reg:SI 74 [ _3 ])
        (zero_extend:SI (subreg:HI (reg:SI 84) 0))) "../Peripheral/src/ch32v30x_usart.c":782 -1
     (nil))
(insn 22 21 0 2 (set (mem/v:HI (reg/v/f:SI 77 [ USARTx ]) [2 USARTx_8(D)->STATR+0 S2 A16])
        (subreg/s/v:HI (reg:SI 74 [ _3 ]) 0)) "../Peripheral/src/ch32v30x_usart.c":782 -1
     (nil))
