
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F7)
	S10= ALU.Out=>ALUOut_MEM.In                                 Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F16)
	S19= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F17)
	S20= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S21= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S22= ICache.Hit=>CU_IF.ICacheHit                            Premise(F20)
	S23= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F24)
	S27= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F25)
	S28= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F26)
	S29= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F27)
	S30= ICache.Hit=>FU.ICacheHit                               Premise(F28)
	S31= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F29)
	S32= IR_EX.Out=>FU.IR_EX                                    Premise(F30)
	S33= IR_MEM.Out=>FU.IR_MEM                                  Premise(F31)
	S34= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F32)
	S35= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F33)
	S36= ALU.Out=>FU.InEX                                       Premise(F34)
	S37= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F35)
	S38= ALUOut_MEM.Out=>FU.InMEM                               Premise(F36)
	S39= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F37)
	S40= IMMU.Addr=>IAddrReg.In                                 Premise(F38)
	S41= PC.Out=>ICache.IEA                                     Premise(F39)
	S42= ICache.IEA=addr                                        Path(S5,S41)
	S43= ICache.Hit=ICacheHit(addr)                             ICache-Search(S42)
	S44= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S42,S3)
	S45= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S43,S22)
	S46= FU.ICacheHit=ICacheHit(addr)                           Path(S43,S30)
	S47= ICache.Out=>ICacheReg.In                               Premise(F40)
	S48= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S44,S47)
	S49= PC.Out=>IMMU.IEA                                       Premise(F41)
	S50= IMMU.IEA=addr                                          Path(S5,S49)
	S51= CP0.ASID=>IMMU.PID                                     Premise(F42)
	S52= IMMU.PID=pid                                           Path(S4,S51)
	S53= IMMU.Addr={pid,addr}                                   IMMU-Search(S52,S50)
	S54= IAddrReg.In={pid,addr}                                 Path(S53,S40)
	S55= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S52,S50)
	S56= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S55,S23)
	S57= IR_MEM.Out=>IR_DMMU1.In                                Premise(F43)
	S58= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F44)
	S59= ICache.Out=>IR_ID.In                                   Premise(F45)
	S60= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S44,S59)
	S61= ICache.Out=>IR_IMMU.In                                 Premise(F46)
	S62= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S44,S61)
	S63= IR_EX.Out=>IR_MEM.In                                   Premise(F47)
	S64= IR_MEM.Out=>IR_WB.In                                   Premise(F48)
	S65= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F49)
	S66= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F50)
	S67= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F51)
	S68= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F52)
	S69= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F53)
	S70= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F54)
	S71= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F55)
	S72= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F56)
	S73= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F57)
	S74= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F58)
	S75= IR_EX.Out31_26=>CU_EX.Op                               Premise(F59)
	S76= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F60)
	S77= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F61)
	S78= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F62)
	S79= IR_ID.Out31_26=>CU_ID.Op                               Premise(F63)
	S80= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F64)
	S81= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F65)
	S82= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F66)
	S83= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F67)
	S84= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F68)
	S85= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F69)
	S86= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F70)
	S87= IR_WB.Out31_26=>CU_WB.Op                               Premise(F71)
	S88= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F72)
	S89= CtrlA_EX=0                                             Premise(F73)
	S90= CtrlB_EX=0                                             Premise(F74)
	S91= CtrlALUOut_MEM=0                                       Premise(F75)
	S92= CtrlALUOut_DMMU1=0                                     Premise(F76)
	S93= CtrlALUOut_DMMU2=0                                     Premise(F77)
	S94= CtrlALUOut_WB=0                                        Premise(F78)
	S95= CtrlA_MEM=0                                            Premise(F79)
	S96= CtrlA_WB=0                                             Premise(F80)
	S97= CtrlB_MEM=0                                            Premise(F81)
	S98= CtrlB_WB=0                                             Premise(F82)
	S99= CtrlICache=0                                           Premise(F83)
	S100= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S99)
	S101= CtrlIMMU=0                                            Premise(F84)
	S102= CtrlIR_DMMU1=0                                        Premise(F85)
	S103= CtrlIR_DMMU2=0                                        Premise(F86)
	S104= CtrlIR_EX=0                                           Premise(F87)
	S105= CtrlIR_ID=1                                           Premise(F88)
	S106= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S60,S105)
	S107= CtrlIR_IMMU=0                                         Premise(F89)
	S108= CtrlIR_MEM=0                                          Premise(F90)
	S109= CtrlIR_WB=0                                           Premise(F91)
	S110= CtrlGPR=0                                             Premise(F92)
	S111= CtrlIAddrReg=0                                        Premise(F93)
	S112= CtrlPC=0                                              Premise(F94)
	S113= CtrlPCInc=1                                           Premise(F95)
	S114= PC[Out]=addr+4                                        PC-Inc(S1,S112,S113)
	S115= PC[CIA]=addr                                          PC-Inc(S1,S112,S113)
	S116= CtrlIMem=0                                            Premise(F96)
	S117= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S116)
	S118= CtrlICacheReg=0                                       Premise(F97)
	S119= CtrlASIDIn=0                                          Premise(F98)
	S120= CtrlCP0=0                                             Premise(F99)
	S121= CP0[ASID]=pid                                         CP0-Hold(S0,S120)
	S122= CtrlEPCIn=0                                           Premise(F100)
	S123= CtrlExCodeIn=0                                        Premise(F101)
	S124= CtrlIRMux=0                                           Premise(F102)
	S125= GPR[rS]=a                                             Premise(F103)
	S126= GPR[rT]=b                                             Premise(F104)

ID	S127= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S106)
	S128= IR_ID.Out31_26=0                                      IR-Out(S106)
	S129= IR_ID.Out25_21=rS                                     IR-Out(S106)
	S130= IR_ID.Out20_16=rT                                     IR-Out(S106)
	S131= IR_ID.Out15_11=rD                                     IR-Out(S106)
	S132= IR_ID.Out10_6=0                                       IR-Out(S106)
	S133= IR_ID.Out5_0=37                                       IR-Out(S106)
	S134= PC.Out=addr+4                                         PC-Out(S114)
	S135= PC.CIA=addr                                           PC-Out(S115)
	S136= PC.CIA31_28=addr[31:28]                               PC-Out(S115)
	S137= CP0.ASID=pid                                          CP0-Read-ASID(S121)
	S138= A_EX.Out=>ALU.A                                       Premise(F204)
	S139= B_EX.Out=>ALU.B                                       Premise(F205)
	S140= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F206)
	S141= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F207)
	S142= ALU.Out=>ALUOut_MEM.In                                Premise(F208)
	S143= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F209)
	S144= A_MEM.Out=>A_WB.In                                    Premise(F210)
	S145= B_MEM.Out=>B_WB.In                                    Premise(F211)
	S146= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F212)
	S147= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F213)
	S148= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F214)
	S149= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F215)
	S150= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F216)
	S151= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F217)
	S152= FU.Bub_IF=>CU_IF.Bub                                  Premise(F218)
	S153= FU.Halt_IF=>CU_IF.Halt                                Premise(F219)
	S154= ICache.Hit=>CU_IF.ICacheHit                           Premise(F220)
	S155= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F221)
	S156= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F222)
	S157= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F223)
	S158= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F224)
	S159= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F225)
	S160= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F226)
	S161= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F227)
	S162= ICache.Hit=>FU.ICacheHit                              Premise(F228)
	S163= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F229)
	S164= IR_EX.Out=>FU.IR_EX                                   Premise(F230)
	S165= IR_MEM.Out=>FU.IR_MEM                                 Premise(F231)
	S166= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F232)
	S167= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F233)
	S168= ALU.Out=>FU.InEX                                      Premise(F234)
	S169= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F235)
	S170= ALUOut_MEM.Out=>FU.InMEM                              Premise(F236)
	S171= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F237)
	S172= IMMU.Addr=>IAddrReg.In                                Premise(F238)
	S173= PC.Out=>ICache.IEA                                    Premise(F239)
	S174= ICache.IEA=addr+4                                     Path(S134,S173)
	S175= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S174)
	S176= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S175,S154)
	S177= FU.ICacheHit=ICacheHit(addr+4)                        Path(S175,S162)
	S178= ICache.Out=>ICacheReg.In                              Premise(F240)
	S179= PC.Out=>IMMU.IEA                                      Premise(F241)
	S180= IMMU.IEA=addr+4                                       Path(S134,S179)
	S181= CP0.ASID=>IMMU.PID                                    Premise(F242)
	S182= IMMU.PID=pid                                          Path(S137,S181)
	S183= IMMU.Addr={pid,addr+4}                                IMMU-Search(S182,S180)
	S184= IAddrReg.In={pid,addr+4}                              Path(S183,S172)
	S185= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S182,S180)
	S186= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S185,S155)
	S187= IR_MEM.Out=>IR_DMMU1.In                               Premise(F243)
	S188= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F244)
	S189= ICache.Out=>IR_ID.In                                  Premise(F245)
	S190= ICache.Out=>IR_IMMU.In                                Premise(F246)
	S191= IR_EX.Out=>IR_MEM.In                                  Premise(F247)
	S192= IR_MEM.Out=>IR_WB.In                                  Premise(F248)
	S193= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F249)
	S194= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F250)
	S195= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F251)
	S196= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F252)
	S197= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F253)
	S198= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F254)
	S199= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F255)
	S200= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F256)
	S201= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F257)
	S202= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F258)
	S203= IR_EX.Out31_26=>CU_EX.Op                              Premise(F259)
	S204= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F260)
	S205= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F261)
	S206= CU_ID.IRFunc1=rT                                      Path(S130,S205)
	S207= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F262)
	S208= CU_ID.IRFunc2=rS                                      Path(S129,S207)
	S209= IR_ID.Out31_26=>CU_ID.Op                              Premise(F263)
	S210= CU_ID.Op=0                                            Path(S128,S209)
	S211= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F264)
	S212= CU_ID.IRFunc=37                                       Path(S133,S211)
	S213= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F265)
	S214= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F266)
	S215= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F267)
	S216= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F268)
	S217= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F269)
	S218= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F270)
	S219= IR_WB.Out31_26=>CU_WB.Op                              Premise(F271)
	S220= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F272)
	S221= CtrlA_EX=1                                            Premise(F273)
	S222= CtrlB_EX=1                                            Premise(F274)
	S223= CtrlALUOut_MEM=0                                      Premise(F275)
	S224= CtrlALUOut_DMMU1=0                                    Premise(F276)
	S225= CtrlALUOut_DMMU2=0                                    Premise(F277)
	S226= CtrlALUOut_WB=0                                       Premise(F278)
	S227= CtrlA_MEM=0                                           Premise(F279)
	S228= CtrlA_WB=0                                            Premise(F280)
	S229= CtrlB_MEM=0                                           Premise(F281)
	S230= CtrlB_WB=0                                            Premise(F282)
	S231= CtrlICache=0                                          Premise(F283)
	S232= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S100,S231)
	S233= CtrlIMMU=0                                            Premise(F284)
	S234= CtrlIR_DMMU1=0                                        Premise(F285)
	S235= CtrlIR_DMMU2=0                                        Premise(F286)
	S236= CtrlIR_EX=1                                           Premise(F287)
	S237= CtrlIR_ID=0                                           Premise(F288)
	S238= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S106,S237)
	S239= CtrlIR_IMMU=0                                         Premise(F289)
	S240= CtrlIR_MEM=0                                          Premise(F290)
	S241= CtrlIR_WB=0                                           Premise(F291)
	S242= CtrlGPR=0                                             Premise(F292)
	S243= GPR[rS]=a                                             GPR-Hold(S125,S242)
	S244= GPR[rT]=b                                             GPR-Hold(S126,S242)
	S245= CtrlIAddrReg=0                                        Premise(F293)
	S246= CtrlPC=0                                              Premise(F294)
	S247= CtrlPCInc=0                                           Premise(F295)
	S248= PC[CIA]=addr                                          PC-Hold(S115,S247)
	S249= PC[Out]=addr+4                                        PC-Hold(S114,S246,S247)
	S250= CtrlIMem=0                                            Premise(F296)
	S251= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S117,S250)
	S252= CtrlICacheReg=0                                       Premise(F297)
	S253= CtrlASIDIn=0                                          Premise(F298)
	S254= CtrlCP0=0                                             Premise(F299)
	S255= CP0[ASID]=pid                                         CP0-Hold(S121,S254)
	S256= CtrlEPCIn=0                                           Premise(F300)
	S257= CtrlExCodeIn=0                                        Premise(F301)
	S258= CtrlIRMux=0                                           Premise(F302)

EX	S259= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S238)
	S260= IR_ID.Out31_26=0                                      IR-Out(S238)
	S261= IR_ID.Out25_21=rS                                     IR-Out(S238)
	S262= IR_ID.Out20_16=rT                                     IR-Out(S238)
	S263= IR_ID.Out15_11=rD                                     IR-Out(S238)
	S264= IR_ID.Out10_6=0                                       IR-Out(S238)
	S265= IR_ID.Out5_0=37                                       IR-Out(S238)
	S266= PC.CIA=addr                                           PC-Out(S248)
	S267= PC.CIA31_28=addr[31:28]                               PC-Out(S248)
	S268= PC.Out=addr+4                                         PC-Out(S249)
	S269= CP0.ASID=pid                                          CP0-Read-ASID(S255)
	S270= A_EX.Out=>ALU.A                                       Premise(F303)
	S271= B_EX.Out=>ALU.B                                       Premise(F304)
	S272= ALU.Func=6'b000001                                    Premise(F305)
	S273= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F306)
	S274= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F307)
	S275= ALU.Out=>ALUOut_MEM.In                                Premise(F308)
	S276= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F309)
	S277= A_MEM.Out=>A_WB.In                                    Premise(F310)
	S278= B_MEM.Out=>B_WB.In                                    Premise(F311)
	S279= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F312)
	S280= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F313)
	S281= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F314)
	S282= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F315)
	S283= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S284= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F317)
	S285= FU.Bub_IF=>CU_IF.Bub                                  Premise(F318)
	S286= FU.Halt_IF=>CU_IF.Halt                                Premise(F319)
	S287= ICache.Hit=>CU_IF.ICacheHit                           Premise(F320)
	S288= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F321)
	S289= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F322)
	S290= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F323)
	S291= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F324)
	S292= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F325)
	S293= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F326)
	S294= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F327)
	S295= ICache.Hit=>FU.ICacheHit                              Premise(F328)
	S296= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F329)
	S297= IR_EX.Out=>FU.IR_EX                                   Premise(F330)
	S298= IR_MEM.Out=>FU.IR_MEM                                 Premise(F331)
	S299= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F332)
	S300= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F333)
	S301= ALU.Out=>FU.InEX                                      Premise(F334)
	S302= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F335)
	S303= ALUOut_MEM.Out=>FU.InMEM                              Premise(F336)
	S304= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F337)
	S305= IMMU.Addr=>IAddrReg.In                                Premise(F338)
	S306= PC.Out=>ICache.IEA                                    Premise(F339)
	S307= ICache.IEA=addr+4                                     Path(S268,S306)
	S308= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S307)
	S309= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S308,S287)
	S310= FU.ICacheHit=ICacheHit(addr+4)                        Path(S308,S295)
	S311= ICache.Out=>ICacheReg.In                              Premise(F340)
	S312= PC.Out=>IMMU.IEA                                      Premise(F341)
	S313= IMMU.IEA=addr+4                                       Path(S268,S312)
	S314= CP0.ASID=>IMMU.PID                                    Premise(F342)
	S315= IMMU.PID=pid                                          Path(S269,S314)
	S316= IMMU.Addr={pid,addr+4}                                IMMU-Search(S315,S313)
	S317= IAddrReg.In={pid,addr+4}                              Path(S316,S305)
	S318= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S315,S313)
	S319= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S318,S288)
	S320= IR_MEM.Out=>IR_DMMU1.In                               Premise(F343)
	S321= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F344)
	S322= ICache.Out=>IR_ID.In                                  Premise(F345)
	S323= ICache.Out=>IR_IMMU.In                                Premise(F346)
	S324= IR_EX.Out=>IR_MEM.In                                  Premise(F347)
	S325= IR_MEM.Out=>IR_WB.In                                  Premise(F348)
	S326= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F349)
	S327= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F350)
	S328= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F351)
	S329= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F352)
	S330= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F353)
	S331= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F354)
	S332= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F355)
	S333= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F356)
	S334= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F357)
	S335= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F358)
	S336= IR_EX.Out31_26=>CU_EX.Op                              Premise(F359)
	S337= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F360)
	S338= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F361)
	S339= CU_ID.IRFunc1=rT                                      Path(S262,S338)
	S340= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F362)
	S341= CU_ID.IRFunc2=rS                                      Path(S261,S340)
	S342= IR_ID.Out31_26=>CU_ID.Op                              Premise(F363)
	S343= CU_ID.Op=0                                            Path(S260,S342)
	S344= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F364)
	S345= CU_ID.IRFunc=37                                       Path(S265,S344)
	S346= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F365)
	S347= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F366)
	S348= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F367)
	S349= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F368)
	S350= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F369)
	S351= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F370)
	S352= IR_WB.Out31_26=>CU_WB.Op                              Premise(F371)
	S353= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F372)
	S354= CtrlA_EX=0                                            Premise(F373)
	S355= CtrlB_EX=0                                            Premise(F374)
	S356= CtrlALUOut_MEM=1                                      Premise(F375)
	S357= CtrlALUOut_DMMU1=0                                    Premise(F376)
	S358= CtrlALUOut_DMMU2=0                                    Premise(F377)
	S359= CtrlALUOut_WB=0                                       Premise(F378)
	S360= CtrlA_MEM=0                                           Premise(F379)
	S361= CtrlA_WB=0                                            Premise(F380)
	S362= CtrlB_MEM=0                                           Premise(F381)
	S363= CtrlB_WB=0                                            Premise(F382)
	S364= CtrlICache=0                                          Premise(F383)
	S365= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S232,S364)
	S366= CtrlIMMU=0                                            Premise(F384)
	S367= CtrlIR_DMMU1=0                                        Premise(F385)
	S368= CtrlIR_DMMU2=0                                        Premise(F386)
	S369= CtrlIR_EX=0                                           Premise(F387)
	S370= CtrlIR_ID=0                                           Premise(F388)
	S371= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S238,S370)
	S372= CtrlIR_IMMU=0                                         Premise(F389)
	S373= CtrlIR_MEM=1                                          Premise(F390)
	S374= CtrlIR_WB=0                                           Premise(F391)
	S375= CtrlGPR=0                                             Premise(F392)
	S376= GPR[rS]=a                                             GPR-Hold(S243,S375)
	S377= GPR[rT]=b                                             GPR-Hold(S244,S375)
	S378= CtrlIAddrReg=0                                        Premise(F393)
	S379= CtrlPC=0                                              Premise(F394)
	S380= CtrlPCInc=0                                           Premise(F395)
	S381= PC[CIA]=addr                                          PC-Hold(S248,S380)
	S382= PC[Out]=addr+4                                        PC-Hold(S249,S379,S380)
	S383= CtrlIMem=0                                            Premise(F396)
	S384= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S251,S383)
	S385= CtrlICacheReg=0                                       Premise(F397)
	S386= CtrlASIDIn=0                                          Premise(F398)
	S387= CtrlCP0=0                                             Premise(F399)
	S388= CP0[ASID]=pid                                         CP0-Hold(S255,S387)
	S389= CtrlEPCIn=0                                           Premise(F400)
	S390= CtrlExCodeIn=0                                        Premise(F401)
	S391= CtrlIRMux=0                                           Premise(F402)

MEM	S392= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S371)
	S393= IR_ID.Out31_26=0                                      IR-Out(S371)
	S394= IR_ID.Out25_21=rS                                     IR-Out(S371)
	S395= IR_ID.Out20_16=rT                                     IR-Out(S371)
	S396= IR_ID.Out15_11=rD                                     IR-Out(S371)
	S397= IR_ID.Out10_6=0                                       IR-Out(S371)
	S398= IR_ID.Out5_0=37                                       IR-Out(S371)
	S399= PC.CIA=addr                                           PC-Out(S381)
	S400= PC.CIA31_28=addr[31:28]                               PC-Out(S381)
	S401= PC.Out=addr+4                                         PC-Out(S382)
	S402= CP0.ASID=pid                                          CP0-Read-ASID(S388)
	S403= A_EX.Out=>ALU.A                                       Premise(F403)
	S404= B_EX.Out=>ALU.B                                       Premise(F404)
	S405= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F405)
	S406= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F406)
	S407= ALU.Out=>ALUOut_MEM.In                                Premise(F407)
	S408= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F408)
	S409= A_MEM.Out=>A_WB.In                                    Premise(F409)
	S410= B_MEM.Out=>B_WB.In                                    Premise(F410)
	S411= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F411)
	S412= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F412)
	S413= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F413)
	S414= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F414)
	S415= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F415)
	S416= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F416)
	S417= FU.Bub_IF=>CU_IF.Bub                                  Premise(F417)
	S418= FU.Halt_IF=>CU_IF.Halt                                Premise(F418)
	S419= ICache.Hit=>CU_IF.ICacheHit                           Premise(F419)
	S420= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F420)
	S421= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F421)
	S422= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F422)
	S423= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F423)
	S424= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F424)
	S425= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F425)
	S426= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F426)
	S427= ICache.Hit=>FU.ICacheHit                              Premise(F427)
	S428= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F428)
	S429= IR_EX.Out=>FU.IR_EX                                   Premise(F429)
	S430= IR_MEM.Out=>FU.IR_MEM                                 Premise(F430)
	S431= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F431)
	S432= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F432)
	S433= ALU.Out=>FU.InEX                                      Premise(F433)
	S434= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F434)
	S435= ALUOut_MEM.Out=>FU.InMEM                              Premise(F435)
	S436= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F436)
	S437= IMMU.Addr=>IAddrReg.In                                Premise(F437)
	S438= PC.Out=>ICache.IEA                                    Premise(F438)
	S439= ICache.IEA=addr+4                                     Path(S401,S438)
	S440= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S439)
	S441= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S440,S419)
	S442= FU.ICacheHit=ICacheHit(addr+4)                        Path(S440,S427)
	S443= ICache.Out=>ICacheReg.In                              Premise(F439)
	S444= PC.Out=>IMMU.IEA                                      Premise(F440)
	S445= IMMU.IEA=addr+4                                       Path(S401,S444)
	S446= CP0.ASID=>IMMU.PID                                    Premise(F441)
	S447= IMMU.PID=pid                                          Path(S402,S446)
	S448= IMMU.Addr={pid,addr+4}                                IMMU-Search(S447,S445)
	S449= IAddrReg.In={pid,addr+4}                              Path(S448,S437)
	S450= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S447,S445)
	S451= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S450,S420)
	S452= IR_MEM.Out=>IR_DMMU1.In                               Premise(F442)
	S453= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F443)
	S454= ICache.Out=>IR_ID.In                                  Premise(F444)
	S455= ICache.Out=>IR_IMMU.In                                Premise(F445)
	S456= IR_EX.Out=>IR_MEM.In                                  Premise(F446)
	S457= IR_MEM.Out=>IR_WB.In                                  Premise(F447)
	S458= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F448)
	S459= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F449)
	S460= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F450)
	S461= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F451)
	S462= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F452)
	S463= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F453)
	S464= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F454)
	S465= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F455)
	S466= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F456)
	S467= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F457)
	S468= IR_EX.Out31_26=>CU_EX.Op                              Premise(F458)
	S469= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F459)
	S470= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F460)
	S471= CU_ID.IRFunc1=rT                                      Path(S395,S470)
	S472= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F461)
	S473= CU_ID.IRFunc2=rS                                      Path(S394,S472)
	S474= IR_ID.Out31_26=>CU_ID.Op                              Premise(F462)
	S475= CU_ID.Op=0                                            Path(S393,S474)
	S476= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F463)
	S477= CU_ID.IRFunc=37                                       Path(S398,S476)
	S478= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F464)
	S479= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F465)
	S480= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F466)
	S481= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F467)
	S482= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F468)
	S483= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F469)
	S484= IR_WB.Out31_26=>CU_WB.Op                              Premise(F470)
	S485= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F471)
	S486= CtrlA_EX=0                                            Premise(F472)
	S487= CtrlB_EX=0                                            Premise(F473)
	S488= CtrlALUOut_MEM=0                                      Premise(F474)
	S489= CtrlALUOut_DMMU1=1                                    Premise(F475)
	S490= CtrlALUOut_DMMU2=0                                    Premise(F476)
	S491= CtrlALUOut_WB=1                                       Premise(F477)
	S492= CtrlA_MEM=0                                           Premise(F478)
	S493= CtrlA_WB=1                                            Premise(F479)
	S494= CtrlB_MEM=0                                           Premise(F480)
	S495= CtrlB_WB=1                                            Premise(F481)
	S496= CtrlICache=0                                          Premise(F482)
	S497= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S365,S496)
	S498= CtrlIMMU=0                                            Premise(F483)
	S499= CtrlIR_DMMU1=1                                        Premise(F484)
	S500= CtrlIR_DMMU2=0                                        Premise(F485)
	S501= CtrlIR_EX=0                                           Premise(F486)
	S502= CtrlIR_ID=0                                           Premise(F487)
	S503= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S371,S502)
	S504= CtrlIR_IMMU=0                                         Premise(F488)
	S505= CtrlIR_MEM=0                                          Premise(F489)
	S506= CtrlIR_WB=1                                           Premise(F490)
	S507= CtrlGPR=0                                             Premise(F491)
	S508= GPR[rS]=a                                             GPR-Hold(S376,S507)
	S509= GPR[rT]=b                                             GPR-Hold(S377,S507)
	S510= CtrlIAddrReg=0                                        Premise(F492)
	S511= CtrlPC=0                                              Premise(F493)
	S512= CtrlPCInc=0                                           Premise(F494)
	S513= PC[CIA]=addr                                          PC-Hold(S381,S512)
	S514= PC[Out]=addr+4                                        PC-Hold(S382,S511,S512)
	S515= CtrlIMem=0                                            Premise(F495)
	S516= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S384,S515)
	S517= CtrlICacheReg=0                                       Premise(F496)
	S518= CtrlASIDIn=0                                          Premise(F497)
	S519= CtrlCP0=0                                             Premise(F498)
	S520= CP0[ASID]=pid                                         CP0-Hold(S388,S519)
	S521= CtrlEPCIn=0                                           Premise(F499)
	S522= CtrlExCodeIn=0                                        Premise(F500)
	S523= CtrlIRMux=0                                           Premise(F501)

WB	S524= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S503)
	S525= IR_ID.Out31_26=0                                      IR-Out(S503)
	S526= IR_ID.Out25_21=rS                                     IR-Out(S503)
	S527= IR_ID.Out20_16=rT                                     IR-Out(S503)
	S528= IR_ID.Out15_11=rD                                     IR-Out(S503)
	S529= IR_ID.Out10_6=0                                       IR-Out(S503)
	S530= IR_ID.Out5_0=37                                       IR-Out(S503)
	S531= PC.CIA=addr                                           PC-Out(S513)
	S532= PC.CIA31_28=addr[31:28]                               PC-Out(S513)
	S533= PC.Out=addr+4                                         PC-Out(S514)
	S534= CP0.ASID=pid                                          CP0-Read-ASID(S520)
	S535= A_EX.Out=>ALU.A                                       Premise(F700)
	S536= B_EX.Out=>ALU.B                                       Premise(F701)
	S537= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F702)
	S538= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F703)
	S539= ALU.Out=>ALUOut_MEM.In                                Premise(F704)
	S540= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F705)
	S541= A_MEM.Out=>A_WB.In                                    Premise(F706)
	S542= B_MEM.Out=>B_WB.In                                    Premise(F707)
	S543= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F708)
	S544= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F709)
	S545= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F710)
	S546= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F711)
	S547= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F712)
	S548= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F713)
	S549= FU.Bub_IF=>CU_IF.Bub                                  Premise(F714)
	S550= FU.Halt_IF=>CU_IF.Halt                                Premise(F715)
	S551= ICache.Hit=>CU_IF.ICacheHit                           Premise(F716)
	S552= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F717)
	S553= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F718)
	S554= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F719)
	S555= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F720)
	S556= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F721)
	S557= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F722)
	S558= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F723)
	S559= ICache.Hit=>FU.ICacheHit                              Premise(F724)
	S560= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F725)
	S561= IR_EX.Out=>FU.IR_EX                                   Premise(F726)
	S562= IR_MEM.Out=>FU.IR_MEM                                 Premise(F727)
	S563= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F728)
	S564= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F729)
	S565= ALU.Out=>FU.InEX                                      Premise(F730)
	S566= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F731)
	S567= ALUOut_MEM.Out=>FU.InMEM                              Premise(F732)
	S568= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F733)
	S569= IMMU.Addr=>IAddrReg.In                                Premise(F734)
	S570= PC.Out=>ICache.IEA                                    Premise(F735)
	S571= ICache.IEA=addr+4                                     Path(S533,S570)
	S572= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S571)
	S573= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S572,S551)
	S574= FU.ICacheHit=ICacheHit(addr+4)                        Path(S572,S559)
	S575= ICache.Out=>ICacheReg.In                              Premise(F736)
	S576= PC.Out=>IMMU.IEA                                      Premise(F737)
	S577= IMMU.IEA=addr+4                                       Path(S533,S576)
	S578= CP0.ASID=>IMMU.PID                                    Premise(F738)
	S579= IMMU.PID=pid                                          Path(S534,S578)
	S580= IMMU.Addr={pid,addr+4}                                IMMU-Search(S579,S577)
	S581= IAddrReg.In={pid,addr+4}                              Path(S580,S569)
	S582= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S579,S577)
	S583= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S582,S552)
	S584= IR_MEM.Out=>IR_DMMU1.In                               Premise(F739)
	S585= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F740)
	S586= ICache.Out=>IR_ID.In                                  Premise(F741)
	S587= ICache.Out=>IR_IMMU.In                                Premise(F742)
	S588= IR_EX.Out=>IR_MEM.In                                  Premise(F743)
	S589= IR_MEM.Out=>IR_WB.In                                  Premise(F744)
	S590= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F745)
	S591= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F746)
	S592= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F747)
	S593= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F748)
	S594= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F749)
	S595= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F750)
	S596= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F751)
	S597= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F752)
	S598= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F753)
	S599= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F754)
	S600= IR_EX.Out31_26=>CU_EX.Op                              Premise(F755)
	S601= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F756)
	S602= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F757)
	S603= CU_ID.IRFunc1=rT                                      Path(S527,S602)
	S604= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F758)
	S605= CU_ID.IRFunc2=rS                                      Path(S526,S604)
	S606= IR_ID.Out31_26=>CU_ID.Op                              Premise(F759)
	S607= CU_ID.Op=0                                            Path(S525,S606)
	S608= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F760)
	S609= CU_ID.IRFunc=37                                       Path(S530,S608)
	S610= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F761)
	S611= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F762)
	S612= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F763)
	S613= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F764)
	S614= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F765)
	S615= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F766)
	S616= IR_WB.Out31_26=>CU_WB.Op                              Premise(F767)
	S617= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F768)
	S618= CtrlA_EX=0                                            Premise(F769)
	S619= CtrlB_EX=0                                            Premise(F770)
	S620= CtrlALUOut_MEM=0                                      Premise(F771)
	S621= CtrlALUOut_DMMU1=0                                    Premise(F772)
	S622= CtrlALUOut_DMMU2=0                                    Premise(F773)
	S623= CtrlALUOut_WB=0                                       Premise(F774)
	S624= CtrlA_MEM=0                                           Premise(F775)
	S625= CtrlA_WB=0                                            Premise(F776)
	S626= CtrlB_MEM=0                                           Premise(F777)
	S627= CtrlB_WB=0                                            Premise(F778)
	S628= CtrlICache=0                                          Premise(F779)
	S629= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S497,S628)
	S630= CtrlIMMU=0                                            Premise(F780)
	S631= CtrlIR_DMMU1=0                                        Premise(F781)
	S632= CtrlIR_DMMU2=0                                        Premise(F782)
	S633= CtrlIR_EX=0                                           Premise(F783)
	S634= CtrlIR_ID=0                                           Premise(F784)
	S635= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S503,S634)
	S636= CtrlIR_IMMU=0                                         Premise(F785)
	S637= CtrlIR_MEM=0                                          Premise(F786)
	S638= CtrlIR_WB=0                                           Premise(F787)
	S639= CtrlGPR=1                                             Premise(F788)
	S640= CtrlIAddrReg=0                                        Premise(F789)
	S641= CtrlPC=0                                              Premise(F790)
	S642= CtrlPCInc=0                                           Premise(F791)
	S643= PC[CIA]=addr                                          PC-Hold(S513,S642)
	S644= PC[Out]=addr+4                                        PC-Hold(S514,S641,S642)
	S645= CtrlIMem=0                                            Premise(F792)
	S646= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S516,S645)
	S647= CtrlICacheReg=0                                       Premise(F793)
	S648= CtrlASIDIn=0                                          Premise(F794)
	S649= CtrlCP0=0                                             Premise(F795)
	S650= CP0[ASID]=pid                                         CP0-Hold(S520,S649)
	S651= CtrlEPCIn=0                                           Premise(F796)
	S652= CtrlExCodeIn=0                                        Premise(F797)
	S653= CtrlIRMux=0                                           Premise(F798)

POST	S629= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S497,S628)
	S635= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S503,S634)
	S643= PC[CIA]=addr                                          PC-Hold(S513,S642)
	S644= PC[Out]=addr+4                                        PC-Hold(S514,S641,S642)
	S646= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S516,S645)
	S650= CP0[ASID]=pid                                         CP0-Hold(S520,S649)

