Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Jul 20 19:27:01 2023


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    6 uses
GTP_DFF                     700 uses
GTP_DFF_C                  2671 uses
GTP_DFF_CE                 2310 uses
GTP_DFF_E                   748 uses
GTP_DFF_P                   162 uses
GTP_DFF_PE                  188 uses
GTP_DFF_R                   289 uses
GTP_DFF_RE                 2200 uses
GTP_DFF_S                    43 uses
GTP_DFF_SE                   17 uses
GTP_DLL                       1 use
GTP_DRM18K                   79 uses
GTP_DRM9K                     2 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      37 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  16 uses
GTP_ISERDES                  21 uses
GTP_LUT1                     97 uses
GTP_LUT2                    716 uses
GTP_LUT3                   1017 uses
GTP_LUT4                   1106 uses
GTP_LUT5                   2040 uses
GTP_LUT5CARRY              6592 uses
GTP_LUT5M                   726 uses
GTP_MUX2LUT6                 53 uses
GTP_MUX2LUT7                  3 uses
GTP_OSERDES                  51 uses
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                72 uses

I/O ports: 157
GTP_INBUF                  50 uses
GTP_IOBUF                  18 uses
GTP_IOBUFCO                 2 uses
GTP_OUTBUF                 45 uses
GTP_OUTBUFT                41 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 12366 of 42800 (28.89%)
	LUTs as dram: 72 of 17000 (0.42%)
	LUTs as logic: 12294
Total Registers: 9328 of 64200 (14.53%)
Total Latches: 0

DRM18K:
Total DRM18K = 80.0 of 134 (59.70%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 160 of 296 (54.05%)


Overview of Control Sets:

Number of unique control sets : 349

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 14       | 10                4
  [2, 4)      | 7        | 2                 5
  [4, 6)      | 30       | 12                18
  [6, 8)      | 17       | 3                 14
  [8, 10)     | 103      | 21                82
  [10, 12)    | 14       | 8                 6
  [12, 14)    | 23       | 12                11
  [14, 16)    | 32       | 11                21
  [16, Inf)   | 109      | 63                46
--------------------------------------------------------------
  The maximum fanout: 1021
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 700
  NO              NO                YES                2833
  NO              YES               NO                 332
  YES             NO                NO                 748
  YES             NO                YES                2498
  YES             YES               NO                 2217
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file m1_soc_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| m1_soc_top                                                     | 12366     | 9328     | 72                  | 0       | 80      | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 1        | 160     | 3           | 0           | 5            | 0        | 6592          | 53           | 3            | 0            | 0       | 0        | 4       | 0        | 0          | 0             | 1         | 0        | 3        
| + ddr_hdmi                                                     | 5767      | 2997     | 0                   | 0       | 72      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4819          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fram_buf_hdmi                                              | 1108      | 1323     | 0                   | 0       | 72      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 364           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + rd_buf                                                   | 73        | 94       | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_fram_buf                                            | 0         | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_rd_fram_buf                            | 0         | 0        | 0                   | 0       | 8       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_buf_1                                                 | 71        | 265      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 49            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf1                                           | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                            | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_buf_2                                                 | 85        | 263      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf2                                           | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                            | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_buf_3                                                 | 82        | 263      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf3                                           | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                            | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_buf_4                                                 | 86        | 264      | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_fram_buf4                                           | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_wr_fram_buf                            | 0         | 0        | 0                   | 0       | 16      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + wr_rd_ctrl_top                                           | 161       | 167      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rd_ctrl                                                | 13        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_cmd_trans                                           | 147       | 105      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + wr_ctrl                                                | 1         | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + sync_vg                                                    | 55        | 25       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_ddr                                                     | 354       | 330      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms72xx_ctl                                                 | 354       | 330      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_rx                                               | 82        | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + iic_dri_tx                                               | 79        | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7200_ctl                                               | 103       | 143      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ms7210_ctl                                               | 89        | 62       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ov5640_ddr                                                   | 163       | 277      | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 2           | 0           | 2            | 0        | 69            | 4            | 2            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos1_8_16bit                                              | 4         | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + cmos2_8_16bit                                              | 4         | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms1_reg_config                                           | 64        | 35       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1                                                       | 30        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + coms2_reg_config                                           | 50        | 23       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u1                                                       | 31        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + power_on_delay_inst                                        | 41        | 37       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_DDR3_50H                                                   | 3081      | 2880     | 72                  | 0       | 0       | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 48      | 1           | 0           | 3            | 0        | 477           | 26           | 1            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 1674      | 1465     | 0                   | 0       | 0       | 0       | 0        | 0           | 1       | 6        | 0             | 0         | 0         | 0        | 48      | 0           | 0           | 0            | 0        | 333           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 316       | 236      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 101       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 5         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 308       | 351      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 100       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 860       | 739      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 6        | 0             | 0         | 0         | 0        | 48      | 0           | 0           | 0            | 0        | 223           | 6            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 444       | 308      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 108           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 123       | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 74        | 34       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 76       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 165       | 84       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 387       | 284      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 108           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 78        | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 48        | 35       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 157       | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 2         | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 4         | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1405      | 1413     | 72                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 144           | 20           | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 158       | 143      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 106       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 17        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 52        | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 804       | 577      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 531       | 388      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 10        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 16        | 12       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 9         | 5        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 223       | 141      | 70                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 50        | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 208       | 312      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 83        | 57       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25        | 98       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 162       | 254      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14       | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0        | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 132       | 231      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hsst_ddr                                                   | 615       | 416      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 260           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_INST                                                     | 557       | 349      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 248           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_GTP_HSST_WRAPPER                                       | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_IPML_HSST_RST                                          | 557       | 349      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 248           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_lane_powerup                       | 22        | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_pll                            | 82        | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_deb                                        | 29        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_sync                                       | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_wtchdg                                     | 24        | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_rstn_sync                                       | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll_rst_fsm_0                                        | 29        | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_rx                             | 367       | 227      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 166           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE2_ENABLE.rxlane_fsm2                           | 125       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 58            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE3_ENABLE.rxlane_fsm3                           | 142       | 81       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 64            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_deb                         | 29        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_sync                        | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_deb                            | 21        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_sync                           | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].word_align_sync                       | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_deb                         | 29        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_sync                        | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_deb                            | 21        | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_sync                           | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].word_align_sync                       | 0         | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_tx                             | 86        | 46       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TXLANE2_ENABLE.txlane_rst_fsm2                       | 86        | 40       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                                        | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_rx                                                    | 32        | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_uart_tx                                                    | 29        | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + uart_data_gen                                                | 52        | 47       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + video_ethernet                                               | 2220      | 2277     | 0                   | 0       | 4.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 834           | 23           | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|   + camera_delay_inst                                          | 0         | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + camera_fifo_inst                                           | 126       | 120      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_camera_fifo                                  | 126       | 120      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 126       | 120      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + mac_test0                                                  | 2003      | 1949     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 729           | 23           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mac_top0                                                 | 1923      | 1830     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 682           | 23           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + cache0                                                 | 69        | 129      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + icmp0                                                  | 528       | 334      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 231           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + icmp_receive_ram                                     | 0         | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mac_rx0                                                | 509       | 767      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 158           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp0                                                 | 74        | 191      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + c0                                                   | 45        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip0                                                  | 224       | 216      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 119           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac0                                                 | 165       | 328      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 31            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mac_tx0                                                | 817       | 600      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 293           | 23           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + arp_tx0                                              | 194       | 130      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 32            | 11           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + c0                                                   | 45        | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ip0                                                  | 350       | 214      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 180           | 10           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipmode                                               | 51        | 45       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mac0                                                 | 72        | 96       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mode0                                                | 35        | 29       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + udp0                                                 | 69        | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 36            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + util_gmii_to_rgmii_m0                                      | 34        | 54       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 1        
|     + U_pll_phase_shift                                        | 0         | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                
***********************************************************************************************************************************************************************************************************************************************
                                                                                                                                                  Clock   Non-clock                                                                            
 Clock                                                                                       Period       Waveform       Type                     Loads       Loads  Sources                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                                     20.000       {0 10}         Declared                  2175           9  {sys_clk}                                                                 
   ddrphy_clkin                                                                              10.000       {0 5}          Generated (sys_clk)       3922           0  {u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT}                                       
   ioclk0                                                                                    2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/CLKOUT}                                      
   ioclk1                                                                                    2.500        {0 1.25}       Generated (sys_clk)         18           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT}                                      
   ioclk2                                                                                    2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/CLKOUT}                                      
   ioclk_gate_clk                                                                            10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/CLKOUT}                                        
   HCLK                                                                                      8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/CLKOUT0}                                                  
   cfg_clk                                                                                   100.000      {0 50}         Generated (sys_clk)        258           0  {u_pll/u_pll_e3/CLKOUT1}                                                  
   clk_25M                                                                                   40.000       {0 20}         Generated (sys_clk)         12           0  {u_pll/u_pll_e3/CLKOUT2}                                                  
   sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred                                                   27.000       {0 13.5}       Generated (sys_clk)        334           1  {u_pll/u_pll_e3/CLKOUT3}                                                  
 rx_clki                                                                                     8.000        {0 4}          Declared                     0           1  {rx_clki}                                                                 
   rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (rx_clki)       2096           1  {video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 cmos1_pclk                                                                                  11.900       {0 5.95}       Declared                    40           1  {cmos1_pclk}                                                              
   cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred                     23.800       {0 11.9}       Generated (cmos1_pclk)     166           0  {ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}                       
 cmos2_pclk                                                                                  11.900       {0 5.95}       Declared                    40           1  {cmos2_pclk}                                                              
   cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred                     23.800       {0 11.9}       Generated (cmos2_pclk)     166           0  {ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}                       
 m1_soc_top|pixclk_in                                                                        1000.000     {0 500}        Declared                   115           0  {pixclk_in}                                                               
===============================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 HCLK                          asynchronous               HCLK                                      
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
 Inferred_clock_group_0        asynchronous               m1_soc_top|pixclk_in                      
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     138.274 MHz         20.000          7.232         12.768
 cmos1_pclk                  84.034 MHz     379.795 MHz         11.900          2.633          9.267
 cmos2_pclk                  84.034 MHz     379.795 MHz         11.900          2.633          9.267
 ddrphy_clkin               100.000 MHz     128.717 MHz         10.000          7.769          2.231
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 cfg_clk                     10.000 MHz     151.906 MHz        100.000          6.583         93.417
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     154.321 MHz          8.000          6.480          1.520
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     382.848 MHz         23.800          2.612         21.188
 m1_soc_top|pixclk_in         1.000 MHz     382.848 MHz       1000.000          2.612        997.388
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     382.848 MHz         23.800          2.612         21.188
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                             37.037 MHz     119.147 MHz         27.000          8.393         18.607
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.768       0.000              0           4167
 cmos1_pclk             cmos1_pclk                   9.267       0.000              0             54
 cmos2_pclk             cmos2_pclk                   9.267       0.000              0             54
 ddrphy_clkin           ddrphy_clkin                 2.231       0.000              0           7499
 ioclk1                 ioclk1                       1.088       0.000              0             48
 cfg_clk                cfg_clk                     93.417       0.000              0            591
 clk_25M                clk_25M                     36.471       0.000              0             12
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.520       0.000              0           3322
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -4.285     -57.010             15             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.188       0.000              0            442
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       997.388       0.000              0            375
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.188       0.000              0            442
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    18.607       0.000              0            629
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     3.938       0.000              0             13
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0           4167
 cmos1_pclk             cmos1_pclk                   0.540       0.000              0             54
 cmos2_pclk             cmos2_pclk                   0.540       0.000              0             54
 ddrphy_clkin           ddrphy_clkin                 0.342       0.000              0           7499
 ioclk1                 ioclk1                       1.193       0.000              0             48
 cfg_clk                cfg_clk                      0.740       0.000              0            591
 clk_25M                clk_25M                      1.175       0.000              0             12
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0           3322
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     4.437       0.000              0             15
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            442
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         0.740       0.000              0            375
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.740       0.000              0            442
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     0.740       0.000              0            629
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    -3.257     -42.341             13             13
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.882       0.000              0            414
 ddrphy_clkin           ddrphy_clkin                 6.635       0.000              0           1501
 cfg_clk                cfg_clk                     94.927       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                    -4.955    -335.395             69             69
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     6.255       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.954       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in       998.154       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.954       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                    24.992       0.000              0             65
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.273       0.000              0            414
 ddrphy_clkin           ddrphy_clkin                 0.864       0.000              0           1501
 cfg_clk                cfg_clk                      4.025       0.000              0              1
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     5.264       0.000              0             69
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.304       0.000              0             64
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.737       0.000              0             16
 m1_soc_top|pixclk_in   m1_soc_top|pixclk_in         1.737       0.000              0             16
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     1.737       0.000              0             16
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                        sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
                                                     1.085       0.000              0             65
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0           2175
 cmos1_pclk                                          5.330       0.000              0             40
 cmos2_pclk                                          5.330       0.000              0             40
 ddrphy_clkin                                        3.100       0.000              0           3922
 ioclk0                                              0.397       0.000              0              2
 ioclk1                                              0.397       0.000              0             18
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 cfg_clk                                            49.102       0.000              0            258
 clk_25M                                            19.380       0.000              0             12
 rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           2096
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            166
 m1_soc_top|pixclk_in                              499.102       0.000              0            115
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            166
 sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred            12.602       0.000              0            334
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/boxs[0][0]/CE (GTP_DFF_RE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_uart_rx/clk_div_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         clk_div_cnt[0]   
                                                                                   ddr_hdmi/N3305_13/I0 (GTP_LUT5)
                                   td                    0.305       5.719 f       ddr_hdmi/N3305_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.183         ddr_hdmi/_N69121 
                                                                                   ddr_hdmi/N3305_14/I4 (GTP_LUT5)
                                   td                    0.185       6.368 r       ddr_hdmi/N3305_14/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       7.126         u_uart_rx/N177 [1]
                                                                                   ddr_hdmi/N3118_1/I1 (GTP_LUT2)
                                   td                    0.185       7.311 r       ddr_hdmi/N3118_1/Z (GTP_LUT2)
                                   net (fanout=69)       0.834       8.145         ddr_hdmi/N3235   
                                                                                   ddr_hdmi/N3223_5/I4 (GTP_LUT5)
                                   td                    0.185       8.330 r       ddr_hdmi/N3223_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       9.060         ddr_hdmi/N3223   
                                                                                   ddr_hdmi/N3293_1/I1 (GTP_LUT2)
                                   td                    0.185       9.245 r       ddr_hdmi/N3293_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819      10.064         ddr_hdmi/_N61095 
                                                                                   ddr_hdmi/N3396/I4 (GTP_LUT5)
                                   td                    0.172      10.236 f       ddr_hdmi/N3396/Z (GTP_LUT5)
                                   net (fanout=64)       0.819      11.055         ddr_hdmi/N3396   
                                                                           f       ddr_hdmi/boxs[0][0]/CE (GTP_DFF_RE)

 Data arrival time                                                  11.055         Logic Levels: 6  
                                                                                   Logic: 1.546ns(23.283%), Route: 5.094ns(76.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204      24.415         nt_sys_clk       
                                                                           r       ddr_hdmi/boxs[0][0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  11.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/boxs[0][1]/CE (GTP_DFF_RE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_uart_rx/clk_div_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         clk_div_cnt[0]   
                                                                                   ddr_hdmi/N3305_13/I0 (GTP_LUT5)
                                   td                    0.305       5.719 f       ddr_hdmi/N3305_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.183         ddr_hdmi/_N69121 
                                                                                   ddr_hdmi/N3305_14/I4 (GTP_LUT5)
                                   td                    0.185       6.368 r       ddr_hdmi/N3305_14/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       7.126         u_uart_rx/N177 [1]
                                                                                   ddr_hdmi/N3118_1/I1 (GTP_LUT2)
                                   td                    0.185       7.311 r       ddr_hdmi/N3118_1/Z (GTP_LUT2)
                                   net (fanout=69)       0.834       8.145         ddr_hdmi/N3235   
                                                                                   ddr_hdmi/N3223_5/I4 (GTP_LUT5)
                                   td                    0.185       8.330 r       ddr_hdmi/N3223_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       9.060         ddr_hdmi/N3223   
                                                                                   ddr_hdmi/N3293_1/I1 (GTP_LUT2)
                                   td                    0.185       9.245 r       ddr_hdmi/N3293_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819      10.064         ddr_hdmi/_N61095 
                                                                                   ddr_hdmi/N3396/I4 (GTP_LUT5)
                                   td                    0.172      10.236 f       ddr_hdmi/N3396/Z (GTP_LUT5)
                                   net (fanout=64)       0.819      11.055         ddr_hdmi/N3396   
                                                                           f       ddr_hdmi/boxs[0][1]/CE (GTP_DFF_RE)

 Data arrival time                                                  11.055         Logic Levels: 6  
                                                                                   Logic: 1.546ns(23.283%), Route: 5.094ns(76.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204      24.415         nt_sys_clk       
                                                                           r       ddr_hdmi/boxs[0][1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  11.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/boxs[0][2]/CE (GTP_DFF_RE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204       4.415         nt_sys_clk       
                                                                           r       u_uart_rx/clk_div_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       u_uart_rx/clk_div_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         clk_div_cnt[0]   
                                                                                   ddr_hdmi/N3305_13/I0 (GTP_LUT5)
                                   td                    0.305       5.719 f       ddr_hdmi/N3305_13/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.183         ddr_hdmi/_N69121 
                                                                                   ddr_hdmi/N3305_14/I4 (GTP_LUT5)
                                   td                    0.185       6.368 r       ddr_hdmi/N3305_14/Z (GTP_LUT5)
                                   net (fanout=10)       0.758       7.126         u_uart_rx/N177 [1]
                                                                                   ddr_hdmi/N3118_1/I1 (GTP_LUT2)
                                   td                    0.185       7.311 r       ddr_hdmi/N3118_1/Z (GTP_LUT2)
                                   net (fanout=69)       0.834       8.145         ddr_hdmi/N3235   
                                                                                   ddr_hdmi/N3223_5/I4 (GTP_LUT5)
                                   td                    0.185       8.330 r       ddr_hdmi/N3223_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.730       9.060         ddr_hdmi/N3223   
                                                                                   ddr_hdmi/N3293_1/I1 (GTP_LUT2)
                                   td                    0.185       9.245 r       ddr_hdmi/N3293_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819      10.064         ddr_hdmi/_N61095 
                                                                                   ddr_hdmi/N3396/I4 (GTP_LUT5)
                                   td                    0.172      10.236 f       ddr_hdmi/N3396/Z (GTP_LUT5)
                                   net (fanout=64)       0.819      11.055         ddr_hdmi/N3396   
                                                                           f       ddr_hdmi/boxs[0][2]/CE (GTP_DFF_RE)

 Data arrival time                                                  11.055         Logic Levels: 6  
                                                                                   Logic: 1.546ns(23.283%), Route: 5.094ns(76.717%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.204      24.415         nt_sys_clk       
                                                                           r       ddr_hdmi/boxs[0][2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                  11.055                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.768                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos1_href_d0
                                                                                   ov5640_ddr/cmos1_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos1_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos1_8_16bit/N11
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ov5640_ddr/cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=11)       0.670       5.414         ov5640_ddr/cmos2_href_d0
                                                                                   ov5640_ddr/cmos2_8_16bit/N11_1/I1 (GTP_LUT2)
                                   td                    0.201       5.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.641       6.256         ov5640_ddr/cmos2_8_16bit/N11
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.256         Logic Levels: 1  
                                                                                   Logic: 0.530ns(28.789%), Route: 1.311ns(71.211%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.250      16.065                          

 Setup time                                             -0.542      15.523                          

 Data required time                                                 15.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.523                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.200       4.615                          

 Hold time                                               0.047       4.662                          

 Data required time                                                  4.662                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.662                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/Q (GTP_DFF_CE)
                                   net (fanout=47)       1.013       8.253         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/I1 (GTP_LUT5M)
                                   td                    0.300       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_7[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.553         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/_N14001
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.553 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=2)        0.553       9.106         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/I4 (GTP_LUT5)
                                   td                    0.185       9.291 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       9.932         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/I1 (GTP_LUT2)
                                   td                    0.185      10.117 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.758         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233      10.991 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.991         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.021 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.021         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [4]
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.257 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605      11.862         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_61/I3 (GTP_LUT4)
                                   td                    0.185      12.047 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_61/Z (GTP_LUT4)
                                   net (fanout=9)        0.745      12.792         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N14111
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/I4 (GTP_LUT5M)
                                   td                    0.185      12.977 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/Z (GTP_LUT5M)
                                   net (fanout=2)        0.553      13.530         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10032
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/I4 (GTP_LUT5)
                                   td                    0.185      13.715 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      14.179         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N10447
                                                                                   u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/I1 (GTP_LUT2)
                                   td                    0.185      14.364 r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_2[6]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      14.364         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77 [6]
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/D (GTP_DFF_C)

 Data arrival time                                                  14.364         Logic Levels: 11 
                                                                                   Logic: 2.238ns(30.028%), Route: 5.215ns(69.972%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       7.845         u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N161_5/I4 (GTP_LUT5)
                                   td                    0.308       8.153 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N161_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.706         u_DDR3_50H/u_ddrphy_top/read_cmd [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N11[0]/I0 (GTP_LUT3)
                                   td                    0.185       8.891 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=11)       0.771       9.662         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.847 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.311         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12569
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[0]/I0 (GTP_LUT5M)
                                   td                    0.258      10.569 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.569         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12585
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.569 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605      11.174         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/I3 (GTP_LUT4)
                                   td                    0.185      11.359 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693      12.052         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N61701
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]/I1 (GTP_LUT2)
                                   td                    0.185      12.237 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      12.878         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/I2 (GTP_LUT5M)
                                   td                    0.430      13.308 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.772         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13076
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/I1 (GTP_LUT5M)
                                   td                    0.300      14.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.072         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  14.072         Logic Levels: 9  
                                                                                   Logic: 2.365ns(33.026%), Route: 4.796ns(66.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       7.845         u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N161_5/I4 (GTP_LUT5)
                                   td                    0.308       8.153 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N161_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.706         u_DDR3_50H/u_ddrphy_top/read_cmd [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N11[0]/I0 (GTP_LUT3)
                                   td                    0.185       8.891 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/N11[0]/Z (GTP_LUT3)
                                   net (fanout=11)       0.771       9.662         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/I4 (GTP_LUT5)
                                   td                    0.185       9.847 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_9[0]/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.311         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12812
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[0]/I0 (GTP_LUT5M)
                                   td                    0.258      10.569 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_13[0]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      10.569         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N12828
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      10.569 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped_14[0]/Z (GTP_MUX2LUT6)
                                   net (fanout=3)        0.605      11.174         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_en_slipped [0]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/I3 (GTP_LUT4)
                                   td                    0.185      11.359 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]_1/Z (GTP_LUT4)
                                   net (fanout=6)        0.693      12.052         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N61698
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]/I1 (GTP_LUT2)
                                   td                    0.185      12.237 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_5[1]/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      12.878         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src [1]
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/I2 (GTP_LUT5M)
                                   td                    0.430      13.308 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.772         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N13080
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[5]/I1 (GTP_LUT5M)
                                   td                    0.300      14.072 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_172[5]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      14.072         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/D (GTP_DFF_C)

 Data arrival time                                                  14.072         Logic Levels: 9  
                                                                                   Logic: 2.365ns(33.026%), Route: 4.796ns(66.974%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.072                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.523                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[11]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [11]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_16/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[12]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         u_DDR3_50H/u_ipsxb_ddrc_top/dcd_wr_addr [12]
                                                                           f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_17/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 sys_clk                                                 0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.000       2.500         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       4.719         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       7.412         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.412                          
 clock uncertainty                                      -0.150       7.262                          

 Setup time                                             -0.068       7.194                          

 Data required time                                                  7.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.194                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.912
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.376 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.106         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.106         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=19)       0.841       4.912         u_DDR3_50H/ioclk [1]
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Hold time                                               0.001       4.913                          

 Data required time                                                  4.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.913                          
 Data arrival time                                                   6.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.981 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       6.586         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       6.829 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.293         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       7.478 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       8.191         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       8.376 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826       9.202         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       9.387 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.028         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.213 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.818         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172      10.990 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      11.543         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  11.543         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     104.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     105.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     105.652                          
 clock uncertainty                                      -0.150     105.502                          

 Setup time                                             -0.542     104.960                          

 Data required time                                                104.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.960                          
 Data arrival time                                                  11.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.417                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.981 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       6.586         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       6.829 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.293         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       7.478 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       8.191         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       8.376 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826       9.202         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       9.387 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.028         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185      10.213 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      10.818         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [1]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172      10.990 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      11.543         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  11.543         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.191%), Route: 4.407ns(74.809%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     104.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     105.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     105.652                          
 clock uncertainty                                      -0.150     105.502                          

 Setup time                                             -0.542     104.960                          

 Data required time                                                104.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.960                          
 Data arrival time                                                  11.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.417                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       5.981 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       6.586         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/I0 (GTP_LUT3)
                                   td                    0.243       6.829 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_4/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       7.293         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61156
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/I3 (GTP_LUT4)
                                   td                    0.185       7.478 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       8.191         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N61165
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/I1 (GTP_LUT2)
                                   td                    0.185       8.376 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2053_1/Z (GTP_LUT2)
                                   net (fanout=17)       0.826       9.202         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_6/I4 (GTP_LUT5)
                                   td                    0.185       9.387 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N63_6/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       9.940         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [2]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_12/I3 (GTP_LUT4)
                                   td                    0.185      10.125 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_fsm[6:0]_12/Z (GTP_LUT4)
                                   net (fanout=2)        0.553      10.678         hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_n [5]
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1797/I1 (GTP_LUT5)
                                   td                    0.365      11.043 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.507         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1797
                                                                                   hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/I3 (GTP_LUT4)
                                   td                    0.258      11.765 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      11.765         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N66769
                                                                           f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  11.765         Logic Levels: 7  
                                                                                   Logic: 1.935ns(31.654%), Route: 4.178ns(68.346%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     104.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     105.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     105.652                          
 clock uncertainty                                      -0.150     105.502                          

 Setup time                                              0.034     105.536                          

 Data required time                                                105.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                105.536                          
 Data arrival time                                                  11.765                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.771                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       5.975 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       6.439         hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data [7]
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   6.439         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       5.652                          
 clock uncertainty                                       0.000       5.652                          

 Hold time                                               0.047       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   6.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       5.975 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.439         hdmi_ddr/ms72xx_ctl/iic_trig_rx
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   6.439         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.652                          
 clock uncertainty                                       0.000       5.652                          

 Hold time                                               0.047       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   6.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       5.975 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.439         hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_1d
                                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   6.439         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.652                          
 clock uncertainty                                       0.000       5.652                          

 Hold time                                               0.047       5.699                          

 Data required time                                                  5.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.699                          
 Data arrival time                                                   6.439                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.469 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.110         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       6.413 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.877         ov5640_ddr/coms1_reg_config/_N1890
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       7.062 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.844         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.077 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.077         ov5640_ddr/coms1_reg_config/_N6944
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.107 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.107         ov5640_ddr/coms1_reg_config/_N6945
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.137 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.137         ov5640_ddr/coms1_reg_config/_N6946
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.167 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         ov5640_ddr/coms1_reg_config/_N6947
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.197 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.197         ov5640_ddr/coms1_reg_config/_N6948
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.227 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.227         ov5640_ddr/coms1_reg_config/_N6949
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.257 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.257         ov5640_ddr/coms1_reg_config/_N6950
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.287 r       ov5640_ddr/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.287         ov5640_ddr/coms1_reg_config/_N6951
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.317 r       ov5640_ddr/coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.317         ov5640_ddr/coms1_reg_config/_N6952
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.553 r       ov5640_ddr/coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.553         ov5640_ddr/coms1_reg_config/N1111 [10]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   8.553         Logic Levels: 12 
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      44.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      44.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      45.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      45.140                          
 clock uncertainty                                      -0.150      44.990                          

 Setup time                                              0.034      45.024                          

 Data required time                                                 45.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.024                          
 Data arrival time                                                   8.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.469 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.110         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       6.413 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.877         ov5640_ddr/coms1_reg_config/_N1890
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       7.062 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.844         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.077 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.077         ov5640_ddr/coms1_reg_config/_N6944
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.107 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.107         ov5640_ddr/coms1_reg_config/_N6945
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.137 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.137         ov5640_ddr/coms1_reg_config/_N6946
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.167 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         ov5640_ddr/coms1_reg_config/_N6947
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.197 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.197         ov5640_ddr/coms1_reg_config/_N6948
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.227 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.227         ov5640_ddr/coms1_reg_config/_N6949
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.257 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.257         ov5640_ddr/coms1_reg_config/_N6950
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.287 r       ov5640_ddr/coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.287         ov5640_ddr/coms1_reg_config/_N6951
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.523 r       ov5640_ddr/coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.523         ov5640_ddr/coms1_reg_config/N1111 [9]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   8.523         Logic Levels: 11 
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      44.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      44.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      45.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      45.140                          
 clock uncertainty                                      -0.150      44.990                          

 Setup time                                              0.034      45.024                          

 Data required time                                                 45.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.024                          
 Data arrival time                                                   8.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.469 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.110         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       6.413 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.877         ov5640_ddr/coms1_reg_config/_N1890
                                                                                   ov5640_ddr/coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       7.062 r       ov5640_ddr/coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       7.844         ov5640_ddr/coms1_reg_config/N8
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       8.077 f       ov5640_ddr/coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.077         ov5640_ddr/coms1_reg_config/_N6944
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.107 r       ov5640_ddr/coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.107         ov5640_ddr/coms1_reg_config/_N6945
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.137 r       ov5640_ddr/coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.137         ov5640_ddr/coms1_reg_config/_N6946
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.167 r       ov5640_ddr/coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.167         ov5640_ddr/coms1_reg_config/_N6947
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.197 r       ov5640_ddr/coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.197         ov5640_ddr/coms1_reg_config/_N6948
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.227 r       ov5640_ddr/coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.227         ov5640_ddr/coms1_reg_config/_N6949
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.257 r       ov5640_ddr/coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.257         ov5640_ddr/coms1_reg_config/_N6950
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.493 r       ov5640_ddr/coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.493         ov5640_ddr/coms1_reg_config/N1111 [8]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   8.493         Logic Levels: 10 
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 sys_clk                                                 0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      40.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      44.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091      44.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      45.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      45.140                          
 clock uncertainty                                      -0.150      44.990                          

 Setup time                                              0.034      45.024                          

 Data required time                                                 45.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.024                          
 Data arrival time                                                   8.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.463 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.104         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N1111[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       6.354 r       ov5640_ddr/coms1_reg_config/N1111[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       6.354         ov5640_ddr/coms1_reg_config/N1111 [0]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.140                          
 clock uncertainty                                       0.000       5.140                          

 Hold time                                               0.039       5.179                          

 Data required time                                                  5.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.179                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.463 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.104         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       6.354 r       ov5640_ddr/coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.354         ov5640_ddr/coms1_reg_config/N1111 [1]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.140                          
 clock uncertainty                                       0.000       5.140                          

 Hold time                                               0.039       5.179                          

 Data required time                                                  5.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.179                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.140
  Launch Clock Delay      :  5.140
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.463 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       6.104         ov5640_ddr/coms1_reg_config/clock_20k_cnt [0]
                                                                                   ov5640_ddr/coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       6.354 r       ov5640_ddr/coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.354         ov5640_ddr/coms1_reg_config/N1111 [2]
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       4.535 r       u_pll/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       5.140         clk_25M          
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.140                          
 clock uncertainty                                       0.000       5.140                          

 Hold time                                               0.039       5.179                          

 Data required time                                                  5.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.179                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/D (GTP_DFF_CE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.273 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.003         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [10]
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_8/I0 (GTP_LUT4)
                                   td                    0.290       3.293 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.757         video_ethernet/mac_test0/mac_top0/icmp0/_N69932
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_13/I0 (GTP_LUT4)
                                   td                    0.217       3.974 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       4.579         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/I3 (GTP_LUT4)
                                   td                    0.185       4.764 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/Z (GTP_LUT4)
                                   net (fanout=15)       0.810       5.574         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_42/I0 (GTP_LUT5M)
                                   td                    0.258       5.832 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/Z (GTP_LUT5M)
                                   net (fanout=32)       0.938       6.770         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.003 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.003         video_ethernet/mac_test0/mac_top0/icmp0/_N7203
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.033 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.033         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.063 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.063         video_ethernet/mac_test0/mac_top0/icmp0/_N7205
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.093 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.093         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.123 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.123         video_ethernet/mac_test0/mac_top0/icmp0/_N7207
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.153 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.153         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.183 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.183         video_ethernet/mac_test0/mac_top0/icmp0/_N7209
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.213 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.213         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.243 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.243         video_ethernet/mac_test0/mac_top0/icmp0/_N7211
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.273 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.303 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         video_ethernet/mac_test0/mac_top0/icmp0/_N7213
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.333 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.333         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.363 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.363         video_ethernet/mac_test0/mac_top0/icmp0/_N7215
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.393 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.393         video_ethernet/mac_test0/mac_top0/icmp0/_N7216
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.423 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.423         video_ethernet/mac_test0/mac_top0/icmp0/_N7217
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_32/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.659 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.123         video_ethernet/mac_test0/mac_top0/icmp0/_N65715_2
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_65[31]_1/I0 (GTP_LUT2)
                                   td                    0.185       8.308 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_65[31]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.308         video_ethernet/mac_test0/mac_top0/icmp0/N719 [31]
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/D (GTP_DFF_CE)

 Data arrival time                                                   8.308         Logic Levels: 21 
                                                                                   Logic: 2.353ns(36.974%), Route: 4.011ns(63.026%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Setup time                                              0.034       9.828                          

 Data required time                                                  9.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.828                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.520                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/D (GTP_DFF_CE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.273 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.003         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [10]
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_8/I0 (GTP_LUT4)
                                   td                    0.290       3.293 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.757         video_ethernet/mac_test0/mac_top0/icmp0/_N69932
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_13/I0 (GTP_LUT4)
                                   td                    0.217       3.974 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       4.579         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/I3 (GTP_LUT4)
                                   td                    0.185       4.764 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/Z (GTP_LUT4)
                                   net (fanout=15)       0.810       5.574         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_42/I0 (GTP_LUT5M)
                                   td                    0.258       5.832 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/Z (GTP_LUT5M)
                                   net (fanout=32)       0.938       6.770         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.003 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.003         video_ethernet/mac_test0/mac_top0/icmp0/_N7203
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.033 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.033         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.063 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.063         video_ethernet/mac_test0/mac_top0/icmp0/_N7205
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.093 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.093         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.123 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.123         video_ethernet/mac_test0/mac_top0/icmp0/_N7207
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.153 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.153         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.183 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.183         video_ethernet/mac_test0/mac_top0/icmp0/_N7209
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.213 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.213         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.243 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.243         video_ethernet/mac_test0/mac_top0/icmp0/_N7211
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.273 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.303 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         video_ethernet/mac_test0/mac_top0/icmp0/_N7213
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.333 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.333         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.363 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.363         video_ethernet/mac_test0/mac_top0/icmp0/_N7215
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.393 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.393         video_ethernet/mac_test0/mac_top0/icmp0/_N7216
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.629 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_31/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.093         video_ethernet/mac_test0/mac_top0/icmp0/_N65652_2
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_65[30]_1/I0 (GTP_LUT2)
                                   td                    0.185       8.278 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_65[30]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.278         video_ethernet/mac_test0/mac_top0/icmp0/N719 [30]
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/D (GTP_DFF_CE)

 Data arrival time                                                   8.278         Logic Levels: 20 
                                                                                   Logic: 2.323ns(36.675%), Route: 4.011ns(63.325%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Setup time                                              0.034       9.828                          

 Data required time                                                  9.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.828                          
 Data arrival time                                                   8.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.550                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/D (GTP_DFF_CE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.273 r       video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt[10]/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       3.003         video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_cnt [10]
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_8/I0 (GTP_LUT4)
                                   td                    0.290       3.293 f       video_ethernet/mac_test0/mac_top0/icmp0/N500_8/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.757         video_ethernet/mac_test0/mac_top0/icmp0/_N69932
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N500_13/I0 (GTP_LUT4)
                                   td                    0.217       3.974 r       video_ethernet/mac_test0/mac_top0/icmp0/N500_13/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       4.579         video_ethernet/mac_test0/mac_top0/icmp0/_N61405
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/I3 (GTP_LUT4)
                                   td                    0.185       4.764 r       video_ethernet/mac_test0/mac_top0/icmp0/state_fsm[10:0]_107/Z (GTP_LUT4)
                                   net (fanout=15)       0.810       5.574         video_ethernet/mac_test0/mac_top0/icmp0/_N61553
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_42/I0 (GTP_LUT5M)
                                   td                    0.258       5.832 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_42/Z (GTP_LUT5M)
                                   net (fanout=32)       0.938       6.770         video_ethernet/mac_test0/mac_top0/icmp0/_N14512
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/I2 (GTP_LUT5CARRY)
                                   td                    0.233       7.003 f       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.003         video_ethernet/mac_test0/mac_top0/icmp0/_N7203
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.033 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.033         video_ethernet/mac_test0/mac_top0/icmp0/_N7204
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.063 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.063         video_ethernet/mac_test0/mac_top0/icmp0/_N7205
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.093 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.093         video_ethernet/mac_test0/mac_top0/icmp0/_N7206
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.123 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.123         video_ethernet/mac_test0/mac_top0/icmp0/_N7207
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.153 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.153         video_ethernet/mac_test0/mac_top0/icmp0/_N7208
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.183 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.183         video_ethernet/mac_test0/mac_top0/icmp0/_N7209
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.213 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.213         video_ethernet/mac_test0/mac_top0/icmp0/_N7210
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.243 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.243         video_ethernet/mac_test0/mac_top0/icmp0/_N7211
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.273 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.273         video_ethernet/mac_test0/mac_top0/icmp0/_N7212
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.303 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.303         video_ethernet/mac_test0/mac_top0/icmp0/_N7213
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.333 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.333         video_ethernet/mac_test0/mac_top0/icmp0/_N7214
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.363 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.363         video_ethernet/mac_test0/mac_top0/icmp0/_N7215
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.599 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_10_30/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.063         video_ethernet/mac_test0/mac_top0/icmp0/_N65731_2
                                                                                   video_ethernet/mac_test0/mac_top0/icmp0/N719_65[29]_1/I0 (GTP_LUT2)
                                   td                    0.185       8.248 r       video_ethernet/mac_test0/mac_top0/icmp0/N719_65[29]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       8.248         video_ethernet/mac_test0/mac_top0/icmp0/N719 [29]
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/D (GTP_DFF_CE)

 Data arrival time                                                   8.248         Logic Levels: 19 
                                                                                   Logic: 2.293ns(36.374%), Route: 4.011ns(63.626%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/icmp0/reply_checksum_tmp[29]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Setup time                                              0.034       9.828                          

 Data required time                                                  9.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.828                          
 Data arrival time                                                   8.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.580                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Hold time                                               0.047       1.991                          

 Data required time                                                  1.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.991                          
 Data arrival time                                                   2.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   2.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Hold time                                               0.047       1.991                          

 Data required time                                                  1.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.991                          
 Data arrival time                                                   2.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   2.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Hold time                                               0.047       1.991                          

 Data required time                                                  1.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.991                          
 Data arrival time                                                   2.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/mac_test0/cmos_vsync_d0/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329     141.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993     142.113         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           r       video_ethernet/mac_test0/cmos_vsync_d0/D (GTP_DFF_C)

 Data arrival time                                                 142.113         Logic Levels: 0  
                                                                                   Logic: 0.329ns(24.887%), Route: 0.993ns(75.113%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/cmos_vsync_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Setup time                                              0.034     137.828                          

 Data required time                                                137.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.828                          
 Data arrival time                                                 142.113                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.285                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/de_out/CLK (GTP_DFF)
Endpoint    : video_ethernet/mac_test0/cmos_href_d0/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/de_out/CLK (GTP_DFF)

                                   tco                   0.329     141.120 r       ddr_hdmi/de_out/Q (GTP_DFF)
                                   net (fanout=3)        0.605     141.725         nt_de_out        
                                                                           r       video_ethernet/mac_test0/cmos_href_d0/D (GTP_DFF_C)

 Data arrival time                                                 141.725         Logic Levels: 0  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/cmos_href_d0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Setup time                                              0.034     137.828                          

 Data required time                                                137.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.828                          
 Data arrival time                                                 141.725                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.897                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.329     141.120 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     141.584         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                 141.584         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Setup time                                              0.034     137.828                          

 Data required time                                                137.828                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.828                          
 Data arrival time                                                 141.584                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.756                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.114 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.578         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [0]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Hold time                                               0.047       2.141                          

 Data required time                                                  2.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.141                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.437                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.114 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.578         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [1]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Hold time                                               0.047       2.141                          

 Data required time                                                  2.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.141                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.437                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       6.114 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.578         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/wptr [2]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Hold time                                               0.047       2.141                          

 Data required time                                                  2.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.141                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.437                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_pulse/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N45_mux4/I4 (GTP_LUT5)
                                   td                    0.299       7.823 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N45_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.287         ddr_hdmi/fram_buf_hdmi/wr_buf_4/_N1048
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N45_mux10/I4 (GTP_LUT5)
                                   td                    0.185       8.472 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N45_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.936         ddr_hdmi/fram_buf_hdmi/wr_buf_4/_N1060
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N47_3/I3 (GTP_LUT4)
                                   td                    0.185       9.121 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N47_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.121         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N47
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_pulse/D (GTP_DFF)

 Data arrival time                                                   9.121         Logic Levels: 3  
                                                                                   Logic: 0.998ns(38.444%), Route: 1.598ns(61.556%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_pulse/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.188                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[0]/CE (GTP_DFF_E)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       7.759 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       8.504         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[0]/CE (GTP_DFF_E)

 Data arrival time                                                   8.504         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                   8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.229                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[1]/CE (GTP_DFF_E)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_4/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       7.759 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       8.504         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[1]/CE (GTP_DFF_E)

 Data arrival time                                                   8.504         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                   8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.229                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_1d
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[0]/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d [0]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[1]/D (GTP_DFF)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_1d [1]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[1]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_data_2d[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_pulse/D (GTP_DFF)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N45_mux4/I4 (GTP_LUT5)
                                   td                    0.299       5.713 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N45_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.177         ddr_hdmi/fram_buf_hdmi/wr_buf_3/_N830
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N45_mux10/I4 (GTP_LUT5)
                                   td                    0.185       6.362 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N45_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.826         ddr_hdmi/fram_buf_hdmi/wr_buf_3/_N842
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N47_3/I3 (GTP_LUT4)
                                   td                    0.185       7.011 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N47_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.011         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N47
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_pulse/D (GTP_DFF)

 Data arrival time                                                   7.011         Logic Levels: 3  
                                                                                   Logic: 0.998ns(38.444%), Route: 1.598ns(61.556%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_pulse/CLK (GTP_DFF)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.388                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[0]/CE (GTP_DFF_E)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       5.649 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       6.394         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[0]/CE (GTP_DFF_E)

 Data arrival time                                                   6.394         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.429                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[1]/CE (GTP_DFF_E)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       5.414         ddr_hdmi/fram_buf_hdmi/wr_buf_3/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       5.649 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       6.394         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[1]/CE (GTP_DFF_E)

 Data arrival time                                                   6.394         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.394                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.429                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/D (GTP_DFF)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_1d
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[0]/D (GTP_DFF)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d [0]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[0]/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[1]/D (GTP_DFF)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_1d [1]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[1]/D (GTP_DFF)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_data_2d[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_pulse/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N45_mux4/I4 (GTP_LUT5)
                                   td                    0.299       7.823 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N45_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.287         ddr_hdmi/fram_buf_hdmi/wr_buf_2/_N800
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N45_mux10/I4 (GTP_LUT5)
                                   td                    0.185       8.472 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N45_mux10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.936         ddr_hdmi/fram_buf_hdmi/wr_buf_2/_N812
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N47_3/I3 (GTP_LUT4)
                                   td                    0.185       9.121 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N47_3/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       9.121         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N47
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_pulse/D (GTP_DFF)

 Data arrival time                                                   9.121         Logic Levels: 3  
                                                                                   Logic: 0.998ns(38.444%), Route: 1.598ns(61.556%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_pulse/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.188                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[0]/CE (GTP_DFF_E)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       7.759 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       8.504         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[0]/CE (GTP_DFF_E)

 Data arrival time                                                   8.504         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                   8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.229                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[1]/CE (GTP_DFF_E)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       7.524         ddr_hdmi/fram_buf_hdmi/wr_buf_2/x_cnt [0]
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13_5/I0 (GTP_LUT3)
                                   td                    0.235       7.759 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13_5/Z (GTP_LUT3)
                                   net (fanout=33)       0.745       8.504         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N13
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[1]/CE (GTP_DFF_E)

 Data arrival time                                                   8.504         Logic Levels: 1  
                                                                                   Logic: 0.564ns(28.499%), Route: 1.415ns(71.501%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/write_data[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                             -0.542      29.733                          

 Data required time                                                 29.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.733                          
 Data arrival time                                                   8.504                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.229                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_1d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_1d/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_1d
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[0]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[0]/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d [0]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[1]/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[1]/D (GTP_DFF)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[1]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_1d [1]
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[1]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_data_2d[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)
Endpoint    : ddr_hdmi/b_out[3]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       6.120 r       ddr_hdmi/h_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=99)       1.274       7.394         ddr_hdmi/h_count [1]
                                                                                   ddr_hdmi/N1235.lt_0/I3 (GTP_LUT5CARRY)
                                   td                    0.363       7.757 f       ddr_hdmi/N1235.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.757         ddr_hdmi/N1235.co [0]
                                                                                   ddr_hdmi/N1235.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.787 r       ddr_hdmi/N1235.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.787         ddr_hdmi/N1235.co [2]
                                                                                   ddr_hdmi/N1235.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.817 r       ddr_hdmi/N1235.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         ddr_hdmi/N1235.co [4]
                                                                                   ddr_hdmi/N1235.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.847 r       ddr_hdmi/N1235.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         ddr_hdmi/N1235.co [6]
                                                                                   ddr_hdmi/N1235.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.877 r       ddr_hdmi/N1235.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         ddr_hdmi/N1235.co [8]
                                                                                   ddr_hdmi/N1235.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       ddr_hdmi/N1235.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         ddr_hdmi/N1235.co [10]
                                                                                   ddr_hdmi/N1235.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       ddr_hdmi/N1235.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         ddr_hdmi/N1235.co [14]
                                                                                   ddr_hdmi/N1235.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.173 r       ddr_hdmi/N1235.lt_8/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.778         ddr_hdmi/N1235   
                                                                                   ddr_hdmi/N1248_5/I3 (GTP_LUT4)
                                   td                    0.265       9.043 f       ddr_hdmi/N1248_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.507         ddr_hdmi/N1248   
                                                                                   ddr_hdmi/N3372_1090/I4 (GTP_LUT5)
                                   td                    0.185       9.692 r       ddr_hdmi/N3372_1090/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.156         ddr_hdmi/_N69384 
                                                                                   ddr_hdmi/N3372_1092/I4 (GTP_LUT5)
                                   td                    0.185      10.341 r       ddr_hdmi/N3372_1092/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.805         ddr_hdmi/_N69386 
                                                                                   ddr_hdmi/N3372_1144/I0 (GTP_LUT5)
                                   td                    0.279      11.084 f       ddr_hdmi/N3372_1144/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.548         ddr_hdmi/_N69438 
                                                                                   ddr_hdmi/N3372_1145/I4 (GTP_LUT5)
                                   td                    0.185      11.733 r       ddr_hdmi/N3372_1145/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.197         ddr_hdmi/_N69439 
                                                                                   ddr_hdmi/N3372_1151/I4 (GTP_LUT5)
                                   td                    0.185      12.382 r       ddr_hdmi/N3372_1151/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.846         ddr_hdmi/_N69445 
                                                                                   ddr_hdmi/N3372_1153/I4 (GTP_LUT5)
                                   td                    0.172      13.018 f       ddr_hdmi/N3372_1153/Z (GTP_LUT5)
                                   net (fanout=17)       0.670      13.688         ddr_hdmi/N3372   
                                                                           f       ddr_hdmi/b_out[3]/R (GTP_DFF_R)

 Data arrival time                                                  13.688         Logic Levels: 15 
                                                                                   Logic: 2.564ns(32.468%), Route: 5.333ns(67.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Setup time                                             -0.346      32.295                          

 Data required time                                                 32.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.295                          
 Data arrival time                                                  13.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.607                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)
Endpoint    : ddr_hdmi/b_out[4]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       6.120 r       ddr_hdmi/h_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=99)       1.274       7.394         ddr_hdmi/h_count [1]
                                                                                   ddr_hdmi/N1235.lt_0/I3 (GTP_LUT5CARRY)
                                   td                    0.363       7.757 f       ddr_hdmi/N1235.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.757         ddr_hdmi/N1235.co [0]
                                                                                   ddr_hdmi/N1235.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.787 r       ddr_hdmi/N1235.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.787         ddr_hdmi/N1235.co [2]
                                                                                   ddr_hdmi/N1235.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.817 r       ddr_hdmi/N1235.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         ddr_hdmi/N1235.co [4]
                                                                                   ddr_hdmi/N1235.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.847 r       ddr_hdmi/N1235.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         ddr_hdmi/N1235.co [6]
                                                                                   ddr_hdmi/N1235.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.877 r       ddr_hdmi/N1235.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         ddr_hdmi/N1235.co [8]
                                                                                   ddr_hdmi/N1235.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       ddr_hdmi/N1235.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         ddr_hdmi/N1235.co [10]
                                                                                   ddr_hdmi/N1235.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       ddr_hdmi/N1235.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         ddr_hdmi/N1235.co [14]
                                                                                   ddr_hdmi/N1235.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.173 r       ddr_hdmi/N1235.lt_8/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.778         ddr_hdmi/N1235   
                                                                                   ddr_hdmi/N1248_5/I3 (GTP_LUT4)
                                   td                    0.265       9.043 f       ddr_hdmi/N1248_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.507         ddr_hdmi/N1248   
                                                                                   ddr_hdmi/N3372_1090/I4 (GTP_LUT5)
                                   td                    0.185       9.692 r       ddr_hdmi/N3372_1090/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.156         ddr_hdmi/_N69384 
                                                                                   ddr_hdmi/N3372_1092/I4 (GTP_LUT5)
                                   td                    0.185      10.341 r       ddr_hdmi/N3372_1092/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.805         ddr_hdmi/_N69386 
                                                                                   ddr_hdmi/N3372_1144/I0 (GTP_LUT5)
                                   td                    0.279      11.084 f       ddr_hdmi/N3372_1144/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.548         ddr_hdmi/_N69438 
                                                                                   ddr_hdmi/N3372_1145/I4 (GTP_LUT5)
                                   td                    0.185      11.733 r       ddr_hdmi/N3372_1145/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.197         ddr_hdmi/_N69439 
                                                                                   ddr_hdmi/N3372_1151/I4 (GTP_LUT5)
                                   td                    0.185      12.382 r       ddr_hdmi/N3372_1151/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.846         ddr_hdmi/_N69445 
                                                                                   ddr_hdmi/N3372_1153/I4 (GTP_LUT5)
                                   td                    0.172      13.018 f       ddr_hdmi/N3372_1153/Z (GTP_LUT5)
                                   net (fanout=17)       0.670      13.688         ddr_hdmi/N3372   
                                                                           f       ddr_hdmi/b_out[4]/R (GTP_DFF_R)

 Data arrival time                                                  13.688         Logic Levels: 15 
                                                                                   Logic: 2.564ns(32.468%), Route: 5.333ns(67.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Setup time                                             -0.346      32.295                          

 Data required time                                                 32.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.295                          
 Data arrival time                                                  13.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.607                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)
Endpoint    : ddr_hdmi/b_out[5]/R (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/h_count[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       6.120 r       ddr_hdmi/h_count[1]/Q (GTP_DFF_RE)
                                   net (fanout=99)       1.274       7.394         ddr_hdmi/h_count [1]
                                                                                   ddr_hdmi/N1235.lt_0/I3 (GTP_LUT5CARRY)
                                   td                    0.363       7.757 f       ddr_hdmi/N1235.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.757         ddr_hdmi/N1235.co [0]
                                                                                   ddr_hdmi/N1235.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.787 r       ddr_hdmi/N1235.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.787         ddr_hdmi/N1235.co [2]
                                                                                   ddr_hdmi/N1235.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.817 r       ddr_hdmi/N1235.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.817         ddr_hdmi/N1235.co [4]
                                                                                   ddr_hdmi/N1235.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.847 r       ddr_hdmi/N1235.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.847         ddr_hdmi/N1235.co [6]
                                                                                   ddr_hdmi/N1235.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.877 r       ddr_hdmi/N1235.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.877         ddr_hdmi/N1235.co [8]
                                                                                   ddr_hdmi/N1235.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.907 r       ddr_hdmi/N1235.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.907         ddr_hdmi/N1235.co [10]
                                                                                   ddr_hdmi/N1235.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.937 r       ddr_hdmi/N1235.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.937         ddr_hdmi/N1235.co [14]
                                                                                   ddr_hdmi/N1235.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.173 r       ddr_hdmi/N1235.lt_8/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       8.778         ddr_hdmi/N1235   
                                                                                   ddr_hdmi/N1248_5/I3 (GTP_LUT4)
                                   td                    0.265       9.043 f       ddr_hdmi/N1248_5/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       9.507         ddr_hdmi/N1248   
                                                                                   ddr_hdmi/N3372_1090/I4 (GTP_LUT5)
                                   td                    0.185       9.692 r       ddr_hdmi/N3372_1090/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.156         ddr_hdmi/_N69384 
                                                                                   ddr_hdmi/N3372_1092/I4 (GTP_LUT5)
                                   td                    0.185      10.341 r       ddr_hdmi/N3372_1092/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.805         ddr_hdmi/_N69386 
                                                                                   ddr_hdmi/N3372_1144/I0 (GTP_LUT5)
                                   td                    0.279      11.084 f       ddr_hdmi/N3372_1144/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      11.548         ddr_hdmi/_N69438 
                                                                                   ddr_hdmi/N3372_1145/I4 (GTP_LUT5)
                                   td                    0.185      11.733 r       ddr_hdmi/N3372_1145/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.197         ddr_hdmi/_N69439 
                                                                                   ddr_hdmi/N3372_1151/I4 (GTP_LUT5)
                                   td                    0.185      12.382 r       ddr_hdmi/N3372_1151/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      12.846         ddr_hdmi/_N69445 
                                                                                   ddr_hdmi/N3372_1153/I4 (GTP_LUT5)
                                   td                    0.172      13.018 f       ddr_hdmi/N3372_1153/Z (GTP_LUT5)
                                   net (fanout=17)       0.670      13.688         ddr_hdmi/N3372   
                                                                           f       ddr_hdmi/b_out[5]/R (GTP_DFF_R)

 Data arrival time                                                  13.688         Logic Levels: 15 
                                                                                   Logic: 2.564ns(32.468%), Route: 5.333ns(67.532%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Setup time                                             -0.346      32.295                          

 Data required time                                                 32.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.295                          
 Data arrival time                                                  13.688                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.607                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[3]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[0]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.578         ddr_hdmi/o_rgb565 [0]
                                                                           f       ddr_hdmi/b_out[3]/D (GTP_DFF_R)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                               0.047       5.838                          

 Data required time                                                  5.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.838                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[4]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.578         ddr_hdmi/o_rgb565 [1]
                                                                           f       ddr_hdmi/b_out[4]/D (GTP_DFF_R)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                               0.047       5.838                          

 Data required time                                                  5.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.838                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)
Endpoint    : ddr_hdmi/b_out[5]/D (GTP_DFF_R)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/genblk1.read_data[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       6.578         ddr_hdmi/o_rgb565 [2]
                                                                           f       ddr_hdmi/b_out[5]/D (GTP_DFF_R)

 Data arrival time                                                   6.578         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/b_out[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       5.791                          
 clock uncertainty                                       0.000       5.791                          

 Hold time                                               0.047       5.838                          

 Data required time                                                  5.838                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.838                          
 Data arrival time                                                   6.578                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 rx_clki                                                 0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000      80.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      82.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      79.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      79.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      79.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196      81.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.329      82.273 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      82.737         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                  82.737         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 sys_clk                                                 0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      85.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      85.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      86.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      86.791                          
 clock uncertainty                                      -0.150      86.641                          

 Setup time                                              0.034      86.675                          

 Data required time                                                 86.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 86.675                          
 Data arrival time                                                  82.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.938                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 rx_clki                                                 0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000      80.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      82.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      79.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      79.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      79.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196      81.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.329      82.273 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      82.737         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                  82.737         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 sys_clk                                                 0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      85.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      85.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      86.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      86.791                          
 clock uncertainty                                      -0.150      86.641                          

 Setup time                                              0.034      86.675                          

 Data required time                                                 86.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 86.675                          
 Data arrival time                                                  82.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.938                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        80.000      80.000 r                        
 rx_clki                                                 0.000      80.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000      80.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211      81.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      82.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      79.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      79.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      79.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196      81.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.329      82.273 r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464      82.737         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [3]
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                  82.737         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        81.000      81.000 r                        
 sys_clk                                                 0.000      81.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      81.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      82.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      85.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      85.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      86.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      86.791                          
 clock uncertainty                                      -0.150      86.641                          

 Setup time                                              0.034      86.675                          

 Data required time                                                 86.675                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 86.675                          
 Data arrival time                                                  82.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.938                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 rx_clki                                                 0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     216.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     218.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     215.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     215.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     215.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     217.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     218.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     218.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [1]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/D (GTP_DFF_C)

 Data arrival time                                                 218.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 sys_clk                                                 0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     216.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     220.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     220.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     221.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     221.791                          
 clock uncertainty                                       0.150     221.941                          

 Hold time                                               0.047     221.988                          

 Data required time                                                221.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.988                          
 Data arrival time                                                 218.731                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.257                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 rx_clki                                                 0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     216.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     218.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     215.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     215.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     215.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     217.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     218.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     218.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [2]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/D (GTP_DFF_C)

 Data arrival time                                                 218.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 sys_clk                                                 0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     216.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     220.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     220.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     221.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     221.791                          
 clock uncertainty                                       0.150     221.941                          

 Hold time                                               0.047     221.988                          

 Data required time                                                221.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.988                          
 Data arrival time                                                 218.731                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.257                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       216.000     216.000 r                        
 rx_clki                                                 0.000     216.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     216.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     218.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     215.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     215.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     215.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     217.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/CLK (GTP_DFF_C)

                                   tco                   0.323     218.267 f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     218.731         video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/rptr [3]
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/D (GTP_DFF_C)

 Data arrival time                                                 218.731         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       216.000     216.000 r                        
 sys_clk                                                 0.000     216.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     216.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     217.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     220.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     220.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     221.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     221.791                          
 clock uncertainty                                       0.150     221.941                          

 Hold time                                               0.047     221.988                          

 Data required time                                                221.988                          
----------------------------------------------------------------------------------------------------
 Data required time                                                221.988                          
 Data arrival time                                                 218.731                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1461)     2.197       6.941         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.025%), Route: 2.197ns(86.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1461)     2.197       6.941         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.025%), Route: 2.197ns(86.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/ddr_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1461)     2.197       6.941         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N17
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   6.941         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.025%), Route: 2.197ns(86.975%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      22.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.882                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_DDR3_50H/u_ddrphy_top/logic_rstn
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/I (GTP_INV)
                                   td                    0.000       4.744 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0/Z (GTP_INV)
                                   net (fanout=22)       0.693       5.437         u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.437         Logic Levels: 1  
                                                                                   Logic: 0.329ns(32.192%), Route: 0.693ns(67.808%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         u_DDR3_50H/pll_clkin
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.437                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1380)     2.144       9.384         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/C (GTP_DFF_C)

 Data arrival time                                                   9.384         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.304%), Route: 2.144ns(86.696%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1380)     2.144       9.384         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/C (GTP_DFF_C)

 Data arrival time                                                   9.384         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.304%), Route: 2.144ns(86.696%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       7.240         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/I (GTP_INV)
                                   td                    0.000       7.240 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0/Z (GTP_INV)
                                   net (fanout=1380)     2.144       9.384         u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/N0
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/C (GTP_DFF_C)

 Data arrival time                                                   9.384         Logic Levels: 1  
                                                                                   Logic: 0.329ns(13.304%), Route: 2.144ns(86.696%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 sys_clk                                                 0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      10.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008      12.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146      16.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.542      16.019                          

 Data required time                                                 16.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.019                          
 Data arrival time                                                   9.384                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.635                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=8)        0.730       7.964         u_DDR3_50H/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.964         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.964                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.864                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.981 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.586         rstn_1ms[1]      
                                                                                   N170_9/I2 (GTP_LUT4)
                                   td                    0.280       6.866 f       N170_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.330         _N66914          
                                                                                   N170_14/I1 (GTP_LUT5)
                                   td                    0.233       7.563 r       N170_14/Z (GTP_LUT5)
                                   net (fanout=4)        0.000       7.563         nt_rstn_out      
                                                                                   hdmi_ddr/ms72xx_ctl/N0_1/I (GTP_INV)
                                   td                    0.000       7.563 f       hdmi_ddr/ms72xx_ctl/N0_1/Z (GTP_INV)
                                   net (fanout=1888)     2.470      10.033         hdmi_ddr/ms72xx_ctl/N0_1
                                                                           f       hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                  10.033         Logic Levels: 3  
                                                                                   Logic: 0.842ns(19.219%), Route: 3.539ns(80.781%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 sys_clk                                                 0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     104.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089     104.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119     105.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     105.652                          
 clock uncertainty                                      -0.150     105.502                          

 Recovery time                                          -0.542     104.960                          

 Data required time                                                104.960                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.960                          
 Data arrival time                                                  10.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.927                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.652
  Launch Clock Delay      :  5.652
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       5.975 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       6.528         rstn_1ms[13]     
                                                                                   N170_14/I2 (GTP_LUT5)
                                   td                    0.428       6.956 r       N170_14/Z (GTP_LUT5)
                                   net (fanout=4)        0.000       6.956         nt_rstn_out      
                                                                                   hdmi_ddr/ms72xx_ctl/N0_1/I (GTP_INV)
                                   td                    0.000       6.956 f       hdmi_ddr/ms72xx_ctl/N0_1/Z (GTP_INV)
                                   net (fanout=1888)     2.470       9.426         hdmi_ddr/ms72xx_ctl/N0_1
                                                                           f       hdmi_ddr/ms72xx_ctl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   9.426         Logic Levels: 2  
                                                                                   Logic: 0.751ns(19.899%), Route: 3.023ns(80.101%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.652                          
 clock uncertainty                                       0.000       5.652                          

 Removal time                                           -0.251       5.401                          

 Data required time                                                  5.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.401                          
 Data arrival time                                                   9.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.025                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329     141.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      1.507     142.627         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 142.627         Logic Levels: 0  
                                                                                   Logic: 0.329ns(17.919%), Route: 1.507ns(82.081%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Recovery time                                          -0.122     137.672                          

 Data required time                                                137.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.672                          
 Data arrival time                                                 142.627                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.955                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329     141.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      1.507     142.627         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 142.627         Logic Levels: 0  
                                                                                   Logic: 0.329ns(17.919%), Route: 1.507ns(82.081%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Recovery time                                          -0.122     137.672                          

 Data required time                                                137.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.672                          
 Data arrival time                                                 142.627                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.955                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                       135.000     135.000 r                        
 sys_clk                                                 0.000     135.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000     135.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     136.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233     139.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098     139.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249     140.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.329     141.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      1.507     142.627         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                 142.627         Logic Levels: 0  
                                                                                   Logic: 0.329ns(17.919%), Route: 1.507ns(82.081%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       136.000     136.000 r                        
 rx_clki                                                 0.000     136.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000     136.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211     137.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091     138.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018     135.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464     135.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000     135.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196     137.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000     137.944                          
 clock uncertainty                                      -0.150     137.794                          

 Recovery time                                          -0.122     137.672                          

 Data required time                                                137.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                137.672                          
 Data arrival time                                                 142.627                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.955                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Removal time                                           -0.251       1.843                          

 Data required time                                                  1.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.843                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.264                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Removal time                                           -0.251       1.843                          

 Data required time                                                  1.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.843                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.264                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    -3.847  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.150       2.094                          

 Removal time                                           -0.251       1.843                          

 Data required time                                                  1.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.843                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.264                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Recovery time                                          -0.542       9.252                          

 Data required time                                                  9.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.252                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Recovery time                                          -0.542       9.252                          

 Data required time                                                  9.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.252                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 rx_clki                                                 0.000       8.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       8.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018       7.284 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464       7.748         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       7.748 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       9.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       9.944                          
 clock uncertainty                                      -0.150       9.794                          

 Recovery time                                          -0.542       9.252                          

 Data required time                                                  9.252                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.252                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.255                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[0]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Removal time                                           -0.251       1.693                          

 Data required time                                                  1.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.693                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[1]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Removal time                                           -0.251       1.693                          

 Data required time                                                  1.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.693                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)
Endpoint    : video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)
Path Group  : rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.944
  Launch Clock Delay      :  1.944
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/CLK (GTP_DFF_P)

                                   tco                   0.323       2.267 f       video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/crcre/Q (GTP_DFF_P)
                                   net (fanout=32)       0.730       2.997         video_ethernet/mac_test0/mac_top0/mac_rx0/crcre
                                                                           f       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/P (GTP_DFF_PE)

 Data arrival time                                                   2.997         Logic Levels: 0  
                                                                                   Logic: 0.323ns(30.674%), Route: 0.730ns(69.326%)
----------------------------------------------------------------------------------------------------

 Clock rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 rx_clki                                                 0.000       0.000 r       rx_clki (port)   
                                   net (fanout=1)        0.000       0.000         rx_clki          
                                                                                   rx_clki_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rx_clki_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_rx_clki       
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -3.018      -0.716 r       video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        0.464      -0.252         video_ethernet/util_gmii_to_rgmii_m0/rx_clki_shft
                                                                                   video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      -0.252 r       video_ethernet/util_gmii_to_rgmii_m0/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=2097)     2.196       1.944         video_ethernet/gmii_rx_clk
                                                                           r       video_ethernet/mac_test0/mac_top0/mac_rx0/c0/Crc[2]/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       1.944                          
 clock uncertainty                                       0.000       1.944                          

 Removal time                                           -0.251       1.693                          

 Data required time                                                  1.693                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.693                          
 Data arrival time                                                   2.997                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.304                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_4/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_4/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos1_pclk    
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera 
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.738 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.154                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.738 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.154                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.738         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.738 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.093         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.093         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204    1004.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.093                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.154                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.744 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.744 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : m1_soc_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       4.744         ddr_hdmi/fram_buf_hdmi/wr_buf_3/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/I (GTP_INV)
                                   td                    0.000       4.744 f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       6.099         ddr_hdmi/fram_buf_hdmi/wr_buf_3/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.099         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock m1_soc_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=115)      3.204       4.415         nt_pixclk_in     
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.053       4.362                          

 Data required time                                                  4.362                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.362                          
 Data arrival time                                                   6.099                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.848         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.848 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.203         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.203         Logic Levels: 1  
                                                                                   Logic: 0.323ns(19.249%), Route: 1.355ns(80.751%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398      26.409         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146      30.325         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   8.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.954                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.854 r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=4)        0.000       6.854         ddr_hdmi/fram_buf_hdmi/wr_buf_2/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/I (GTP_INV)
                                   td                    0.000       6.854 f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1/Z (GTP_INV)
                                   net (fanout=16)       1.355       8.209         ddr_hdmi/fram_buf_hdmi/wr_buf_2/N5_1
                                                                           f       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.209         Logic Levels: 1  
                                                                                   Logic: 0.329ns(19.537%), Route: 1.355ns(80.463%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=41)       1.398       2.609         nt_cmos2_pclk    
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=166)      3.146       6.525         pixclk_in_camera_1
                                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.053       6.472                          

 Data required time                                                  6.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.472                          
 Data arrival time                                                   8.209                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.737                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Recovery time                                          -0.542      32.099                          

 Data required time                                                 32.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.099                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.992                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Recovery time                                          -0.542      32.099                          

 Data required time                                                 32.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.099                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.992                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)
Endpoint    : video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.791
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/CLK (GTP_DFF)

                                   tco                   0.323       6.114 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d/Q (GTP_DFF)
                                   net (fanout=131)      0.993       7.107         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d
                                                                           f       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.107         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.544%), Route: 0.993ns(75.456%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                        27.000      27.000 r                        
 sys_clk                                                 0.000      27.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      27.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      28.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233      31.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098      31.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249      32.791         nt_pixclk_out    
                                                                           r       video_ethernet/camera_fifo_inst/U_ipml_fifo_camera_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      32.791                          
 clock uncertainty                                      -0.150      32.641                          

 Recovery time                                          -0.542      32.099                          

 Data required time                                                 32.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.099                          
 Data arrival time                                                   7.107                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.992                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       6.120         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38/I (GTP_INV)
                                   td                    0.000       6.120 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38/Z (GTP_INV)
                                   net (fanout=8)        1.244       7.364         ddr_hdmi/fram_buf_hdmi/rd_buf/N38
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.364         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.915%), Route: 1.244ns(79.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.763       6.305         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Removal time                                           -0.026       6.279                          

 Data required time                                                  6.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.279                          
 Data arrival time                                                   7.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.085                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       6.120         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38/I (GTP_INV)
                                   td                    0.000       6.120 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38/Z (GTP_INV)
                                   net (fanout=8)        1.244       7.364         ddr_hdmi/fram_buf_hdmi/rd_buf/N38
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.364         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.915%), Route: 1.244ns(79.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.763       6.305         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Removal time                                           -0.026       6.279                          

 Data required time                                                  6.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.279                          
 Data arrival time                                                   7.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.085                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.305
  Launch Clock Delay      :  5.791
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.249       5.791         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/CLK (GTP_DFF)

                                   tco                   0.329       6.120 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/Q (GTP_DFF)
                                   net (fanout=1)        0.000       6.120         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
                                                                                   ddr_hdmi/fram_buf_hdmi/rd_buf/N38/I (GTP_INV)
                                   td                    0.000       6.120 f       ddr_hdmi/fram_buf_hdmi/rd_buf/N38/Z (GTP_INV)
                                   net (fanout=8)        1.244       7.364         ddr_hdmi/fram_buf_hdmi/rd_buf/N38
                                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   7.364         Logic Levels: 1  
                                                                                   Logic: 0.329ns(20.915%), Route: 1.244ns(79.085%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred (rising edge)
                                                         0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.098       4.542 r       u_pll/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=335)      1.763       6.305         nt_pixclk_out    
                                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       6.305                          
 clock uncertainty                                       0.000       6.305                          

 Removal time                                           -0.026       6.279                          

 Data required time                                                  6.279                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.279                          
 Data arrival time                                                   7.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.085                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : rstn_out (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     3.233       4.444         nt_sys_clk       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       4.533 r       u_pll/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=258)      1.119       5.652         cfg_clk          
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       5.981 r       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       6.586         rstn_1ms[1]      
                                                                                   N170_9/I2 (GTP_LUT4)
                                   td                    0.280       6.866 f       N170_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.330         _N66914          
                                                                                   N170_14/I1 (GTP_LUT5)
                                   td                    0.239       7.569 f       N170_14/Z (GTP_LUT5)
                                   net (fanout=4)        3.097      10.666         nt_rstn_out      
                                                                                   rstn_out_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.469 f       rstn_out_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.469         rstn_out         
 rstn_out                                                                  f       rstn_out (port)  

 Data arrival time                                                  13.469         Logic Levels: 3  
                                                                                   Logic: 3.651ns(46.706%), Route: 4.166ns(53.294%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=312)      2.062       9.302         u_DDR3_50H/u_ddrphy_top/calib_done
                                                                                   u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172       9.474 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      10.565         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      13.368 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      13.368         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  13.368         Logic Levels: 2  
                                                                                   Logic: 3.304ns(51.169%), Route: 3.153ns(48.831%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2108)     1.008       2.219         nt_sys_clk       
                                                                                   u_DDR3_50H/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       u_DDR3_50H/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         u_DDR3_50H/pll_clkin
                                                                                   u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         u_DDR3_50H/ddrphy_ioclk_source [0]
                                                                                   u_DDR3_50H/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       u_DDR3_50H/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=3922)     3.146       6.911         core_clk         
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=25)       2.067       9.301         nt_LED[2]        
                                                                                   LED_obuf[2]/I (GTP_OUTBUF)
                                   td                    2.803      12.104 f       LED_obuf[2]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.104         LED[2]           
 LED[2]                                                                    f       LED[2] (port)    

 Data arrival time                                                  12.104         Logic Levels: 1  
                                                                                   Logic: 3.126ns(60.196%), Route: 2.067ns(39.804%)
====================================================================================================

====================================================================================================

Startpoint  : iic_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_sda                                                 0.000       0.000 r       iic_sda (port)   
                                   net (fanout=1)        0.000       0.000         nt_iic_sda       
                                                                                   hdmi_ddr.ms72xx_ctl.iic_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hdmi_ddr.ms72xx_ctl.iic_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N0              
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 iic_tx_sda                                              0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.000       0.000         nt_iic_tx_sda    
                                                                                   hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/O (GTP_IOBUF)
                                   net (fanout=1)        1.091       2.302         _N1              
                                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/D (GTP_DFF_RE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : ov5640_ddr/cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       ov5640_ddr/cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          ddr_hdmi/box_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           ddr_hdmi/box_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          ddr_hdmi/box_cnt[1]/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           ov5640_ddr/cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos1_8_16bit/de_i_r/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           ov5640_ddr/cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          ov5640_ddr/cmos2_8_16bit/de_i_r/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          ov5640_ddr/coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           ov5640_ddr/coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          ov5640_ddr/coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{rx_clki|video_ethernet/util_gmii_to_rgmii_m0/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          video_ethernet/util_gmii_to_rgmii_m0/gtp_ogddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           video_ethernet/util_gmii_to_rgmii_m0/gtp_ogddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           video_ethernet/util_gmii_to_rgmii_m0/gtp_ogddr2/RCLK
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/wr_buf_4/wr_fram_buf4/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{m1_soc_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/wr_buf_3/wr_fram_buf3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/wr_buf_2/wr_fram_buf2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{sys_clk|u_pll/u_pll_e3/CLKOUT3_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 12.602      13.500          0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 12.602      13.500          0.898           Low Pulse Width                           ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 12.602      13.500          0.898           High Pulse Width                          ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                      
+--------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/compile/m1_soc_top_comp.adf               
|            | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/source/M1_SoC_TOP.fdc                     
| Output     | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/synthesize/m1_soc_top_syn.adf             
|            | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/synthesize/m1_soc_top_syn.vm              
|            | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/synthesize/m1_soc_top_controlsets.txt     
|            | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/synthesize/snr.db                         
|            | C:/Users/YHX/Desktop/rtl_design_V1.9.1_30hz_hsst/pnr/synthesize/m1_soc_top.snr                 
+--------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -fanout_guide 1000 -min_controlset_size 4 -selected_syn_tool_opt 2 
Peak memory: 511 MB
Total CPU  time to synthesize completion : 0h:0m:23s
Process Total CPU  time to synthesize completion : 0h:0m:23s
Total real time to synthesize completion : 0h:0m:46s
