 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: sch                                 Date:  5- 9-2022,  5:39PM
Device Used: XC9572XL-10-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
27 /72  ( 37%) 118 /360  ( 33%) 50 /216 ( 23%)   24 /72  ( 33%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           3/18       14/54       17/90       2/ 9
FB2           9/18       14/54       45/90       0/ 9
FB3           6/18        8/54       12/90       0/ 9
FB4           9/18       14/54       44/90       7/ 7*
             -----       -----       -----      -----    
             27/72       50/216     118/360      9/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'IN_10MHz' mapped onto global clock net GCK1.
Signal 'DDS_FREQ' mapped onto global clock net GCK3.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :     7      28
Output        :    2           2    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    2           2    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      9           9

** Power Data **

There are 27 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'sch.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'DDS_FREQ' based upon the LOC
   constraint 'P1'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'IN_10MHz' based upon the LOC
   constraint 'P43'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 2 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
CPU_IRQ                       3     6     FB4_14  23   I/O     O       STD  FAST 
DAC_LDAC                      4     7     FB4_15  27   I/O     O       STD  FAST 

** 25 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
XLXI_12/CB0/XLXN_14           3     11    FB1_16  STD  RESET
XLXI_12/Q<7>                  7     14    FB1_17  STD  RESET
XLXI_12/Q<6>                  7     13    FB1_18  STD  RESET
XLXI_12/Q<11>                 6     10    FB2_1   STD  RESET
XLXI_12/Q<8>                  3     7     FB2_10  STD  RESET
XLXI_12/CB8/XLXN_14           3     11    FB2_11  STD  RESET
XLXI_12/Q<9>                  4     8     FB2_12  STD  RESET
XLXI_12/Q<10>                 5     9     FB2_13  STD  RESET
XLXI_12/Q<15>                 6     14    FB2_15  STD  RESET
XLXI_12/Q<14>                 6     13    FB2_16  STD  RESET
XLXI_12/Q<13>                 6     12    FB2_17  STD  RESET
XLXI_12/Q<12>                 6     11    FB2_18  STD  RESET
XLXN_176                      2     3     FB3_13  STD  RESET
XLXN_175                      2     3     FB3_14  STD  RESET
XLXN_248                      2     2     FB3_15  STD  RESET
XLXN_247                      2     2     FB3_16  STD  RESET
XLXN_246                      2     2     FB3_17  STD  RESET
XLXN_245                      2     2     FB3_18  STD  RESET
XLXN_176/XLXN_176_RSTF__$INT  1     2     FB4_1   STD  
XLXI_12/Q<0>                  3     7     FB4_11  STD  RESET
XLXI_12/Q<1>                  5     8     FB4_12  STD  RESET
XLXI_12/Q<5>                  7     12    FB4_13  STD  RESET
XLXI_12/Q<4>                  7     11    FB4_16  STD  RESET
XLXI_12/Q<3>                  7     10    FB4_17  STD  RESET
XLXI_12/Q<2>                  7     9     FB4_18  STD  RESET

** 7 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
IN_10MHz                      FB1_9   43   GCK/I/O GCK
DDS_FREQ                      FB1_14  1    GCK/I/O GCK
Freq_control<3>               FB4_2   19   I/O     I
Freq_control<2>               FB4_5   20   I/O     I
Freq_control<1>               FB4_8   21   I/O     I
Freq_control<0>               FB4_11  22   I/O     I
COUNT_EN                      FB4_17  28   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0   /\2   3     FB1_1         (b)     (b)
(unused)              0       0     0   5     FB1_2   39    I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   40    I/O     
(unused)              0       0     0   5     FB1_6   41    I/O     
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   42    I/O     
(unused)              0       0     0   5     FB1_9   43    GCK/I/O GCK
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  44    GCK/I/O 
(unused)              0       0     0   5     FB1_12        (b)     
(unused)              0       0     0   5     FB1_13        (b)     
(unused)              0       0     0   5     FB1_14  1     GCK/I/O GCK
(unused)              0       0     0   5     FB1_15  2     I/O     
XLXI_12/CB0/XLXN_14   3       0   \/2   0     FB1_16        (b)     (b)
XLXI_12/Q<7>          7       2<-   0   0     FB1_17  3     I/O     (b)
XLXI_12/Q<6>          7       2<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_12/CB0/XLXN_14   6: XLXI_12/Q<3>      11: XLXN_245 
  2: XLXI_12/CB8/XLXN_14   7: XLXI_12/Q<4>      12: XLXN_246 
  3: XLXI_12/Q<0>          8: XLXI_12/Q<5>      13: XLXN_247 
  4: XLXI_12/Q<1>          9: XLXI_12/Q<6>      14: XLXN_248 
  5: XLXI_12/Q<2>         10: XLXI_12/Q<7>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_12/CB0/XLXN_14  XXXXXXXXXX...X.......................... 11
XLXI_12/Q<7>         XXXXXXXXXXXXXX.......................... 14
XLXI_12/Q<6>         XXXXXXXXX.XXXX.......................... 13
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXI_12/Q<11>         6       3<- /\2   0     FB2_1         (b)     (b)
(unused)              0       0   /\3   2     FB2_2   29    I/O     (b)
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   30    I/O     
(unused)              0       0     0   5     FB2_6   31    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   32    I/O     
(unused)              0       0     0   5     FB2_9   33    GSR/I/O 
XLXI_12/Q<8>          3       0     0   2     FB2_10        (b)     (b)
XLXI_12/CB8/XLXN_14   3       0     0   2     FB2_11  34    GTS/I/O (b)
XLXI_12/Q<9>          4       0     0   1     FB2_12        (b)     (b)
XLXI_12/Q<10>         5       0     0   0     FB2_13        (b)     (b)
(unused)              0       0   \/2   3     FB2_14  36    GTS/I/O (b)
XLXI_12/Q<15>         6       2<- \/1   0     FB2_15  37    I/O     (b)
XLXI_12/Q<14>         6       1<-   0   0     FB2_16        (b)     (b)
XLXI_12/Q<13>         6       1<-   0   0     FB2_17  38    I/O     (b)
XLXI_12/Q<12>         6       2<- /\1   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_12/CB0/XLXN_14   6: XLXI_12/Q<13>     11: XLXN_245 
  2: XLXI_12/CB8/XLXN_14   7: XLXI_12/Q<14>     12: XLXN_246 
  3: XLXI_12/Q<10>         8: XLXI_12/Q<15>     13: XLXN_247 
  4: XLXI_12/Q<11>         9: XLXI_12/Q<8>      14: XLXN_248 
  5: XLXI_12/Q<12>        10: XLXI_12/Q<9>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXI_12/Q<11>        XXXX....XXXXXX.......................... 10
XLXI_12/Q<8>         XX......X.XXXX.......................... 7
XLXI_12/CB8/XLXN_14  XXXXXXXXXX...X.......................... 11
XLXI_12/Q<9>         XX......XXXXXX.......................... 8
XLXI_12/Q<10>        XXX.....XXXXXX.......................... 9
XLXI_12/Q<15>        XXXXXXXXXXXXXX.......................... 14
XLXI_12/Q<14>        XXXXXXX.XXXXXX.......................... 13
XLXI_12/Q<13>        XXXXXX..XXXXXX.......................... 12
XLXI_12/Q<12>        XXXXX...XXXXXX.......................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   5     I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   6     I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   7     I/O     
(unused)              0       0     0   5     FB3_9   8     I/O     
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  12    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
XLXN_176              2       0     0   3     FB3_13        (b)     (b)
XLXN_175              2       0     0   3     FB3_14  13    I/O     (b)
XLXN_248              2       0     0   3     FB3_15  14    I/O     (b)
XLXN_247              2       0     0   3     FB3_16  18    I/O     (b)
XLXN_246              2       0     0   3     FB3_17  16    I/O     (b)
XLXN_245              2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: COUNT_EN           4: Freq_control<2>    7: XLXN_176 
  2: Freq_control<0>    5: Freq_control<3>    8: XLXN_176/XLXN_176_RSTF__$INT 
  3: Freq_control<1>    6: XLXN_175         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_176             .....XXX................................ 3
XLXN_175             .....XXX................................ 3
XLXN_248             X...X................................... 2
XLXN_247             X..X.................................... 2
XLXN_246             X.X..................................... 2
XLXN_245             XX...................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
XLXN_176/XLXN_176_RSTF__$INT
                      1       0   /\4   0     FB4_1         (b)     (b)
(unused)              0       0     0   5     FB4_2   19    I/O     I
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   20    I/O     I
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   21    I/O     I
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
XLXI_12/Q<0>          3       0   \/2   0     FB4_11  22    I/O     I
XLXI_12/Q<1>          5       2<- \/2   0     FB4_12        (b)     (b)
XLXI_12/Q<5>          7       2<-   0   0     FB4_13        (b)     (b)
CPU_IRQ               3       0   \/1   1     FB4_14  23    I/O     O
DAC_LDAC              4       1<- \/2   0     FB4_15  27    I/O     O
XLXI_12/Q<4>          7       2<-   0   0     FB4_16        (b)     (b)
XLXI_12/Q<3>          7       2<-   0   0     FB4_17  28    I/O     I
XLXI_12/Q<2>          7       4<- /\2   0     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: XLXI_12/CB0/XLXN_14   6: XLXI_12/Q<3>      11: XLXN_245 
  2: XLXI_12/CB8/XLXN_14   7: XLXI_12/Q<4>      12: XLXN_246 
  3: XLXI_12/Q<0>          8: XLXI_12/Q<5>      13: XLXN_247 
  4: XLXI_12/Q<1>          9: XLXN_175          14: XLXN_248 
  5: XLXI_12/Q<2>         10: XLXN_176         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
XLXN_176/XLXN_176_RSTF__$INT 
                     XX...................................... 2
XLXI_12/Q<0>         XXX.......XXXX.......................... 7
XLXI_12/Q<1>         XXXX......XXXX.......................... 8
XLXI_12/Q<5>         XXXXXXXX..XXXX.......................... 12
CPU_IRQ              ........XXXXXX.......................... 6
DAC_LDAC             XX.......XXXXX.......................... 7
XLXI_12/Q<4>         XXXXXXX...XXXX.......................... 11
XLXI_12/Q<3>         XXXXXX....XXXX.......................... 10
XLXI_12/Q<2>         XXXXX.....XXXX.......................... 9
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


CPU_IRQ <= NOT (((XLXN_175)
	OR (NOT XLXN_176)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248)));


DAC_LDAC <= ((XLXN_176)
	OR (XLXI_12/CB0/XLXN_14)
	OR (XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248));







FDCPE_XLXI_12/CB0/XLXN_14: FDCPE port map (XLXI_12/CB0/XLXN_14,XLXI_12/CB0/XLXN_14_D,DDS_FREQ,'0','0');
XLXI_12/CB0/XLXN_14_D <= ((XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
	NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND NOT XLXI_12/Q(7))
	OR (XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND 
	NOT XLXI_12/Q(7) AND XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/CB8/XLXN_14: FDCPE port map (XLXI_12/CB8/XLXN_14,XLXI_12/CB8/XLXN_14_D,DDS_FREQ,'0','0');
XLXI_12/CB8/XLXN_14_D <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND NOT XLXI_12/Q(15))
	OR (NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND NOT XLXI_12/Q(15) AND 
	XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q0: FDCPE port map (XLXI_12/Q(0),XLXI_12/Q_D(0),DDS_FREQ,'0','0');
XLXI_12/Q_D(0) <= ((XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0))
	OR (NOT XLXI_12/Q(0) AND XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q1: FDCPE port map (XLXI_12/Q(1),XLXI_12/Q_D(1),DDS_FREQ,'0','0');
XLXI_12/Q_D(1) <= ((NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
	XLXI_12/Q(1))
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1))
	OR (XLXI_12/Q(0) AND XLXI_12/Q(1) AND 
	XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q2: FDCPE port map (XLXI_12/Q(2),XLXI_12/Q_D(2),DDS_FREQ,'0','0');
XLXI_12/Q_D(2) <= ((XLXI_12/Q(1) AND XLXI_12/Q(2) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(0) AND 
	XLXI_12/Q(2))
	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(1) AND 
	XLXI_12/Q(2))
	OR (XLXI_12/Q(0) AND XLXI_12/Q(2) AND 
	XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q3: FTCPE port map (XLXI_12/Q(3),XLXI_12/Q_T(3),DDS_FREQ,'0','0');
XLXI_12/Q_T(3) <= ((XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(3) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(3) AND NOT XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q4: FTCPE port map (XLXI_12/Q(4),XLXI_12/Q_T(4),DDS_FREQ,'0','0');
XLXI_12/Q_T(4) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(4) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	NOT XLXI_12/Q(3) AND XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(4) AND NOT XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q5: FTCPE port map (XLXI_12/Q(5),XLXI_12/Q_T(5),DDS_FREQ,'0','0');
XLXI_12/Q_T(5) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(5) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(5) AND NOT XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q6: FTCPE port map (XLXI_12/Q(6),XLXI_12/Q_T(6),DDS_FREQ,'0','0');
XLXI_12/Q_T(6) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(6) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(6) AND NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
	NOT XLXI_12/Q(5))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND 
	XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q7: FTCPE port map (XLXI_12/Q(7),XLXI_12/Q_T(7),DDS_FREQ,'0','0');
XLXI_12/Q_T(7) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(7) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND XLXN_246 AND XLXN_247 AND NOT XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(7) AND NOT XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(0) AND 
	NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND 
	NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6))
	OR (NOT XLXI_12/Q(0) AND NOT XLXI_12/Q(1) AND NOT XLXI_12/Q(2) AND 
	NOT XLXI_12/Q(3) AND NOT XLXI_12/Q(4) AND NOT XLXI_12/Q(5) AND NOT XLXI_12/Q(6) AND 
	XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q8: FDCPE port map (XLXI_12/Q(8),XLXI_12/Q_D(8),DDS_FREQ,'0','0');
XLXI_12/Q_D(8) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(8))
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q9: FDCPE port map (XLXI_12/Q(9),XLXI_12/Q_D(9),DDS_FREQ,'0','0');
XLXI_12/Q_D(9) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(9))
	OR (XLXI_12/Q(8) AND XLXI_12/Q(9) AND 
	XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q10: FDCPE port map (XLXI_12/Q(10),XLXI_12/Q_D(10),DDS_FREQ,'0','0');
XLXI_12/Q_D(10) <= ((XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(10))
	OR (XLXI_12/Q(8) AND XLXI_12/Q(10) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/Q(9) AND XLXI_12/Q(10) AND 
	XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14));

FDCPE_XLXI_12/Q11: FDCPE port map (XLXI_12/Q(11),XLXI_12/Q_D(11),DDS_FREQ,'0','0');
XLXI_12/Q_D(11) <= ((XLXI_12/Q(10) AND XLXI_12/Q(11) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND XLXN_246 AND NOT XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(11))
	OR (XLXI_12/Q(8) AND XLXI_12/Q(11) AND 
	XLXI_12/CB8/XLXN_14)
	OR (XLXI_12/Q(9) AND XLXI_12/Q(11) AND 
	XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q12: FTCPE port map (XLXI_12/Q(12),XLXI_12/Q_T(12),DDS_FREQ,'0','0');
XLXI_12/Q_T(12) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(12) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND 
	XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(12) AND NOT XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q13: FTCPE port map (XLXI_12/Q(13),XLXI_12/Q_T(13),DDS_FREQ,'0','0');
XLXI_12/Q_T(13) <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(13) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXN_246 AND XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(13) AND NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
	XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q14: FTCPE port map (XLXI_12/Q(14),XLXI_12/Q_T(14),DDS_FREQ,'0','0');
XLXI_12/Q_T(14) <= ((NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(14) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND XLXN_246 AND XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(14) AND NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
	NOT XLXI_12/Q(13) AND XLXI_12/CB8/XLXN_14));

FTCPE_XLXI_12/Q15: FTCPE port map (XLXI_12/Q(15),XLXI_12/Q_T(15),DDS_FREQ,'0','0');
XLXI_12/Q_T(15) <= ((NOT XLXN_247 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_248 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_245 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXN_246 AND NOT XLXI_12/CB0/XLXN_14 AND XLXI_12/Q(15) AND 
	NOT XLXI_12/CB8/XLXN_14)
	OR (XLXN_245 AND XLXN_246 AND XLXN_247 AND XLXN_248 AND 
	NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(15) AND NOT XLXI_12/CB8/XLXN_14)
	OR (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/Q(8) AND 
	NOT XLXI_12/Q(9) AND NOT XLXI_12/Q(10) AND NOT XLXI_12/Q(11) AND NOT XLXI_12/Q(12) AND 
	NOT XLXI_12/Q(13) AND NOT XLXI_12/Q(14) AND XLXI_12/CB8/XLXN_14));

FDCPE_XLXN_175: FDCPE port map (XLXN_175,XLXN_175_D,IN_10MHz,NOT XLXN_176/XLXN_176_RSTF__$INT,'0');
XLXN_175_D <= (XLXN_175 AND NOT XLXN_176);

FDCPE_XLXN_176: FDCPE port map (XLXN_176,XLXN_176_D,IN_10MHz,NOT XLXN_176/XLXN_176_RSTF__$INT,'0');
XLXN_176_D <= (NOT XLXN_175 AND NOT XLXN_176);


XLXN_176/XLXN_176_RSTF__$INT <= (NOT XLXI_12/CB0/XLXN_14 AND NOT XLXI_12/CB8/XLXN_14);

FDCPE_XLXN_245: FDCPE port map (XLXN_245,'0','0',XLXN_245_CLR,XLXN_245_PRE);
XLXN_245_CLR <= (NOT Freq_control(0) AND COUNT_EN);
XLXN_245_PRE <= (Freq_control(0) AND COUNT_EN);

FDCPE_XLXN_246: FDCPE port map (XLXN_246,'0','0',XLXN_246_CLR,XLXN_246_PRE);
XLXN_246_CLR <= (COUNT_EN AND NOT Freq_control(1));
XLXN_246_PRE <= (COUNT_EN AND Freq_control(1));

FDCPE_XLXN_247: FDCPE port map (XLXN_247,'0','0',XLXN_247_CLR,XLXN_247_PRE);
XLXN_247_CLR <= (COUNT_EN AND NOT Freq_control(2));
XLXN_247_PRE <= (COUNT_EN AND Freq_control(2));

FDCPE_XLXN_248: FDCPE port map (XLXN_248,'0','0',XLXN_248_CLR,XLXN_248_PRE);
XLXN_248_CLR <= (COUNT_EN AND NOT Freq_control(3));
XLXN_248_PRE <= (COUNT_EN AND Freq_control(3));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5        XC9572XL-10-VQ44     29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 DDS_FREQ                         23 CPU_IRQ                       
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCC                           
  5 KPR                              27 DAC_LDAC                      
  6 KPR                              28 COUNT_EN                      
  7 KPR                              29 KPR                           
  8 KPR                              30 KPR                           
  9 TDI                              31 KPR                           
 10 TMS                              32 KPR                           
 11 TCK                              33 KPR                           
 12 KPR                              34 KPR                           
 13 KPR                              35 VCC                           
 14 KPR                              36 KPR                           
 15 VCC                              37 KPR                           
 16 KPR                              38 KPR                           
 17 GND                              39 KPR                           
 18 KPR                              40 KPR                           
 19 Freq_control<3>                  41 KPR                           
 20 Freq_control<2>                  42 KPR                           
 21 Freq_control<1>                  43 IN_10MHz                      
 22 Freq_control<0>                  44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-VQ44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
