// Seed: 502267067
module module_0 (
    input  tri0  id_0,
    output tri0  id_1,
    output uwire id_2
);
  supply1 id_4;
  wire id_5;
  assign id_4 = 1;
  assign id_1 = !id_0;
  assign module_1.id_2 = 0;
  assign id_2 = id_0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    inout supply0 id_5,
    input wand id_6,
    input uwire id_7,
    input uwire id_8,
    input supply0 id_9,
    input uwire id_10,
    output logic id_11,
    input supply0 id_12,
    output wire id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    input wand id_17,
    input tri1 id_18
    , id_22,
    input wand id_19,
    output supply1 id_20
);
  always @(negedge id_9, posedge 1) begin : LABEL_0
    id_11 <= id_6;
    $signed(67);
    ;
    id_1 = (id_6 == id_16);
  end
  module_0 modCall_1 (
      id_2,
      id_15,
      id_5
  );
endmodule
