<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v</a>
defines: 
time_elapsed: 1.184s
ram usage: 36264 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp0fc_bauj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v:1</a>: No timescale set for &#34;pr3064375&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v:1</a>: Compile module &#34;work@pr3064375&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v:1</a>: Top level module &#34;work@pr3064375&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp0fc_bauj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_pr3064375
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp0fc_bauj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp0fc_bauj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@pr3064375)
 |vpiName:work@pr3064375
 |uhdmallPackages:
 \_package: builtin, parent:work@pr3064375
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@pr3064375, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v</a>, line:1, parent:work@pr3064375
   |vpiDefName:work@pr3064375
   |vpiFullName:work@pr3064375
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:9
       |vpiFullName:work@pr3064375
       |vpiStmt:
       \_assignment: , line:10
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (CLK), line:10
           |vpiName:CLK
           |vpiFullName:work@pr3064375.CLK
         |vpiRhs:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_forever_stmt: , line:11
         |vpiStmt:
         \_begin: , line:11
           |vpiFullName:work@pr3064375
           |vpiStmt:
           \_delay_control: , line:12
             |#5
             |vpiStmt:
             \_assignment: , line:12
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (CLK), line:12
                 |vpiName:CLK
                 |vpiFullName:work@pr3064375.CLK
               |vpiRhs:
               \_constant: , line:12
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:13
             |#5
             |vpiStmt:
             \_assignment: , line:13
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (CLK), line:13
                 |vpiName:CLK
                 |vpiFullName:work@pr3064375.CLK
               |vpiRhs:
               \_constant: , line:13
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:17
       |vpiFullName:work@pr3064375
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (RST), line:18
           |vpiName:RST
           |vpiFullName:work@pr3064375.RST
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_delay_control: , line:19
         |#20
       |vpiStmt:
       \_assignment: , line:20
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (RST), line:20
           |vpiName:RST
           |vpiFullName:work@pr3064375.RST
         |vpiRhs:
         \_constant: , line:20
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:21
         |#101
       |vpiStmt:
       \_sys_func_call: ($finish), line:22
         |vpiName:$finish
   |vpiProcess:
   \_always: , line:25
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:25
       |vpiCondition:
       \_operation: , line:25
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:25
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (CLK), line:25
             |vpiName:CLK
         |vpiOperand:
         \_operation: , line:25
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (RST), line:25
             |vpiName:RST
       |vpiStmt:
       \_begin: , line:25
         |vpiFullName:work@pr3064375
         |vpiStmt:
         \_if_else: , line:26
           |vpiCondition:
           \_ref_obj: (RST), line:26
             |vpiName:RST
             |vpiFullName:work@pr3064375.RST
           |vpiStmt:
           \_assignment: , line:27
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (Reg1), line:27
               |vpiName:Reg1
               |vpiFullName:work@pr3064375.Reg1
             |vpiRhs:
             \_constant: , line:27
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiElseStmt:
           \_assignment: , line:29
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (Reg1), line:29
               |vpiName:Reg1
               |vpiFullName:work@pr3064375.Reg1
             |vpiRhs:
             \_operation: , line:29
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (Reg1), line:29
                 |vpiName:Reg1
                 |vpiFullName:work@pr3064375.Reg1
   |vpiProcess:
   \_always: , line:32
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:32
       |vpiCondition:
       \_operation: , line:32
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:32
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (CLK), line:32
             |vpiName:CLK
         |vpiOperand:
         \_operation: , line:32
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (RST), line:32
             |vpiName:RST
       |vpiStmt:
       \_begin: , line:32
         |vpiFullName:work@pr3064375
         |vpiStmt:
         \_if_else: , line:33
           |vpiCondition:
           \_ref_obj: (RST), line:33
             |vpiName:RST
             |vpiFullName:work@pr3064375.RST
           |vpiStmt:
           \_assignment: , line:34
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (Reg2), line:34
               |vpiName:Reg2
               |vpiFullName:work@pr3064375.Reg2
             |vpiRhs:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiElseStmt:
           \_assignment: , line:36
             |vpiOpType:82
             |vpiLhs:
             \_ref_obj: (Reg2), line:36
               |vpiName:Reg2
               |vpiFullName:work@pr3064375.Reg2
             |vpiRhs:
             \_ref_obj: (Reg1), line:36
               |vpiName:Reg1
               |vpiFullName:work@pr3064375.Reg1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:39
       |vpiFullName:work@pr3064375
       |vpiStmt:
       \_sys_func_call: ($monitor), line:40
         |vpiName:$monitor
         |vpiArgument:
         \_constant: , line:40
           |vpiConstType:6
           |vpiDecompile:&#34;CLK %b RST %b Reg1 %b Reg2 %b&#34;
           |vpiSize:31
           |STRING:&#34;CLK %b RST %b Reg1 %b Reg2 %b&#34;
         |vpiArgument:
         \_ref_obj: (CLK), line:40
           |vpiName:CLK
         |vpiArgument:
         \_ref_obj: (RST), line:40
           |vpiName:RST
         |vpiArgument:
         \_ref_obj: (Reg1), line:40
           |vpiName:Reg1
         |vpiArgument:
         \_ref_obj: (Reg2), line:40
           |vpiName:Reg2
   |vpiNet:
   \_logic_net: (CLK), line:3
     |vpiName:CLK
     |vpiFullName:work@pr3064375.CLK
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (RST), line:4
     |vpiName:RST
     |vpiFullName:work@pr3064375.RST
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Reg1), line:6
     |vpiName:Reg1
     |vpiFullName:work@pr3064375.Reg1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Reg2), line:7
     |vpiName:Reg2
     |vpiFullName:work@pr3064375.Reg2
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@pr3064375 (work@pr3064375), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr3064375.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3064375.v</a>, line:1
   |vpiDefName:work@pr3064375
   |vpiName:work@pr3064375
   |vpiNet:
   \_logic_net: (CLK), line:3, parent:work@pr3064375
     |vpiName:CLK
     |vpiFullName:work@pr3064375.CLK
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (RST), line:4, parent:work@pr3064375
     |vpiName:RST
     |vpiFullName:work@pr3064375.RST
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Reg1), line:6, parent:work@pr3064375
     |vpiName:Reg1
     |vpiFullName:work@pr3064375.Reg1
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (Reg2), line:7, parent:work@pr3064375
     |vpiName:Reg2
     |vpiFullName:work@pr3064375.Reg2
     |vpiNetType:48
Object: \work_pr3064375 of type 3000
Object: \work_pr3064375 of type 32
Object: \CLK of type 36
Object: \RST of type 36
Object: \Reg1 of type 36
Object: \Reg2 of type 36
Object: \work_pr3064375 of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \CLK of type 608
Object:  of type 7
Object:  of type 17
ERROR: Encountered unhandled object type: 17

</pre>
</body>