

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_LOAD'
================================================================
* Date:           Fri Jun  7 02:24:45 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1228802|  1228802|  12.288 ms|  12.288 ms|  1228802|  1228802|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- LOAD    |  1228800|  1228800|         2|          1|          1|  1228800|       yes|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 5 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul23 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul21 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 9 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %i_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul21"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i42 0, i42 %phi_mul23"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i21 0, i21 %ret"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_V_1 = load i21 %i_V" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 19 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.90ns)   --->   "%icmp_ln32 = icmp_eq  i21 %i_V_1, i21 1228800" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 20 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1228800, i64 1228800, i64 1228800"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%i = add i21 %i_V_1, i21 1" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split7, void %.loopexit.loopexit9.exitStub" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 23 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_load = load i21 %ret"   --->   Operation 24 'load' 'ret_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i21 %i_V_1"   --->   Operation 25 'zext' 'zext_ln587' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmpx_V_addr = getelementptr i8 %tmpx_V, i64 0, i64 %zext_ln587" [../src/./write_mem_rnd.hpp:21]   --->   Operation 26 'getelementptr' 'tmpx_V_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 27 'load' 'tmpx_V_load' <Predicate = (!icmp_ln32)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i21 %ret_load"   --->   Operation 28 'trunc' 'trunc_ln1559' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.56ns)   --->   "%switch_ln13 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void" [../src/./write_mem_rnd.hpp:13]   --->   Operation 29 'switch' 'switch_ln13' <Predicate = (!icmp_ln32)> <Delay = 0.56>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_load_1 = load i21 %ret" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 30 'load' 'ret_load_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.12ns)   --->   "%add_ln32_3 = add i21 %ret_load_1, i21 1" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 31 'add' 'add_ln32_3' <Predicate = (!icmp_ln32)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.90ns)   --->   "%icmp_ln32_1 = icmp_ult  i21 %add_ln32_3, i21 3" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 32 'icmp' 'icmp_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln32 = select i1 %icmp_ln32_1, i21 %add_ln32_3, i21 0" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 33 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %i, i21 %i_V" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 34 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln32 = store i21 %select_ln32, i21 %ret" [../src/interleave_manual_rnd.cpp:32]   --->   Operation 35 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%phi_mul23_load = load i42 %phi_mul23" [../src/./write_mem_rnd.hpp:13]   --->   Operation 36 'load' 'phi_mul23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul21_load = load i42 %phi_mul21" [../src/./write_mem_rnd.hpp:13]   --->   Operation 37 'load' 'phi_mul21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%phi_mul_load = load i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 38 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 39 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 40 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln34 = specmemcore void @_ssdm_op_SpecMemCore, i8 %tmpx_V, i64 666, i64 30, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:34]   --->   Operation 41 'specmemcore' 'specmemcore_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (1.29ns)   --->   "%tmpx_V_load = load i21 %tmpx_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 42 'load' 'tmpx_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1228800> <RAM>
ST_3 : Operation 43 [1/1] (1.20ns)   --->   "%add_ln13 = add i42 %phi_mul_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 43 'add' 'add_ln13' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.20ns)   --->   "%add_ln13_1 = add i42 %phi_mul21_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 44 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.20ns)   --->   "%add_ln13_2 = add i42 %phi_mul23_load, i42 2796203" [../src/./write_mem_rnd.hpp:13]   --->   Operation 45 'add' 'add_ln13_2' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul21_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 46 'partselect' 'tmp_3' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i19 %tmp_3"   --->   Operation 47 'zext' 'zext_ln587_3' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_3" [../src/./write_mem_rnd.hpp:18]   --->   Operation 48 'getelementptr' 'x_x1_V_addr' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln18 = store i8 %tmpx_V_load, i19 %x_x1_V_addr" [../src/./write_mem_rnd.hpp:18]   --->   Operation 49 'store' 'store_ln18' <Predicate = (trunc_ln1559 == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:19]   --->   Operation 50 'br' 'br_ln19' <Predicate = (trunc_ln1559 == 1)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul23_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 51 'partselect' 'tmp_2' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i19 %tmp_2"   --->   Operation 52 'zext' 'zext_ln587_2' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2" [../src/./write_mem_rnd.hpp:21]   --->   Operation 53 'getelementptr' 'x_x2_V_addr' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln21 = store i8 %tmpx_V_load, i19 %x_x2_V_addr" [../src/./write_mem_rnd.hpp:21]   --->   Operation 54 'store' 'store_ln21' <Predicate = (trunc_ln1559 == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln22 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:22]   --->   Operation 55 'br' 'br_ln22' <Predicate = (trunc_ln1559 == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i42.i32.i32, i42 %phi_mul_load, i32 23, i32 41" [../src/./write_mem_rnd.hpp:13]   --->   Operation 56 'partselect' 'tmp' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i19 %tmp"   --->   Operation 57 'zext' 'zext_ln587_1' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587_1" [../src/./write_mem_rnd.hpp:15]   --->   Operation 58 'getelementptr' 'x_x0_V_addr' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln15 = store i8 %tmpx_V_load, i19 %x_x0_V_addr" [../src/./write_mem_rnd.hpp:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi1228800EE9write_rndE7ap_uintILi21EEPS1_.exit" [../src/./write_mem_rnd.hpp:16]   --->   Operation 60 'br' 'br_ln16' <Predicate = (trunc_ln1559 != 2 & trunc_ln1559 != 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13, i42 %phi_mul" [../src/./write_mem_rnd.hpp:13]   --->   Operation 61 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_1, i42 %phi_mul21" [../src/./write_mem_rnd.hpp:13]   --->   Operation 62 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln13 = store i42 %add_ln13_2, i42 %phi_mul23" [../src/./write_mem_rnd.hpp:13]   --->   Operation 63 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader9"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	'alloca' operation ('i.V') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i.V' [13]  (0.46 ns)

 <State 2>: 2.89ns
The critical path consists of the following:
	'load' operation ('ret_load_1', ../src/interleave_manual_rnd.cpp:32) on local variable 'ret' [60]  (0 ns)
	'add' operation ('add_ln32_3', ../src/interleave_manual_rnd.cpp:32) [61]  (1.13 ns)
	'icmp' operation ('icmp_ln32_1', ../src/interleave_manual_rnd.cpp:32) [62]  (0.904 ns)
	'select' operation ('select_ln32', ../src/interleave_manual_rnd.cpp:32) [63]  (0.398 ns)
	'store' operation ('store_ln32', ../src/interleave_manual_rnd.cpp:32) of variable 'select_ln32', ../src/interleave_manual_rnd.cpp:32 on local variable 'ret' [68]  (0.46 ns)

 <State 3>: 2.59ns
The critical path consists of the following:
	'load' operation ('tmpx_V_load', ../src/./write_mem_rnd.hpp:21) on array 'tmpx_V' [35]  (1.3 ns)
	'store' operation ('store_ln15', ../src/./write_mem_rnd.hpp:15) of variable 'tmpx_V_load', ../src/./write_mem_rnd.hpp:21 on array 'x_x0_V' [57]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
