<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › include › asm › keylargo.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>keylargo.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_POWERPC_KEYLARGO_H</span>
<span class="cp">#define _ASM_POWERPC_KEYLARGO_H</span>
<span class="cp">#ifdef __KERNEL__</span>
<span class="cm">/*</span>
<span class="cm"> * keylargo.h: definitions for using the &quot;KeyLargo&quot; I/O controller chip.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/* &quot;Pangea&quot; chipset has keylargo device-id 0x25 while core99</span>
<span class="cm"> * has device-id 0x22. The rev. of the pangea one is 0, so we</span>
<span class="cm"> * fake an artificial rev. in keylargo_rev by oring 0x100</span>
<span class="cm"> */</span>
<span class="cp">#define KL_PANGEA_REV		0x100</span>

<span class="cm">/* offset from base for feature control registers */</span>
<span class="cp">#define KEYLARGO_MBCR		0x34	</span><span class="cm">/* KL Only, Media bay control/status */</span><span class="cp"></span>
<span class="cp">#define KEYLARGO_FCR0		0x38</span>
<span class="cp">#define KEYLARGO_FCR1		0x3c</span>
<span class="cp">#define KEYLARGO_FCR2		0x40</span>
<span class="cp">#define KEYLARGO_FCR3		0x44</span>
<span class="cp">#define KEYLARGO_FCR4		0x48</span>
<span class="cp">#define KEYLARGO_FCR5		0x4c	</span><span class="cm">/* Pangea only */</span><span class="cp"></span>

<span class="cm">/* K2 additional FCRs */</span>
<span class="cp">#define K2_FCR6			0x34</span>
<span class="cp">#define K2_FCR7			0x30</span>
<span class="cp">#define K2_FCR8			0x2c</span>
<span class="cp">#define K2_FCR9			0x28</span>
<span class="cp">#define K2_FCR10		0x24</span>

<span class="cm">/* GPIO registers */</span>
<span class="cp">#define KEYLARGO_GPIO_LEVELS0		0x50</span>
<span class="cp">#define KEYLARGO_GPIO_LEVELS1		0x54</span>
<span class="cp">#define KEYLARGO_GPIO_EXTINT_0		0x58</span>
<span class="cp">#define KEYLARGO_GPIO_EXTINT_CNT	18</span>
<span class="cp">#define KEYLARGO_GPIO_0			0x6A</span>
<span class="cp">#define KEYLARGO_GPIO_CNT		17</span>
<span class="cp">#define KEYLARGO_GPIO_EXTINT_DUAL_EDGE	0x80</span>
<span class="cp">#define KEYLARGO_GPIO_OUTPUT_ENABLE	0x04</span>
<span class="cp">#define KEYLARGO_GPIO_OUTOUT_DATA	0x01</span>
<span class="cp">#define KEYLARGO_GPIO_INPUT_DATA	0x02</span>

<span class="cm">/* K2 does only extint GPIOs and does 51 of them */</span>
<span class="cp">#define K2_GPIO_EXTINT_0		0x58</span>
<span class="cp">#define K2_GPIO_EXTINT_CNT		51</span>

<span class="cm">/* Specific GPIO regs */</span>

<span class="cp">#define KL_GPIO_MODEM_RESET		(KEYLARGO_GPIO_0+0x03)</span>
<span class="cp">#define KL_GPIO_MODEM_POWER		(KEYLARGO_GPIO_0+0x02) </span><span class="cm">/* Pangea */</span><span class="cp"></span>

<span class="cp">#define KL_GPIO_SOUND_POWER		(KEYLARGO_GPIO_0+0x05)</span>

<span class="cm">/* Hrm... this one is only to be used on Pismo. It seems to also</span>
<span class="cm"> * control the timebase enable on other machines. Still to be</span>
<span class="cm"> * experimented... --BenH.</span>
<span class="cm"> */</span>
<span class="cp">#define KL_GPIO_FW_CABLE_POWER		(KEYLARGO_GPIO_0+0x09)</span>
<span class="cp">#define KL_GPIO_TB_ENABLE		(KEYLARGO_GPIO_0+0x09)</span>

<span class="cp">#define KL_GPIO_ETH_PHY_RESET		(KEYLARGO_GPIO_0+0x10)</span>

<span class="cp">#define KL_GPIO_EXTINT_CPU1		(KEYLARGO_GPIO_0+0x0a)</span>
<span class="cp">#define KL_GPIO_EXTINT_CPU1_ASSERT	0x04</span>
<span class="cp">#define KL_GPIO_EXTINT_CPU1_RELEASE	0x38</span>

<span class="cp">#define KL_GPIO_RESET_CPU0		(KEYLARGO_GPIO_EXTINT_0+0x03)</span>
<span class="cp">#define KL_GPIO_RESET_CPU1		(KEYLARGO_GPIO_EXTINT_0+0x04)</span>
<span class="cp">#define KL_GPIO_RESET_CPU2		(KEYLARGO_GPIO_EXTINT_0+0x0f)</span>
<span class="cp">#define KL_GPIO_RESET_CPU3		(KEYLARGO_GPIO_EXTINT_0+0x10)</span>

<span class="cp">#define KL_GPIO_PMU_MESSAGE_IRQ		(KEYLARGO_GPIO_EXTINT_0+0x09)</span>
<span class="cp">#define KL_GPIO_PMU_MESSAGE_BIT		KEYLARGO_GPIO_INPUT_DATA</span>

<span class="cp">#define KL_GPIO_MEDIABAY_IRQ		(KEYLARGO_GPIO_EXTINT_0+0x0e)</span>

<span class="cp">#define KL_GPIO_AIRPORT_0		(KEYLARGO_GPIO_EXTINT_0+0x0a)</span>
<span class="cp">#define KL_GPIO_AIRPORT_1		(KEYLARGO_GPIO_EXTINT_0+0x0d)</span>
<span class="cp">#define KL_GPIO_AIRPORT_2		(KEYLARGO_GPIO_0+0x0d)</span>
<span class="cp">#define KL_GPIO_AIRPORT_3		(KEYLARGO_GPIO_0+0x0e)</span>
<span class="cp">#define KL_GPIO_AIRPORT_4		(KEYLARGO_GPIO_0+0x0f)</span>

<span class="cm">/*</span>
<span class="cm"> * Bits in feature control register. Those bits different for K2 are</span>
<span class="cm"> * listed separately</span>
<span class="cm"> */</span>
<span class="cp">#define KL_MBCR_MB0_PCI_ENABLE		0x00000800	</span><span class="cm">/* exist ? */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB0_IDE_ENABLE		0x00001000</span>
<span class="cp">#define KL_MBCR_MB0_FLOPPY_ENABLE	0x00002000	</span><span class="cm">/* exist ? */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB0_SOUND_ENABLE	0x00004000	</span><span class="cm">/* hrm... */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB0_DEV_MASK		0x00007800</span>
<span class="cp">#define KL_MBCR_MB0_DEV_POWER		0x00000400</span>
<span class="cp">#define KL_MBCR_MB0_DEV_RESET		0x00000200</span>
<span class="cp">#define KL_MBCR_MB0_ENABLE		0x00000100</span>
<span class="cp">#define KL_MBCR_MB1_PCI_ENABLE		0x08000000	</span><span class="cm">/* exist ? */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB1_IDE_ENABLE		0x10000000</span>
<span class="cp">#define KL_MBCR_MB1_FLOPPY_ENABLE	0x20000000	</span><span class="cm">/* exist ? */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB1_SOUND_ENABLE	0x40000000	</span><span class="cm">/* hrm... */</span><span class="cp"></span>
<span class="cp">#define KL_MBCR_MB1_DEV_MASK		0x78000000</span>
<span class="cp">#define KL_MBCR_MB1_DEV_POWER		0x04000000</span>
<span class="cp">#define KL_MBCR_MB1_DEV_RESET		0x02000000</span>
<span class="cp">#define KL_MBCR_MB1_ENABLE		0x01000000</span>

<span class="cp">#define KL0_SCC_B_INTF_ENABLE		0x00000001	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_SCC_A_INTF_ENABLE		0x00000002</span>
<span class="cp">#define KL0_SCC_SLOWPCLK		0x00000004</span>
<span class="cp">#define KL0_SCC_RESET			0x00000008</span>
<span class="cp">#define KL0_SCCA_ENABLE			0x00000010</span>
<span class="cp">#define KL0_SCCB_ENABLE			0x00000020</span>
<span class="cp">#define KL0_SCC_CELL_ENABLE		0x00000040</span>
<span class="cp">#define KL0_IRDA_HIGH_BAND		0x00000100	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_SOURCE2_SEL		0x00000200	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_SOURCE1_SEL		0x00000400	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB0_PMI_ENABLE		0x00000400	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_RESET			0x00000800	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB0_REF_SUSPEND_SEL	0x00000800	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_DEFAULT1		0x00001000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB0_REF_SUSPEND		0x00001000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_DEFAULT0		0x00002000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB0_PAD_SUSPEND		0x00002000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_FAST_CONNECT		0x00004000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB1_PMI_ENABLE		0x00004000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_ENABLE			0x00008000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB1_REF_SUSPEND_SEL	0x00008000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_CLK32_ENABLE		0x00010000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB1_REF_SUSPEND		0x00010000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_IRDA_CLK19_ENABLE		0x00020000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_PG_USB1_PAD_SUSPEND		0x00020000	</span><span class="cm">/* (Pangea/Intrepid Only) */</span><span class="cp"></span>
<span class="cp">#define KL0_USB0_PAD_SUSPEND0		0x00040000</span>
<span class="cp">#define KL0_USB0_PAD_SUSPEND1		0x00080000</span>
<span class="cp">#define KL0_USB0_CELL_ENABLE		0x00100000</span>
<span class="cp">#define KL0_USB1_PAD_SUSPEND0		0x00400000</span>
<span class="cp">#define KL0_USB1_PAD_SUSPEND1		0x00800000</span>
<span class="cp">#define KL0_USB1_CELL_ENABLE		0x01000000</span>
<span class="cp">#define KL0_USB_REF_SUSPEND		0x10000000	</span><span class="cm">/* (KL Only) */</span><span class="cp"></span>

<span class="cp">#define KL0_SERIAL_ENABLE		(KL0_SCC_B_INTF_ENABLE | \</span>
<span class="cp">					KL0_SCC_SLOWPCLK | \</span>
<span class="cp">					KL0_SCC_CELL_ENABLE | KL0_SCCA_ENABLE)</span>

<span class="cp">#define KL1_USB2_PMI_ENABLE		0x00000001	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_AUDIO_SEL_22MCLK		0x00000002	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_REF_SUSPEND_SEL	0x00000002	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_REF_SUSPEND		0x00000004	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_AUDIO_CLK_ENABLE_BIT	0x00000008	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_PAD_SUSPEND_SEL	0x00000008	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_PAD_SUSPEND0		0x00000010	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_AUDIO_CLK_OUT_ENABLE	0x00000020	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_PAD_SUSPEND1		0x00000020	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_AUDIO_CELL_ENABLE		0x00000040	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL1_USB2_CELL_ENABLE		0x00000040	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL1_AUDIO_CHOOSE		0x00000080	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL1_I2S0_CHOOSE			0x00000200	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL1_I2S0_CELL_ENABLE		0x00000400</span>
<span class="cp">#define KL1_I2S0_CLK_ENABLE_BIT		0x00001000</span>
<span class="cp">#define KL1_I2S0_ENABLE			0x00002000</span>
<span class="cp">#define KL1_I2S1_CELL_ENABLE		0x00020000</span>
<span class="cp">#define KL1_I2S1_CLK_ENABLE_BIT		0x00080000</span>
<span class="cp">#define KL1_I2S1_ENABLE			0x00100000</span>
<span class="cp">#define KL1_EIDE0_ENABLE		0x00800000	</span><span class="cm">/* KL/Intrepid Only */</span><span class="cp"></span>
<span class="cp">#define KL1_EIDE0_RESET_N		0x01000000	</span><span class="cm">/* KL/Intrepid Only */</span><span class="cp"></span>
<span class="cp">#define KL1_EIDE1_ENABLE		0x04000000	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL1_EIDE1_RESET_N		0x08000000	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL1_UIDE_ENABLE			0x20000000	</span><span class="cm">/* KL/Pangea Only */</span><span class="cp"></span>
<span class="cp">#define KL1_UIDE_RESET_N		0x40000000	</span><span class="cm">/* KL/Pangea Only */</span><span class="cp"></span>

<span class="cp">#define KL2_IOBUS_ENABLE		0x00000002</span>
<span class="cp">#define KL2_SLEEP_STATE_BIT		0x00000100	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL2_PG_STOP_ALL_CLOCKS		0x00000100	</span><span class="cm">/* Pangea Only */</span><span class="cp"></span>
<span class="cp">#define KL2_MPIC_ENABLE			0x00020000</span>
<span class="cp">#define KL2_CARDSLOT_RESET		0x00040000	</span><span class="cm">/* Pangea/Intrepid Only */</span><span class="cp"></span>
<span class="cp">#define KL2_ALT_DATA_OUT		0x02000000	</span><span class="cm">/* KL Only ??? */</span><span class="cp"></span>
<span class="cp">#define KL2_MEM_IS_BIG			0x04000000</span>
<span class="cp">#define KL2_CARDSEL_16			0x08000000</span>

<span class="cp">#define KL3_SHUTDOWN_PLL_TOTAL		0x00000001	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_SHUTDOWN_PLLKW6		0x00000002	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_SHUTDOWN_PLL3		0x00000002	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_SHUTDOWN_PLLKW4		0x00000004	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_SHUTDOWN_PLL2		0x00000004	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_SHUTDOWN_PLLKW35		0x00000008	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_SHUTDOWN_PLL1		0x00000008	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_SHUTDOWN_PLLKW12		0x00000010	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_ENABLE_PLL3_SHUTDOWN	0x00000010	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_PLL_RESET			0x00000020	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_ENABLE_PLL2_SHUTDOWN	0x00000020	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_ENABLE_PLL1_SHUTDOWN	0x00000010	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_SHUTDOWN_PLL2X		0x00000080	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL3_CLK66_ENABLE		0x00000100	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL3_CLK49_ENABLE		0x00000200</span>
<span class="cp">#define KL3_CLK45_ENABLE		0x00000400</span>
<span class="cp">#define KL3_CLK31_ENABLE		0x00000800	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_TIMER_CLK18_ENABLE		0x00001000</span>
<span class="cp">#define KL3_I2S1_CLK18_ENABLE		0x00002000</span>
<span class="cp">#define KL3_I2S0_CLK18_ENABLE		0x00004000</span>
<span class="cp">#define KL3_VIA_CLK16_ENABLE		0x00008000	</span><span class="cm">/* KL/Pangea only */</span><span class="cp"></span>
<span class="cp">#define KL3_IT_VIA_CLK32_ENABLE		0x00008000	</span><span class="cm">/* Intrepid only */</span><span class="cp"></span>
<span class="cp">#define KL3_STOPPING33_ENABLED		0x00080000	</span><span class="cm">/* KL Only */</span><span class="cp"></span>
<span class="cp">#define KL3_PG_PLL_ENABLE_TEST		0x00080000	</span><span class="cm">/* Pangea Only */</span><span class="cp"></span>

<span class="cm">/* Intrepid USB bus 2, port 0,1 */</span>
<span class="cp">#define KL3_IT_PORT_WAKEUP_ENABLE(p)		(0x00080000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_RESUME_WAKE_EN(p)		(0x00040000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_CONNECT_WAKE_EN(p)		(0x00020000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_DISCONNECT_WAKE_EN(p)	(0x00010000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_RESUME_STAT(p)		(0x00300000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_CONNECT_STAT(p)		(0x00200000 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL3_IT_PORT_DISCONNECT_STAT(p)		(0x00100000 &lt;&lt; ((p)&lt;&lt;3))</span>

<span class="cm">/* Port 0,1 : bus 0, port 2,3 : bus 1 */</span>
<span class="cp">#define KL4_PORT_WAKEUP_ENABLE(p)	(0x00000008 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_RESUME_WAKE_EN(p)	(0x00000004 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_CONNECT_WAKE_EN(p)	(0x00000002 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_DISCONNECT_WAKE_EN(p)	(0x00000001 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_RESUME_STAT(p)		(0x00000040 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_CONNECT_STAT(p)	(0x00000020 &lt;&lt; ((p)&lt;&lt;3))</span>
<span class="cp">#define KL4_PORT_DISCONNECT_STAT(p)	(0x00000010 &lt;&lt; ((p)&lt;&lt;3))</span>

<span class="cm">/* Pangea and Intrepid only */</span>
<span class="cp">#define KL5_VIA_USE_CLK31		0000000001	</span><span class="cm">/* Pangea Only */</span><span class="cp"></span>
<span class="cp">#define KL5_SCC_USE_CLK31		0x00000002	</span><span class="cm">/* Pangea Only */</span><span class="cp"></span>
<span class="cp">#define KL5_PWM_CLK32_EN		0x00000004</span>
<span class="cp">#define KL5_CLK3_68_EN			0x00000010</span>
<span class="cp">#define KL5_CLK32_EN			0x00000020</span>


<span class="cm">/* K2 definitions */</span>
<span class="cp">#define K2_FCR0_USB0_SWRESET		0x00200000</span>
<span class="cp">#define K2_FCR0_USB1_SWRESET		0x02000000</span>
<span class="cp">#define K2_FCR0_RING_PME_DISABLE	0x08000000</span>

<span class="cp">#define K2_FCR1_PCI1_BUS_RESET_N	0x00000010</span>
<span class="cp">#define K2_FCR1_PCI1_SLEEP_RESET_EN	0x00000020</span>
<span class="cp">#define K2_FCR1_I2S0_CELL_ENABLE	0x00000400</span>
<span class="cp">#define K2_FCR1_I2S0_RESET		0x00000800</span>
<span class="cp">#define K2_FCR1_I2S0_CLK_ENABLE_BIT	0x00001000</span>
<span class="cp">#define K2_FCR1_I2S0_ENABLE    		0x00002000</span>
<span class="cp">#define K2_FCR1_PCI1_CLK_ENABLE		0x00004000</span>
<span class="cp">#define K2_FCR1_FW_CLK_ENABLE		0x00008000</span>
<span class="cp">#define K2_FCR1_FW_RESET_N		0x00010000</span>
<span class="cp">#define K2_FCR1_I2S1_CELL_ENABLE	0x00020000</span>
<span class="cp">#define K2_FCR1_I2S1_CLK_ENABLE_BIT	0x00080000</span>
<span class="cp">#define K2_FCR1_I2S1_ENABLE		0x00100000</span>
<span class="cp">#define K2_FCR1_GMAC_CLK_ENABLE		0x00400000</span>
<span class="cp">#define K2_FCR1_GMAC_POWER_DOWN		0x00800000</span>
<span class="cp">#define K2_FCR1_GMAC_RESET_N		0x01000000</span>
<span class="cp">#define K2_FCR1_SATA_CLK_ENABLE		0x02000000</span>
<span class="cp">#define K2_FCR1_SATA_POWER_DOWN		0x04000000</span>
<span class="cp">#define K2_FCR1_SATA_RESET_N		0x08000000</span>
<span class="cp">#define K2_FCR1_UATA_CLK_ENABLE		0x10000000</span>
<span class="cp">#define K2_FCR1_UATA_RESET_N		0x40000000</span>
<span class="cp">#define K2_FCR1_UATA_CHOOSE_CLK66	0x80000000</span>

<span class="cm">/* Shasta definitions */</span>
<span class="cp">#define SH_FCR1_I2S2_CELL_ENABLE	0x00000010</span>
<span class="cp">#define SH_FCR1_I2S2_CLK_ENABLE_BIT	0x00000040</span>
<span class="cp">#define SH_FCR1_I2S2_ENABLE		0x00000080</span>
<span class="cp">#define SH_FCR3_I2S2_CLK18_ENABLE	0x00008000</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_POWERPC_KEYLARGO_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
