#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec 21 12:14:30 2019
# Process ID: 16348
# Current directory: D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1
# Command line: vivado.exe -log super_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source super_wrapper.tcl -notrace
# Log file: D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper.vdi
# Journal file: D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source super_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Adam/Documents/Vivado_Projects/hls-syn/cnvW1A1-ultra96/sol1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW1A1-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW1A2-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/cnvW2A2-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/lfcW1A1-ultra96'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Adam/Documents/Vivado_Projects/BNN-HLS-Outputs/lfcW1A2-ultra96'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 894.691 ; gain = 587.879
Command: link_design -top super_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/ip/BBJ_u96_cnvW1A2_0/BBJ_u96_cnvW1A2_0.dcp' for cell 'BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/procsys_axi_smc_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'd:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_0/procsys_auto_pc_0.dcp' for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4723 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_zynq_ultra_ps_e_0_0/procsys_zynq_ultra_ps_e_0_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_rst_ps8_0_299M_0/procsys_rst_ps8_0_299M_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0_board.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_axi_smc_0/bd_0/ip/ip_1/bd_513a_psr_aclk_0.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/constrs_1/imports/BNN-Vivado-Outputs/ultra96.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/constrs_1/imports/BNN-Vivado-Outputs/ultra96.xdc]
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0_clocks.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.srcs/sources_1/bd/procsys/ip/procsys_auto_ds_0/procsys_auto_ds_0_clocks.xdc] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1818.125 ; gain = 215.570
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'PROCSYS_WRAPPER/procsys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3400 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 26 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 6 instances
  RAM16X1S => RAM32X1S (RAMS32): 3248 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances

21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1818.441 ; gain = 923.750
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1818.441 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 4204 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 264da28e7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 251e57400

Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Constant propagation created 20 cells and removed 478 cells

Phase 3 BUFG optimization
Phase 3 BUFG optimization | Checksum: 251e57400

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 4 Shift Register Optimization
Phase 4 Shift Register Optimization | Checksum: 14d11babb

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: c71e493b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1189 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: c71e493b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 7 Sweep
Phase 7 Sweep | Checksum: 163f96aa4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 8 Remap
Phase 8 Remap | Checksum: 13cb81ba6

Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Remap created 9129 cells and removed 9135 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 17a8d1a1a

Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1846.762 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f6f90e87

Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1846.762 ; gain = 28.320

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f6f90e87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1846.762 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:22 . Memory (MB): peak = 1846.762 ; gain = 28.320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1846.762 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1846.762 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
Command: report_drc -file super_wrapper_drc_opted.rpt -pb super_wrapper_drc_opted.pb -rpx super_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.605 ; gain = 815.844
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2825.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c9f5aaf2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.307 . Memory (MB): peak = 2825.207 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2825.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 173bcf523

Time (s): cpu = 00:01:26 ; elapsed = 00:01:44 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a70a6a4a

Time (s): cpu = 00:02:05 ; elapsed = 00:02:19 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a70a6a4a

Time (s): cpu = 00:02:05 ; elapsed = 00:02:20 . Memory (MB): peak = 3774.543 ; gain = 949.336
Phase 1 Placer Initialization | Checksum: 1a70a6a4a

Time (s): cpu = 00:02:06 ; elapsed = 00:02:20 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1aec1c6d8

Time (s): cpu = 00:02:14 ; elapsed = 00:02:28 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net PROCSYS_WRAPPER/procsys_i/rst_ps8_0_299M/U0/peripheral_aresetn[0]. Replicated 33 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 33 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 33 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.929 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights4_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_1_i_2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_28[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_23_i_17 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_1[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_i_1__0 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_2[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_0[0] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights5_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/weights7_m_weights_V_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_28_0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_23_i_1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_3[1] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_6_U0/threshs5_m_threshold_1_ce0 could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_6_U0/ram_reg_bram_0_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_3[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_3[10] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_3[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_3[9] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_3[14] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_2_3[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_bram_0_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_1[2] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_1[4] could not be optimized because driver BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 3774.543 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |           33  |              0  |                     1  |           0  |           1  |  00:00:03  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           33  |              0  |                     1  |           0  |           3  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2aa48045a

Time (s): cpu = 00:04:32 ; elapsed = 00:04:43 . Memory (MB): peak = 3774.543 ; gain = 949.336
Phase 2 Global Placement | Checksum: 2806809cc

Time (s): cpu = 00:04:40 ; elapsed = 00:04:51 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2806809cc

Time (s): cpu = 00:04:40 ; elapsed = 00:04:52 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15dfb160c

Time (s): cpu = 00:04:59 ; elapsed = 00:05:13 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25735ead1

Time (s): cpu = 00:05:01 ; elapsed = 00:05:15 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23bb048c6

Time (s): cpu = 00:05:02 ; elapsed = 00:05:16 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.5 IO Cut Optimizer
Phase 3.5 IO Cut Optimizer | Checksum: 195cc4811

Time (s): cpu = 00:05:05 ; elapsed = 00:05:19 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.6 Timing Path Optimizer
Phase 3.6 Timing Path Optimizer | Checksum: 195cc4811

Time (s): cpu = 00:05:05 ; elapsed = 00:05:19 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.7 Fast Optimization
Phase 3.7 Fast Optimization | Checksum: 193b6eda4

Time (s): cpu = 00:05:08 ; elapsed = 00:05:23 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.8 Small Shape Clustering
Phase 3.8 Small Shape Clustering | Checksum: 1fcf0dc30

Time (s): cpu = 00:05:22 ; elapsed = 00:05:42 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.9 DP Optimization
Phase 3.9 DP Optimization | Checksum: 13edbd2cc

Time (s): cpu = 00:06:19 ; elapsed = 00:06:34 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.10 Flow Legalize Slice Clusters
Phase 3.10 Flow Legalize Slice Clusters | Checksum: 1ca3244e6

Time (s): cpu = 00:06:20 ; elapsed = 00:06:36 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.11 Slice Area Swap
Phase 3.11 Slice Area Swap | Checksum: 22106b4e4

Time (s): cpu = 00:06:32 ; elapsed = 00:06:50 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.12 Commit Slice Clusters
Phase 3.12 Commit Slice Clusters | Checksum: 1bb2775da

Time (s): cpu = 00:07:18 ; elapsed = 00:07:25 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.13 Re-assign LUT pins
Phase 3.13 Re-assign LUT pins | Checksum: 18a1ece0f

Time (s): cpu = 00:07:28 ; elapsed = 00:07:43 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.14 Pipeline Register Optimization
Phase 3.14 Pipeline Register Optimization | Checksum: 22de09d82

Time (s): cpu = 00:07:29 ; elapsed = 00:07:44 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 3.15 Fast Optimization
Phase 3.15 Fast Optimization | Checksum: 1a83e6f30

Time (s): cpu = 00:09:12 ; elapsed = 00:09:10 . Memory (MB): peak = 3774.543 ; gain = 949.336
Phase 3 Detail Placement | Checksum: 1a83e6f30

Time (s): cpu = 00:09:12 ; elapsed = 00:09:11 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fd74e92c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-34] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 0 skipped for placement/routing, 1 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: fd74e92c

Time (s): cpu = 00:10:14 ; elapsed = 00:10:05 . Memory (MB): peak = 3774.543 ; gain = 949.336
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25bcd182b

Time (s): cpu = 00:13:20 ; elapsed = 00:14:18 . Memory (MB): peak = 3774.543 ; gain = 949.336
Phase 4.1 Post Commit Optimization | Checksum: 25bcd182b

Time (s): cpu = 00:13:21 ; elapsed = 00:14:19 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25bcd182b

Time (s): cpu = 00:13:22 ; elapsed = 00:14:20 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 32ed8bc88

Time (s): cpu = 00:13:27 ; elapsed = 00:14:25 . Memory (MB): peak = 3774.543 ; gain = 949.336

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2ddb18881

Time (s): cpu = 00:13:27 ; elapsed = 00:14:26 . Memory (MB): peak = 3774.543 ; gain = 949.336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2ddb18881

Time (s): cpu = 00:13:28 ; elapsed = 00:14:27 . Memory (MB): peak = 3774.543 ; gain = 949.336
Ending Placer Task | Checksum: 210dfbc15

Time (s): cpu = 00:13:28 ; elapsed = 00:14:27 . Memory (MB): peak = 3774.543 ; gain = 949.336
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:43 ; elapsed = 00:14:40 . Memory (MB): peak = 3774.543 ; gain = 1111.938
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file super_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file super_wrapper_utilization_placed.rpt -pb super_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3774.543 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file super_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.723 . Memory (MB): peak = 3774.543 ; gain = 0.000
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 3774.543 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.132 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cda96b9c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:37 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.132 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 4 MultiInst Placement Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 5 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 5 Rewire | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 6 Critical Cell Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 7 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 7 Fanout Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 8 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 8 Placement Based Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 9 MultiInst Placement Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 10 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 10 Rewire | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 11 Critical Cell Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 12 Slr Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  Slr Crossing Optimization was not performed.
Phase 12 Slr Crossing Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 13 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 13 Fanout Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 14 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 14 Placement Based Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 15 MultiInst Placement Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 16 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 16 Rewire | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 17 Critical Cell Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 22 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 22 DSP Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 23 BRAM Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 24 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 24 URAM Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 25 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 25 Shift Register Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 26 Critical Pin Optimization | Checksum: 1cda96b9c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:38 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 54 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_4_U0/q0_reg[0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/E[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_1_U0/E[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/BBJ_u96_cnvW1A2_control_s_axi_U/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_8_U0/E[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_1_U0/q0_reg[15][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/q0_reg[15][0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/StreamingDataWidthCo_18_U0/SRL_SIG_reg[1][0]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/Matrix_Vector_Activa_U0/grp_DoCompute_fu_646_threshs1_m_threshold_63_ce0. Replicated 1 times.
INFO: [Physopt 32-572] Net BLACKBOX_WRAPPER/BBJ_U96_CNVW1A2_0/inst/grp_DoCompute_fu_646/DoCompute_Loop_2_pro_U0/grp_StreamingMaxPool_Pre_1_fu_53/SRL_SIG_reg[1][0][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 6 nets. Created 16 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 16 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.132 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.603 . Memory (MB): peak = 3774.543 ; gain = 0.000
Phase 27 Very High Fanout Optimization | Checksum: 1d13c7444

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 28 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 28 Placement Based Optimization | Checksum: 1d13c7444

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  MultiInst Placement Optimization was not performed.
Phase 29 MultiInst Placement Optimization | Checksum: 1d13c7444

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.132 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.132 | TNS=0.000 |
Phase 30 Critical Path Optimization | Checksum: 1d13c7444

Time (s): cpu = 00:01:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3774.543 ; gain = 0.000

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: 1d13c7444

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 3774.543 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.229 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.132 | TNS=0.000 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  MultiInst Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |           16  |              0  |                     6  |           0  |           1  |  00:00:27  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:04  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Total                 |          0.000  |          0.000  |           16  |              0  |                     6  |           0  |           3  |  00:00:32  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1d13c7444

Time (s): cpu = 00:01:35 ; elapsed = 00:01:13 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:58 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3774.543 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3774.543 ; gain = 0.000
Command: route_design -directive AlternateCLBRouting
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AlternateCLBRouting'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 39d7f177 ConstDB: 0 ShapeSum: b3886840 RouteDB: d30ba45d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7fdd2408

Time (s): cpu = 00:01:00 ; elapsed = 00:00:45 . Memory (MB): peak = 4289.840 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7c9cee96 NumContArr: 91100379 Constraints: 827f988f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1902c8a9e

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1902c8a9e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:51 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1902c8a9e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 14af03662

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1dbaa01e6

Time (s): cpu = 00:02:09 ; elapsed = 00:01:40 . Memory (MB): peak = 4289.840 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=-0.061 | THS=-14.307|

Phase 2 Router Initialization | Checksum: 2160e8955

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fcc72b84

Time (s): cpu = 00:03:40 ; elapsed = 00:02:52 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23764
 Number of Nodes with overlaps = 3151
 Number of Nodes with overlaps = 593
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.230 | TNS=-4.828 | WHS=-0.035 | THS=-1.128 |

Phase 4.1 Global Iteration 0 | Checksum: 1db9c144a

Time (s): cpu = 00:12:33 ; elapsed = 00:11:30 . Memory (MB): peak = 4289.840 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10b900b5d

Time (s): cpu = 00:15:07 ; elapsed = 00:14:10 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a9d71569

Time (s): cpu = 00:15:22 ; elapsed = 00:14:32 . Memory (MB): peak = 4331.520 ; gain = 41.680
Phase 4 Rip-up And Reroute | Checksum: 1a9d71569

Time (s): cpu = 00:15:22 ; elapsed = 00:14:33 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a9d71569

Time (s): cpu = 00:15:23 ; elapsed = 00:14:34 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a9d71569

Time (s): cpu = 00:15:24 ; elapsed = 00:14:34 . Memory (MB): peak = 4331.520 ; gain = 41.680
Phase 5 Delay and Skew Optimization | Checksum: 1a9d71569

Time (s): cpu = 00:15:24 ; elapsed = 00:14:35 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20bf1efbb

Time (s): cpu = 00:15:50 ; elapsed = 00:15:00 . Memory (MB): peak = 4331.520 ; gain = 41.680
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.014  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 240c8ad11

Time (s): cpu = 00:15:51 ; elapsed = 00:15:00 . Memory (MB): peak = 4331.520 ; gain = 41.680
Phase 6 Post Hold Fix | Checksum: 240c8ad11

Time (s): cpu = 00:15:51 ; elapsed = 00:15:01 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.2108 %
  Global Horizontal Routing Utilization  = 21.0174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 232a01017

Time (s): cpu = 00:15:53 ; elapsed = 00:15:02 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 232a01017

Time (s): cpu = 00:15:53 ; elapsed = 00:15:03 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 232a01017

Time (s): cpu = 00:16:07 ; elapsed = 00:15:27 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 232a01017

Time (s): cpu = 00:16:08 ; elapsed = 00:15:28 . Memory (MB): peak = 4331.520 ; gain = 41.680

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.020  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 19d555b00

Time (s): cpu = 00:17:07 ; elapsed = 00:16:19 . Memory (MB): peak = 4331.520 ; gain = 41.680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:17:07 ; elapsed = 00:16:19 . Memory (MB): peak = 4331.520 ; gain = 41.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
169 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:17:32 ; elapsed = 00:16:40 . Memory (MB): peak = 4331.520 ; gain = 556.977
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4331.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4331.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
Command: report_drc -file super_wrapper_drc_routed.rpt -pb super_wrapper_drc_routed.pb -rpx super_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 4379.410 ; gain = 47.891
INFO: [runtcl-4] Executing : report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file super_wrapper_methodology_drc_routed.rpt -pb super_wrapper_methodology_drc_routed.pb -rpx super_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 4439.563 ; gain = 60.152
INFO: [runtcl-4] Executing : report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
Command: report_power -file super_wrapper_power_routed.rpt -pb super_wrapper_power_summary_routed.pb -rpx super_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
181 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:03 ; elapsed = 00:00:54 . Memory (MB): peak = 4536.906 ; gain = 97.344
INFO: [runtcl-4] Executing : report_route_status -file super_wrapper_route_status.rpt -pb super_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file super_wrapper_timing_summary_routed.rpt -pb super_wrapper_timing_summary_routed.pb -rpx super_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4578.000 ; gain = 33.074
INFO: [runtcl-4] Executing : report_incremental_reuse -file super_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4578.000 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_routed.rpt -pb super_wrapper_bus_skew_routed.pb -rpx super_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4579.352 ; gain = 1.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4596.902 ; gain = 17.551
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/BNN_IOT_PreRecon/BNN_IOT_PreRecon.runs/impl_1/super_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 4596.902 ; gain = 17.551
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file super_wrapper_timing_summary_postroute_physopted.rpt -pb super_wrapper_timing_summary_postroute_physopted.pb -rpx super_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4596.902 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file super_wrapper_bus_skew_postroute_physopted.rpt -pb super_wrapper_bus_skew_postroute_physopted.pb -rpx super_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 12:56:11 2019...
