parameter DATA_WIDTH = 8;
module i_node(
    input [DATA_WIDTH-1:0] data_lo,
    input [DATA_WIDTH-1:0] data_b,
    input sel0,
    input [DATA_WIDTH-1:0] data_a,
    input [DATA_WIDTH-1:0] data_hi,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge clk) (data_a < data_b) |-> (sel0 == 1'b0));
assert property(@(posedge clk) (data_a >= data_b) |-> (sel0 == 1'b1));
assert property(@(posedge clk) (sel0 == 1'b0 && LOW_MUX == 1) |-> (data_lo == data_a));
assert property(@(posedge clk) (sel0 == 1'b0 && HI_MUX == 1) |-> (data_hi == data_b));
assert property(@(posedge clk) (sel0 == 1'b1 && LOW_MUX == 1) |-> (data_lo == data_b));
assert property(@(posedge clk) (sel0 == 1'b1 && HI_MUX == 1) |-> (data_hi == data_a));
endmodule