Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:50:48 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -file postRoute.timing.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 vidin_rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vidin_rgb_reg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.544ns  (logic 2.133ns (60.187%)  route 1.411ns (39.813%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  vidin_rgb_reg_reg[7]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.198     0.198 r  vidin_rgb_reg_reg[7]/Q
                         net (fo=1, routed)           1.411     1.609    vidin_rgb_reg_OBUF[7]
    AM33                 OBUF (Prop_obuf_I_O)         1.935     3.544 r  vidin_rgb_reg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.544    vidin_rgb_reg[7]
    AM33                                                              r  vidin_rgb_reg[7]
  -------------------------------------------------------------------    -------------------




