[INF:CM0023] Creating log file ../../build/regression/BitsArray/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<194> s<193> l<2:1> el<1:2>
n<> u<1> t<Module_keyword> p<43> s<2> l<2:1> el<2:7>
n<aes_reg_status> u<2> t<StringConst> p<43> s<17> l<2:8> el<2:22>
n<> u<3> t<IntegerAtomType_Int> p<4> l<3:14> el<3:17>
n<> u<4> t<Data_type> p<5> c<3> l<3:14> el<3:17>
n<> u<5> t<Data_type_or_implicit> p<15> c<4> s<14> l<3:14> el<3:17>
n<Width> u<6> t<StringConst> p<13> s<12> l<3:18> el<3:23>
n<1> u<7> t<IntConst> p<8> l<3:26> el<3:27>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:26> el<3:27>
n<> u<9> t<Constant_primary> p<10> c<8> l<3:26> el<3:27>
n<> u<10> t<Constant_expression> p<11> c<9> l<3:26> el<3:27>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<3:26> el<3:27>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<3:26> el<3:27>
n<> u<13> t<Param_assignment> p<14> c<6> l<3:18> el<3:27>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<3:18> el<3:27>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<3:4> el<3:27>
n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<3:4> el<3:27>
n<> u<17> t<Parameter_port_list> p<43> c<16> s<42> l<2:23> el<4:2>
n<> u<18> t<PortDir_Inp> p<39> s<38> l<5:4> el<5:9>
n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<5:10> el<5:15>
n<Width> u<20> t<StringConst> p<21> l<5:17> el<5:22>
n<> u<21> t<Primary_literal> p<22> c<20> l<5:17> el<5:22>
n<> u<22> t<Constant_primary> p<23> c<21> l<5:17> el<5:22>
n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<5:17> el<5:22>
n<1> u<24> t<IntConst> p<25> l<5:23> el<5:24>
n<> u<25> t<Primary_literal> p<26> c<24> l<5:23> el<5:24>
n<> u<26> t<Constant_primary> p<27> c<25> l<5:23> el<5:24>
n<> u<27> t<Constant_expression> p<29> c<26> l<5:23> el<5:24>
n<> u<28> t<BinOp_Minus> p<29> s<27> l<5:22> el<5:23>
n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<5:17> el<5:24>
n<0> u<30> t<IntConst> p<31> l<5:25> el<5:26>
n<> u<31> t<Primary_literal> p<32> c<30> l<5:25> el<5:26>
n<> u<32> t<Constant_primary> p<33> c<31> l<5:25> el<5:26>
n<> u<33> t<Constant_expression> p<34> c<32> l<5:25> el<5:26>
n<> u<34> t<Constant_range> p<35> c<29> l<5:17> el<5:26>
n<> u<35> t<Packed_dimension> p<36> c<34> l<5:16> el<5:27>
n<> u<36> t<Data_type> p<37> c<19> l<5:10> el<5:27>
n<> u<37> t<Data_type_or_implicit> p<38> c<36> l<5:10> el<5:27>
n<> u<38> t<Net_port_type> p<39> c<37> l<5:10> el<5:27>
n<> u<39> t<Net_port_header> p<41> c<18> s<40> l<5:4> el<5:27>
n<we_i> u<40> t<StringConst> p<41> l<5:28> el<5:32>
n<> u<41> t<Ansi_port_declaration> p<42> c<39> l<5:4> el<5:32>
n<> u<42> t<List_of_port_declarations> p<43> c<41> l<4:2> el<6:2>
n<> u<43> t<Module_ansi_header> p<44> c<1> l<2:1> el<6:3>
n<> u<44> t<Module_declaration> p<45> c<43> l<2:1> el<7:10>
n<> u<45> t<Description> p<193> c<44> s<142> l<2:1> el<7:10>
n<> u<46> t<Module_keyword> p<48> s<47> l<9:1> el<9:7>
n<top> u<47> t<StringConst> p<48> l<9:8> el<9:11>
n<> u<48> t<Module_ansi_header> p<141> c<46> s<61> l<9:1> el<9:12>
n<> u<49> t<IntVec_TypeBit> p<50> l<11:4> el<11:7>
n<> u<50> t<Data_type> p<55> c<49> s<54> l<11:4> el<11:7>
n<fcoe_reserved_before_sof> u<51> t<StringConst> p<53> s<52> l<11:8> el<11:32>
n<> u<52> t<Unsized_dimension> p<53> l<11:32> el<11:34>
n<> u<53> t<Variable_decl_assignment> p<54> c<51> l<11:8> el<11:34>
n<> u<54> t<List_of_variable_decl_assignments> p<55> c<53> l<11:8> el<11:34>
n<> u<55> t<Variable_declaration> p<56> c<50> l<11:4> el<11:35>
n<> u<56> t<Data_declaration> p<57> c<55> l<11:4> el<11:35>
n<> u<57> t<Package_or_generate_item_declaration> p<58> c<56> l<11:4> el<11:35>
n<> u<58> t<Module_or_generate_item_declaration> p<59> c<57> l<11:4> el<11:35>
n<> u<59> t<Module_common_item> p<60> c<58> l<11:4> el<11:35>
n<> u<60> t<Module_or_generate_item> p<61> c<59> l<11:4> el<11:35>
n<> u<61> t<Non_port_module_item> p<141> c<60> s<89> l<11:4> el<11:35>
n<> u<62> t<IntVec_TypeLogic> p<73> s<72> l<13:4> el<13:9>
n<7> u<63> t<IntConst> p<64> l<13:11> el<13:12>
n<> u<64> t<Primary_literal> p<65> c<63> l<13:11> el<13:12>
n<> u<65> t<Constant_primary> p<66> c<64> l<13:11> el<13:12>
n<> u<66> t<Constant_expression> p<71> c<65> s<70> l<13:11> el<13:12>
n<0> u<67> t<IntConst> p<68> l<13:13> el<13:14>
n<> u<68> t<Primary_literal> p<69> c<67> l<13:13> el<13:14>
n<> u<69> t<Constant_primary> p<70> c<68> l<13:13> el<13:14>
n<> u<70> t<Constant_expression> p<71> c<69> l<13:13> el<13:14>
n<> u<71> t<Constant_range> p<72> c<66> l<13:11> el<13:14>
n<> u<72> t<Packed_dimension> p<73> c<71> l<13:10> el<13:15>
n<> u<73> t<Data_type> p<83> c<62> s<82> l<13:4> el<13:15>
n<key_init_we> u<74> t<StringConst> p<81> s<80> l<13:16> el<13:27>
n<2> u<75> t<IntConst> p<76> l<13:29> el<13:30>
n<> u<76> t<Primary_literal> p<77> c<75> l<13:29> el<13:30>
n<> u<77> t<Constant_primary> p<78> c<76> l<13:29> el<13:30>
n<> u<78> t<Constant_expression> p<79> c<77> l<13:29> el<13:30>
n<> u<79> t<Unpacked_dimension> p<80> c<78> l<13:28> el<13:31>
n<> u<80> t<Variable_dimension> p<81> c<79> l<13:28> el<13:31>
n<> u<81> t<Variable_decl_assignment> p<82> c<74> l<13:16> el<13:31>
n<> u<82> t<List_of_variable_decl_assignments> p<83> c<81> l<13:16> el<13:31>
n<> u<83> t<Variable_declaration> p<84> c<73> l<13:4> el<13:32>
n<> u<84> t<Data_declaration> p<85> c<83> l<13:4> el<13:32>
n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<13:4> el<13:32>
n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<13:4> el<13:32>
n<> u<87> t<Module_common_item> p<88> c<86> l<13:4> el<13:32>
n<> u<88> t<Module_or_generate_item> p<89> c<87> l<13:4> el<13:32>
n<> u<89> t<Non_port_module_item> p<141> c<88> s<140> l<13:4> el<13:32>
n<aes_reg_status> u<90> t<StringConst> p<138> s<106> l<15:4> el<15:18>
n<Width> u<91> t<StringConst> p<104> s<103> l<16:8> el<16:13>
n<> u<92> t<Dollar_keyword> p<99> s<93> l<16:16> el<16:17>
n<bits> u<93> t<StringConst> p<99> s<98> l<16:17> el<16:21>
n<key_init_we> u<94> t<StringConst> p<95> l<16:22> el<16:33>
n<> u<95> t<Primary_literal> p<96> c<94> l<16:22> el<16:33>
n<> u<96> t<Primary> p<97> c<95> l<16:22> el<16:33>
n<> u<97> t<Expression> p<98> c<96> l<16:22> el<16:33>
n<> u<98> t<List_of_arguments> p<99> c<97> l<16:22> el<16:33>
n<> u<99> t<Complex_func_call> p<100> c<92> l<16:16> el<16:34>
n<> u<100> t<Primary> p<101> c<99> l<16:16> el<16:34>
n<> u<101> t<Expression> p<102> c<100> l<16:16> el<16:34>
n<> u<102> t<Mintypmax_expression> p<103> c<101> l<16:16> el<16:34>
n<> u<103> t<Param_expression> p<104> c<102> l<16:16> el<16:34>
n<> u<104> t<Named_parameter_assignment> p<105> c<91> l<16:7> el<16:36>
n<> u<105> t<List_of_parameter_assignments> p<106> c<104> l<16:7> el<16:36>
n<> u<106> t<Parameter_value_assignment> p<138> c<105> s<137> l<15:19> el<17:5>
n<u_reg_status_key_init> u<107> t<StringConst> p<108> l<17:6> el<17:27>
n<> u<108> t<Name_of_instance> p<137> c<107> s<136> l<17:6> el<17:27>
n<we_i> u<109> t<StringConst> p<135> s<133> l<18:8> el<18:12>
n<key_init_we> u<110> t<StringConst> p<117> s<116> l<18:15> el<18:26>
n<1> u<111> t<IntConst> p<112> l<18:27> el<18:28>
n<> u<112> t<Primary_literal> p<113> c<111> l<18:27> el<18:28>
n<> u<113> t<Primary> p<114> c<112> l<18:27> el<18:28>
n<> u<114> t<Expression> p<115> c<113> l<18:27> el<18:28>
n<> u<115> t<Bit_select> p<116> c<114> l<18:26> el<18:29>
n<> u<116> t<Select> p<117> c<115> l<18:26> el<18:29>
n<> u<117> t<Complex_func_call> p<118> c<110> l<18:15> el<18:29>
n<> u<118> t<Primary> p<119> c<117> l<18:15> el<18:29>
n<> u<119> t<Expression> p<130> c<118> s<129> l<18:15> el<18:29>
n<key_init_we> u<120> t<StringConst> p<127> s<126> l<18:31> el<18:42>
n<0> u<121> t<IntConst> p<122> l<18:43> el<18:44>
n<> u<122> t<Primary_literal> p<123> c<121> l<18:43> el<18:44>
n<> u<123> t<Primary> p<124> c<122> l<18:43> el<18:44>
n<> u<124> t<Expression> p<125> c<123> l<18:43> el<18:44>
n<> u<125> t<Bit_select> p<126> c<124> l<18:42> el<18:45>
n<> u<126> t<Select> p<127> c<125> l<18:42> el<18:45>
n<> u<127> t<Complex_func_call> p<128> c<120> l<18:31> el<18:45>
n<> u<128> t<Primary> p<129> c<127> l<18:31> el<18:45>
n<> u<129> t<Expression> p<130> c<128> l<18:31> el<18:45>
n<> u<130> t<Concatenation> p<131> c<119> l<18:14> el<18:46>
n<> u<131> t<Primary> p<132> c<130> l<18:14> el<18:46>
n<> u<132> t<Expression> p<135> c<131> s<134> l<18:14> el<18:46>
n<> u<133> t<OpenParens> p<135> s<132> l<18:12> el<18:13>
n<> u<134> t<CloseParens> p<135> l<18:47> el<18:48>
n<> u<135> t<Named_port_connection> p<136> c<109> l<18:7> el<18:48>
n<> u<136> t<List_of_port_connections> p<137> c<135> l<18:7> el<18:48>
n<> u<137> t<Hierarchical_instance> p<138> c<108> l<17:6> el<19:5>
n<> u<138> t<Module_instantiation> p<139> c<90> l<15:4> el<19:6>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<15:4> el<19:6>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<15:4> el<19:6>
n<> u<141> t<Module_declaration> p<142> c<48> l<9:1> el<21:10>
n<> u<142> t<Description> p<193> c<141> s<192> l<9:1> el<21:10>
n<> u<143> t<Module_keyword> p<147> s<144> l<23:1> el<23:7>
n<toto> u<144> t<StringConst> p<147> s<146> l<23:8> el<23:12>
n<> u<145> t<Port> p<146> l<23:13> el<23:13>
n<> u<146> t<List_of_ports> p<147> c<145> l<23:12> el<23:14>
n<> u<147> t<Module_nonansi_header> p<191> c<143> s<161> l<23:1> el<23:15>
n<> u<148> t<IntVec_TypeBit> p<149> l<25:2> el<25:5>
n<> u<149> t<Data_type> p<154> c<148> s<153> l<25:2> el<25:5>
n<fcoe_reserved_before_sof> u<150> t<StringConst> p<152> s<151> l<25:6> el<25:30>
n<> u<151> t<Unsized_dimension> p<152> l<25:30> el<25:32>
n<> u<152> t<Variable_decl_assignment> p<153> c<150> l<25:6> el<25:32>
n<> u<153> t<List_of_variable_decl_assignments> p<154> c<152> l<25:6> el<25:32>
n<> u<154> t<Variable_declaration> p<155> c<149> l<25:2> el<25:33>
n<> u<155> t<Data_declaration> p<156> c<154> l<25:2> el<25:33>
n<> u<156> t<Package_or_generate_item_declaration> p<157> c<155> l<25:2> el<25:33>
n<> u<157> t<Module_or_generate_item_declaration> p<158> c<156> l<25:2> el<25:33>
n<> u<158> t<Module_common_item> p<159> c<157> l<25:2> el<25:33>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<25:2> el<25:33>
n<> u<160> t<Non_port_module_item> p<161> c<159> l<25:2> el<25:33>
n<> u<161> t<Module_item> p<191> c<160> s<190> l<25:2> el<25:33>
n<> u<162> t<Data_type_or_implicit> p<184> s<183> l<27:14> el<27:14>
n<a> u<163> t<StringConst> p<182> s<181> l<27:14> el<27:15>
n<> u<164> t<Dollar_keyword> p<177> s<165> l<27:18> el<27:19>
n<bits> u<165> t<StringConst> p<177> s<176> l<27:19> el<27:23>
n<fcoe_reserved_before_sof> u<166> t<StringConst> p<173> s<172> l<27:24> el<27:48>
n<0> u<167> t<IntConst> p<168> l<27:49> el<27:50>
n<> u<168> t<Primary_literal> p<169> c<167> l<27:49> el<27:50>
n<> u<169> t<Primary> p<170> c<168> l<27:49> el<27:50>
n<> u<170> t<Expression> p<171> c<169> l<27:49> el<27:50>
n<> u<171> t<Bit_select> p<172> c<170> l<27:48> el<27:51>
n<> u<172> t<Select> p<173> c<171> l<27:48> el<27:51>
n<> u<173> t<Complex_func_call> p<174> c<166> l<27:24> el<27:51>
n<> u<174> t<Primary> p<175> c<173> l<27:24> el<27:51>
n<> u<175> t<Expression> p<176> c<174> l<27:24> el<27:51>
n<> u<176> t<List_of_arguments> p<177> c<175> l<27:24> el<27:51>
n<> u<177> t<Subroutine_call> p<178> c<164> l<27:18> el<27:52>
n<> u<178> t<Constant_primary> p<179> c<177> l<27:18> el<27:52>
n<> u<179> t<Constant_expression> p<180> c<178> l<27:18> el<27:52>
n<> u<180> t<Constant_mintypmax_expression> p<181> c<179> l<27:18> el<27:52>
n<> u<181> t<Constant_param_expression> p<182> c<180> l<27:18> el<27:52>
n<> u<182> t<Param_assignment> p<183> c<163> l<27:14> el<27:52>
n<> u<183> t<List_of_param_assignments> p<184> c<182> l<27:14> el<27:52>
n<> u<184> t<Parameter_declaration> p<185> c<162> l<27:2> el<27:52>
n<> u<185> t<Package_or_generate_item_declaration> p<186> c<184> l<27:2> el<27:53>
n<> u<186> t<Module_or_generate_item_declaration> p<187> c<185> l<27:2> el<27:53>
n<> u<187> t<Module_common_item> p<188> c<186> l<27:2> el<27:53>
n<> u<188> t<Module_or_generate_item> p<189> c<187> l<27:2> el<27:53>
n<> u<189> t<Non_port_module_item> p<190> c<188> l<27:2> el<27:53>
n<> u<190> t<Module_item> p<191> c<189> l<27:2> el<27:53>
n<> u<191> t<Module_declaration> p<192> c<147> l<23:1> el<30:10>
n<> u<192> t<Description> p<193> c<191> l<23:1> el<30:10>
n<> u<193> t<Source_text> p<194> c<45> l<2:1> el<30:10>
n<> u<194> t<Top_level_rule> l<2:1> el<32:1>
[WRN:PA0205] dut.sv:2: No timescale set for "aes_reg_status".

[WRN:PA0205] dut.sv:9: No timescale set for "top".

[WRN:PA0205] dut.sv:23: No timescale set for "toto".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:2: Compile module "work@aes_reg_status".

[INF:CP0303] dut.sv:9: Compile module "work@top".

[INF:CP0303] dut.sv:23: Compile module "work@toto".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:9: Top level module "work@top".

[NTE:EL0503] dut.sv:23: Top level module "work@toto".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BitsArray/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BitsArray/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BitsArray/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@aes_reg_status (work@aes_reg_status) dut.sv:2:1: , endln:7:10, parent:work@top
  |vpiFullName:work@aes_reg_status
  |vpiParameter:
  \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23, parent:work@aes_reg_status
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:3:14, endln:3:17, parent:work@aes_reg_status.Width
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@aes_reg_status.Width
  |vpiParamAssign:
  \_param_assign: , line:3:18, endln:3:27, parent:work@aes_reg_status
    |vpiRhs:
    \_constant: , line:3:26, endln:3:27
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17, parent:work@aes_reg_status.Width
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@aes_reg_status.Width), line:3:18, endln:3:23, parent:work@aes_reg_status
  |vpiDefName:work@aes_reg_status
  |vpiNet:
  \_logic_net: (work@aes_reg_status.we_i), line:5:28, endln:5:32, parent:work@aes_reg_status
    |vpiName:we_i
    |vpiFullName:work@aes_reg_status.we_i
    |vpiNetType:36
  |vpiPort:
  \_port: (we_i), line:5:28, endln:5:32, parent:work@aes_reg_status
    |vpiName:we_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@aes_reg_status.we_i), line:5:28, endln:5:32, parent:work@aes_reg_status
|uhdmallModules:
\_module: work@top (work@top) dut.sv:9:1: , endln:21:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32, parent:work@top
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@top.fcoe_reserved_before_sof
  |vpiNet:
  \_logic_net: (work@top.key_init_we), line:13:16, endln:13:27, parent:work@top
    |vpiName:key_init_we
    |vpiFullName:work@top.key_init_we
    |vpiNetType:36
|uhdmallModules:
\_module: work@toto (work@toto) dut.sv:23:1: , endln:30:10, parent:work@top
  |vpiFullName:work@toto
  |vpiParameter:
  \_parameter: (work@toto.a), line:27:14, endln:27:15, parent:work@toto
    |UINT:1
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:a
    |vpiFullName:work@toto.a
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:52, parent:work@toto
    |vpiRhs:
    \_constant: , line:27:18, endln:27:52
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@toto.a), line:27:14, endln:27:15, parent:work@toto
  |vpiDefName:work@toto
  |vpiNet:
  \_logic_net: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30, parent:work@toto
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@toto.fcoe_reserved_before_sof
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:9:1: , endln:21:10
  |vpiName:work@top
  |vpiVariables:
  \_array_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:34, parent:work@top
    |vpiSize:1
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@top.fcoe_reserved_before_sof
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiReg:
    \_bit_var: (work@top.fcoe_reserved_before_sof), line:11:8, endln:11:32, parent:work@top.fcoe_reserved_before_sof
      |vpiTypespec:
      \_bit_typespec: , line:11:4, endln:11:7
      |vpiFullName:work@top.fcoe_reserved_before_sof
  |vpiVariables:
  \_array_var: (work@top.key_init_we), line:13:16, endln:13:31, parent:work@top
    |vpiSize:2
    |vpiName:key_init_we
    |vpiFullName:work@top.key_init_we
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:1
    |vpiRange:
    \_range: , line:13:29, endln:13:30
      |vpiLeftRange:
      \_constant: , line:13:29, endln:13:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:13:29, endln:13:30
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiReg:
    \_logic_var: (work@top.key_init_we), line:13:16, endln:13:27, parent:work@top.key_init_we
      |vpiTypespec:
      \_logic_typespec: , line:13:4, endln:13:9
        |vpiRange:
        \_range: , line:13:11, endln:13:14
          |vpiLeftRange:
          \_constant: , line:13:11, endln:13:12
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:13:13, endln:13:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiFullName:work@top.key_init_we
      |vpiRange:
      \_range: , line:13:11, endln:13:14
        |vpiLeftRange:
        \_constant: , line:13:11, endln:13:12
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:13, endln:13:14
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@aes_reg_status (work@top.u_reg_status_key_init) dut.sv:15:4: , endln:19:6, parent:work@top
    |vpiName:u_reg_status_key_init
    |vpiFullName:work@top.u_reg_status_key_init
    |vpiParameter:
    \_parameter: (work@top.u_reg_status_key_init.Width), line:3:18, endln:3:23, parent:work@top.u_reg_status_key_init
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:3:14, endln:3:17, parent:work@top.u_reg_status_key_init.Width
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.u_reg_status_key_init.Width
    |vpiParamAssign:
    \_param_assign: , line:3:18, endln:3:27, parent:work@top.u_reg_status_key_init
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:3:26, endln:3:27
        |vpiDecompile:16
        |vpiSize:32
        |UINT:16
        |vpiTypespec:
        \_int_typespec: , line:3:14, endln:3:17, parent:work@aes_reg_status.Width
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_reg_status_key_init.Width), line:3:18, endln:3:23, parent:work@top.u_reg_status_key_init
    |vpiDefName:work@aes_reg_status
    |vpiDefFile:dut.sv
    |vpiDefLineNo:2
    |vpiNet:
    \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32, parent:work@top.u_reg_status_key_init
      |vpiTypespec:
      \_logic_typespec: , line:5:10, endln:5:15
        |vpiRange:
        \_range: , line:5:17, endln:5:26
          |vpiLeftRange:
          \_constant: , line:5:17, endln:5:22
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:25, endln:5:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:we_i
      |vpiFullName:work@top.u_reg_status_key_init.we_i
      |vpiNetType:36
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:9:1: , endln:21:10
    |vpiPort:
    \_port: (we_i), line:5:28, endln:5:32, parent:work@top.u_reg_status_key_init
      |vpiName:we_i
      |vpiDirection:1
      |vpiHighConn:
      \_operation: , line:18:14, endln:18:46, parent:we_i
        |vpiOpType:33
        |vpiOperand:
        \_bit_select: (key_init_we), line:18:15, endln:18:29, parent:key_init_we
          |vpiParent:
          \_ref_obj: (key_init_we), parent:key_init_we
            |vpiName:key_init_we
            |vpiActual:
            \_array_var: (work@top.key_init_we), line:13:16, endln:13:31, parent:work@top
          |vpiName:key_init_we
          |vpiIndex:
          \_constant: , line:18:27, endln:18:28, parent:key_init_we
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_bit_select: (key_init_we), line:18:31, endln:18:45, parent:key_init_we
          |vpiParent:
          \_ref_obj: (key_init_we), parent:key_init_we
            |vpiName:key_init_we
            |vpiActual:
            \_array_var: (work@top.key_init_we), line:13:16, endln:13:31, parent:work@top
          |vpiName:key_init_we
          |vpiIndex:
          \_constant: , line:18:43, endln:18:44, parent:key_init_we
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.u_reg_status_key_init.we_i), line:18:8, endln:18:12, parent:we_i
        |vpiName:we_i
        |vpiFullName:work@top.u_reg_status_key_init.we_i
        |vpiActual:
        \_logic_net: (work@top.u_reg_status_key_init.we_i), line:5:28, endln:5:32, parent:work@top.u_reg_status_key_init
      |vpiTypedef:
      \_logic_typespec: , line:5:10, endln:5:15
        |vpiRange:
        \_range: , line:5:17, endln:5:26, parent:we_i
          |vpiLeftRange:
          \_constant: , line:5:17, endln:5:22
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:5:25, endln:5:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@aes_reg_status (work@top.u_reg_status_key_init) dut.sv:15:4: , endln:19:6, parent:work@top
|uhdmtopModules:
\_module: work@toto (work@toto) dut.sv:23:1: , endln:30:10
  |vpiName:work@toto
  |vpiVariables:
  \_array_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:32, parent:work@toto
    |vpiSize:1
    |vpiName:fcoe_reserved_before_sof
    |vpiFullName:work@toto.fcoe_reserved_before_sof
    |vpiRandType:1
    |vpiVisibility:1
    |vpiArrayType:2
    |vpiReg:
    \_bit_var: (work@toto.fcoe_reserved_before_sof), line:25:6, endln:25:30, parent:work@toto.fcoe_reserved_before_sof
      |vpiTypespec:
      \_bit_typespec: , line:25:2, endln:25:5
      |vpiFullName:work@toto.fcoe_reserved_before_sof
  |vpiParameter:
  \_parameter: (work@toto.a), line:27:14, endln:27:15, parent:work@toto
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , parent:work@toto.a
    |vpiName:a
    |vpiFullName:work@toto.a
  |vpiParamAssign:
  \_param_assign: , line:27:14, endln:27:52, parent:work@toto
    |vpiRhs:
    \_constant: , line:27:18, endln:27:52
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@toto.a), line:27:14, endln:27:15, parent:work@toto
  |vpiDefName:work@toto
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/BitsArray/dut.sv | ${SURELOG_DIR}/build/regression/BitsArray/roundtrip/dut_000.sv | 11 | 30 | 

