Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Dec 15 09:21:57 2021
| Host         : slab running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_top_timing_summary_routed.rpt -pb vga_controller_top_timing_summary_routed.pb -rpx vga_controller_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (38)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (38)
-------------------------------
 There are 38 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.153        0.000                      0                   44        0.131        0.000                      0                   44        2.000        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          7.153        0.000                      0                   44        0.249        0.000                      0                   44        6.167        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                     38.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        7.155        0.000                      0                   44        0.249        0.000                      0                   44        6.167        0.000                       0                    40  
  clkfbout_clk_wiz_0_1                                                                                                                                                   38.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          7.153        0.000                      0                   44        0.131        0.000                      0                   44  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        7.153        0.000                      0                   44        0.131        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.980ns (33.245%)  route 3.976ns (66.755%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.101    12.936    i_vga_controller/RedxSN[3]
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)       -0.045    20.090    i_vga_controller/RedxSP_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.045    20.097    i_vga_controller/RedxSP_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.031    20.111    i_vga_controller/RedxSP_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.980ns (34.336%)  route 3.787ns (65.664%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.912    12.747    i_vga_controller/RedxSN[3]
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)       -0.081    20.054    i_vga_controller/RedxSP_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.980ns (34.024%)  route 3.839ns (65.976%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.965    12.800    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.031    20.108    i_vga_controller/RedxSP_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         20.108    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.045    20.096    i_vga_controller/RedxSP_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         20.096    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.031    20.110    i_vga_controller/RedxSP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.110    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.521ns (43.474%)  route 3.278ns (56.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.784 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.784    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.980ns (35.126%)  route 3.657ns (64.874%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.782    12.618    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.045    20.094    i_vga_controller/RedxSP_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.461ns (42.883%)  route 3.278ns (57.117%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.724 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.724    i_vga_controller/PixelUpdater_n_10
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  7.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     2.221 r  i_vga_controller/YCoordxDP_reg[2]/Q
                         net (fo=5, routed)           0.175     2.396    i_vga_controller/LineUpdater/YCoordxDP[2]
    SLICE_X108Y79        LUT5 (Prop_lut5_I3_O)        0.043     2.439 r  i_vga_controller/LineUpdater/YCoordxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/YCoordxDN[2]
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X108Y79        FDCE (Hold_fdce_C_D)         0.133     2.190    i_vga_controller/YCoordxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDCE (Prop_fdce_C_Q)         0.164     2.222 r  i_vga_controller/YCoordxDP_reg[5]/Q
                         net (fo=3, routed)           0.175     2.397    i_vga_controller/LineUpdater/YCoordxDP[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I3_O)        0.045     2.442 r  i_vga_controller/LineUpdater/YCoordxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     2.442    i_vga_controller/YCoordxDN[5]
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X108Y80        FDCE (Hold_fdce_C_D)         0.121     2.179    i_vga_controller/YCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[8]/Q
                         net (fo=4, routed)           0.168     2.367    i_vga_controller/LineUpdater/YCoordxDP[8]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.045     2.412 r  i_vga_controller/LineUpdater/YCoordxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.412    i_vga_controller/YCoordxDN[8]
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X107Y80        FDCE (Hold_fdce_C_D)         0.091     2.149    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[4]/Q
                         net (fo=2, routed)           0.118     2.316    i_vga_controller/LineUpdater/YCoordxDP[4]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.424 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.424    i_vga_controller/LineUpdater_n_0
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.159    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=3, routed)           0.122     2.320    i_vga_controller/LineUpdater/YCoordxDP[3]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.431 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.431    i_vga_controller/LineUpdater_n_1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.159    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.122     2.321    i_vga_controller/LineUpdater/YCoordxDP[7]
    SLICE_X109Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.432 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.432    i_vga_controller/LineUpdater_n_2
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X109Y80        FDCE (Hold_fdce_C_D)         0.102     2.160    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.132     2.332    i_vga_controller/LineUpdater/YCoordxDP[11]
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.443 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     2.443    i_vga_controller/LineUpdater_n_5
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=2, routed)           0.169     2.369    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.414    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.477 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.477    i_vga_controller/PixelUpdater_n_0
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.059    
    SLICE_X111Y80        FDCE (Hold_fdce_C_D)         0.105     2.164    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.169     2.370    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.415 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.415    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.478 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.478    i_vga_controller/PixelUpdater_n_5
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.060    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.105     2.165    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=2, routed)           0.169     2.371    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X111Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.416 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.416    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.479 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.479    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.061    
    SLICE_X111Y82        FDCE (Hold_fdce_C_D)         0.105     2.166    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y85    i_vga_controller/RedxSP_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y85    i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y83    i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y83    i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X108Y79    i_vga_controller/VSxSP_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y81    i_vga_controller/XCoordxDP_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y81    i_vga_controller/XCoordxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.980ns (33.245%)  route 3.976ns (66.755%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.101    12.936    i_vga_controller/RedxSN[3]
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.116    20.137    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)       -0.045    20.092    i_vga_controller/RedxSP_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         20.092    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.116    20.144    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.045    20.099    i_vga_controller/RedxSP_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         20.099    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.185ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.116    20.144    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.031    20.113    i_vga_controller/RedxSP_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         20.113    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.185    

Slack (MET) :             7.309ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.980ns (34.336%)  route 3.787ns (65.664%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.912    12.747    i_vga_controller/RedxSN[3]
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.116    20.137    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)       -0.081    20.056    i_vga_controller/RedxSP_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         20.056    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  7.309    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.980ns (34.024%)  route 3.839ns (65.976%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.965    12.800    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.116    20.141    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.031    20.110    i_vga_controller/RedxSP_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         20.110    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.116    20.143    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.045    20.098    i_vga_controller/RedxSP_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.116    20.143    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.031    20.112    i_vga_controller/RedxSP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.112    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.521ns (43.474%)  route 3.278ns (56.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.784 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.784    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.116    20.180    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.478ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.980ns (35.126%)  route 3.657ns (64.874%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.782    12.618    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.116    20.141    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.045    20.096    i_vga_controller/RedxSP_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         20.096    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  7.478    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.461ns (42.883%)  route 3.278ns (57.117%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.724 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.724    i_vga_controller/PixelUpdater_n_10
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.116    20.180    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.242    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.242    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  7.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     2.221 r  i_vga_controller/YCoordxDP_reg[2]/Q
                         net (fo=5, routed)           0.175     2.396    i_vga_controller/LineUpdater/YCoordxDP[2]
    SLICE_X108Y79        LUT5 (Prop_lut5_I3_O)        0.043     2.439 r  i_vga_controller/LineUpdater/YCoordxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/YCoordxDN[2]
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X108Y79        FDCE (Hold_fdce_C_D)         0.133     2.190    i_vga_controller/YCoordxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDCE (Prop_fdce_C_Q)         0.164     2.222 r  i_vga_controller/YCoordxDP_reg[5]/Q
                         net (fo=3, routed)           0.175     2.397    i_vga_controller/LineUpdater/YCoordxDP[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I3_O)        0.045     2.442 r  i_vga_controller/LineUpdater/YCoordxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     2.442    i_vga_controller/YCoordxDN[5]
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X108Y80        FDCE (Hold_fdce_C_D)         0.121     2.179    i_vga_controller/YCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[8]/Q
                         net (fo=4, routed)           0.168     2.367    i_vga_controller/LineUpdater/YCoordxDP[8]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.045     2.412 r  i_vga_controller/LineUpdater/YCoordxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.412    i_vga_controller/YCoordxDN[8]
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X107Y80        FDCE (Hold_fdce_C_D)         0.091     2.149    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[4]/Q
                         net (fo=2, routed)           0.118     2.316    i_vga_controller/LineUpdater/YCoordxDP[4]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.424 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.424    i_vga_controller/LineUpdater_n_0
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.159    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=3, routed)           0.122     2.320    i_vga_controller/LineUpdater/YCoordxDP[3]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.431 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.431    i_vga_controller/LineUpdater_n_1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.057    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.159    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.122     2.321    i_vga_controller/LineUpdater/YCoordxDP[7]
    SLICE_X109Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.432 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.432    i_vga_controller/LineUpdater_n_2
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.058    
    SLICE_X109Y80        FDCE (Hold_fdce_C_D)         0.102     2.160    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.132     2.332    i_vga_controller/LineUpdater/YCoordxDP[11]
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.443 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     2.443    i_vga_controller/LineUpdater_n_5
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
                         clock pessimism             -0.557     2.059    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.102     2.161    i_vga_controller/YCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=2, routed)           0.169     2.369    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.414    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.477 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.477    i_vga_controller/PixelUpdater_n_0
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.059    
    SLICE_X111Y80        FDCE (Hold_fdce_C_D)         0.105     2.164    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.169     2.370    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.415 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.415    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.478 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.478    i_vga_controller/PixelUpdater_n_5
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.060    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.105     2.165    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=2, routed)           0.169     2.371    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X111Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.416 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.416    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.479 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.479    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.061    
    SLICE_X111Y82        FDCE (Hold_fdce_C_D)         0.105     2.166    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y16   i_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y85    i_vga_controller/RedxSP_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y85    i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
Min Period        n/a     FDCE/C              n/a            1.000         13.333      12.333     SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X109Y81    i_vga_controller/YCoordxDP_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y83    i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y83    i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/HSxSP_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X113Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_10/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X112Y79    i_vga_controller/RedxSP_reg[3]_lopt_replica_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X108Y79    i_vga_controller/VSxSP_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y81    i_vga_controller/XCoordxDP_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X111Y81    i_vga_controller/XCoordxDP_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.980ns (33.245%)  route 3.976ns (66.755%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.101    12.936    i_vga_controller/RedxSN[3]
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)       -0.045    20.090    i_vga_controller/RedxSP_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.045    20.097    i_vga_controller/RedxSP_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.031    20.111    i_vga_controller/RedxSP_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.980ns (34.336%)  route 3.787ns (65.664%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.912    12.747    i_vga_controller/RedxSN[3]
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)       -0.081    20.054    i_vga_controller/RedxSP_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.980ns (34.024%)  route 3.839ns (65.976%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.965    12.800    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.031    20.108    i_vga_controller/RedxSP_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         20.108    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.045    20.096    i_vga_controller/RedxSP_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         20.096    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.031    20.110    i_vga_controller/RedxSP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.110    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.521ns (43.474%)  route 3.278ns (56.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.784 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.784    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.980ns (35.126%)  route 3.657ns (64.874%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.782    12.618    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.045    20.094    i_vga_controller/RedxSP_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.461ns (42.883%)  route 3.278ns (57.117%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.724 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.724    i_vga_controller/PixelUpdater_n_10
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  7.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     2.221 r  i_vga_controller/YCoordxDP_reg[2]/Q
                         net (fo=5, routed)           0.175     2.396    i_vga_controller/LineUpdater/YCoordxDP[2]
    SLICE_X108Y79        LUT5 (Prop_lut5_I3_O)        0.043     2.439 r  i_vga_controller/LineUpdater/YCoordxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/YCoordxDN[2]
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X108Y79        FDCE (Hold_fdce_C_D)         0.133     2.308    i_vga_controller/YCoordxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDCE (Prop_fdce_C_Q)         0.164     2.222 r  i_vga_controller/YCoordxDP_reg[5]/Q
                         net (fo=3, routed)           0.175     2.397    i_vga_controller/LineUpdater/YCoordxDP[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I3_O)        0.045     2.442 r  i_vga_controller/LineUpdater/YCoordxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     2.442    i_vga_controller/YCoordxDN[5]
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X108Y80        FDCE (Hold_fdce_C_D)         0.121     2.297    i_vga_controller/YCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[8]/Q
                         net (fo=4, routed)           0.168     2.367    i_vga_controller/LineUpdater/YCoordxDP[8]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.045     2.412 r  i_vga_controller/LineUpdater/YCoordxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.412    i_vga_controller/YCoordxDN[8]
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X107Y80        FDCE (Hold_fdce_C_D)         0.091     2.267    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[4]/Q
                         net (fo=2, routed)           0.118     2.316    i_vga_controller/LineUpdater/YCoordxDP[4]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.424 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.424    i_vga_controller/LineUpdater_n_0
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.277    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=3, routed)           0.122     2.320    i_vga_controller/LineUpdater/YCoordxDP[3]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.431 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.431    i_vga_controller/LineUpdater_n_1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.277    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.122     2.321    i_vga_controller/LineUpdater/YCoordxDP[7]
    SLICE_X109Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.432 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.432    i_vga_controller/LineUpdater_n_2
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X109Y80        FDCE (Hold_fdce_C_D)         0.102     2.278    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.132     2.332    i_vga_controller/LineUpdater/YCoordxDP[11]
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.443 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     2.443    i_vga_controller/LineUpdater_n_5
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=2, routed)           0.169     2.369    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.414    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.477 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.477    i_vga_controller/PixelUpdater_n_0
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X111Y80        FDCE (Hold_fdce_C_D)         0.105     2.282    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.169     2.370    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.415 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.415    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.478 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.478    i_vga_controller/PixelUpdater_n_5
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.060    
                         clock uncertainty            0.118     2.178    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.105     2.283    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=2, routed)           0.169     2.371    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X111Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.416 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.416    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.479 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.479    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.061    
                         clock uncertainty            0.118     2.179    
    SLICE_X111Y82        FDCE (Hold_fdce_C_D)         0.105     2.284    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.956ns  (logic 1.980ns (33.245%)  route 3.976ns (66.755%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.101    12.936    i_vga_controller/RedxSN[3]
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X112Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_3/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X112Y79        FDCE (Setup_fdce_C_D)       -0.045    20.090    i_vga_controller/RedxSP_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         20.090    
                         arrival time                         -12.936    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.169ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_8/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.045    20.097    i_vga_controller/RedxSP_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         20.097    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.169    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.980ns (33.293%)  route 3.967ns (66.707%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.410ns = ( 19.744 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          1.092    12.928    i_vga_controller/RedxSN[3]
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.682    19.744    i_vga_controller/clk_out1
    SLICE_X112Y87        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_7/C
                         clock pessimism              0.516    20.260    
                         clock uncertainty           -0.118    20.142    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)       -0.031    20.111    i_vga_controller/RedxSP_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                         -12.928    
  -------------------------------------------------------------------
                         slack                                  7.183    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 1.980ns (34.336%)  route 3.787ns (65.664%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.403ns = ( 19.737 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.912    12.747    i_vga_controller/RedxSN[3]
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.675    19.737    i_vga_controller/clk_out1
    SLICE_X113Y79        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica/C
                         clock pessimism              0.516    20.253    
                         clock uncertainty           -0.118    20.135    
    SLICE_X113Y79        FDCE (Setup_fdce_C_D)       -0.081    20.054    i_vga_controller/RedxSP_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         20.054    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.308ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.980ns (34.024%)  route 3.839ns (65.976%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.965    12.800    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_5/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.031    20.108    i_vga_controller/RedxSP_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         20.108    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  7.308    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_11/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.045    20.096    i_vga_controller/RedxSP_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         20.096    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.980ns (34.155%)  route 3.817ns (65.845%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.409ns = ( 19.743 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.942    12.778    i_vga_controller/RedxSN[3]
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.681    19.743    i_vga_controller/clk_out1
    SLICE_X112Y85        FDCE                                         r  i_vga_controller/RedxSP_reg[3]/C
                         clock pessimism              0.516    20.259    
                         clock uncertainty           -0.118    20.141    
    SLICE_X112Y85        FDCE (Setup_fdce_C_D)       -0.031    20.110    i_vga_controller/RedxSP_reg[3]
  -------------------------------------------------------------------
                         required time                         20.110    
                         arrival time                         -12.778    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.521ns (43.474%)  route 3.278ns (56.526%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.784 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.784    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.784    
  -------------------------------------------------------------------
                         slack                                  7.456    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 i_vga_controller/YCoordxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 1.980ns (35.126%)  route 3.657ns (64.874%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.407ns = ( 19.741 - 13.333 ) 
    Source Clock Delay      (SCD):    6.981ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.850     6.981    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.518     7.499 r  i_vga_controller/YCoordxDP_reg[1]/Q
                         net (fo=4, routed)           0.676     8.175    i_vga_controller/LineUpdater/YCoordxDP[1]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.831 r  i_vga_controller/LineUpdater/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     8.831    i_vga_controller/LineUpdater/plusOp_carry_n_0
    SLICE_X109Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.087 f  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.953    10.040    i_vga_controller/LineUpdater/YCoordxDP_reg[8][2]
    SLICE_X108Y80        LUT5 (Prop_lut5_I3_O)        0.302    10.342 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_4/O
                         net (fo=4, routed)           0.420    10.762    i_vga_controller/LineUpdater/YCoordxDP_reg[0]
    SLICE_X107Y79        LUT6 (Prop_lut6_I5_O)        0.124    10.886 f  i_vga_controller/LineUpdater/YCoordxDP[9]_i_2/O
                         net (fo=3, routed)           0.825    11.711    i_vga_controller/LineUpdater/YCoordxDP[9]_i_2_n_0
    SLICE_X107Y80        LUT6 (Prop_lut6_I4_O)        0.124    11.835 r  i_vga_controller/LineUpdater/RedxSP[3]_i_1/O
                         net (fo=12, routed)          0.782    12.618    i_vga_controller/RedxSN[3]
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.679    19.741    i_vga_controller/clk_out1
    SLICE_X112Y83        FDCE                                         r  i_vga_controller/RedxSP_reg[3]_lopt_replica_6/C
                         clock pessimism              0.516    20.257    
                         clock uncertainty           -0.118    20.139    
    SLICE_X112Y83        FDCE (Setup_fdce_C_D)       -0.045    20.094    i_vga_controller/RedxSP_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.516ns  (required time - arrival time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 2.461ns (42.883%)  route 3.278ns (57.117%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.406ns = ( 19.740 - 13.333 ) 
    Source Clock Delay      (SCD):    6.985ns
    Clock Pessimism Removal (CPR):    0.556ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.854     6.985    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.456     7.441 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=2, routed)           0.772     8.212    i_vga_controller/PixelUpdater/XCoordxDP_reg[5]
    SLICE_X110Y81        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.868 r  i_vga_controller/PixelUpdater/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.868    i_vga_controller/PixelUpdater/plusOp_carry__0_n_0
    SLICE_X110Y82        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.090 r  i_vga_controller/PixelUpdater/plusOp_carry__1/O[0]
                         net (fo=3, routed)           1.014    10.104    i_vga_controller/PixelUpdater/plusOp[9]
    SLICE_X112Y81        LUT3 (Prop_lut3_I2_O)        0.299    10.403 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5/O
                         net (fo=1, routed)           0.307    10.711    i_vga_controller/PixelUpdater/YCoordxDP[9]_i_5_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I3_O)        0.124    10.835 r  i_vga_controller/PixelUpdater/YCoordxDP[9]_i_3/O
                         net (fo=20, routed)          1.185    12.020    i_vga_controller/PixelUpdater/XCoordxDP_reg_0_sn_1
    SLICE_X111Y82        LUT2 (Prop_lut2_I0_O)        0.124    12.144 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4/O
                         net (fo=1, routed)           0.000    12.144    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_4_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.724 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.724    i_vga_controller/PixelUpdater_n_10
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          1.678    19.740    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[10]/C
                         clock pessimism              0.556    20.296    
                         clock uncertainty           -0.118    20.178    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.062    20.240    i_vga_controller/XCoordxDP_reg[10]
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  7.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDCE (Prop_fdce_C_Q)         0.164     2.221 r  i_vga_controller/YCoordxDP_reg[2]/Q
                         net (fo=5, routed)           0.175     2.396    i_vga_controller/LineUpdater/YCoordxDP[2]
    SLICE_X108Y79        LUT5 (Prop_lut5_I3_O)        0.043     2.439 r  i_vga_controller/LineUpdater/YCoordxDP[2]_i_1/O
                         net (fo=1, routed)           0.000     2.439    i_vga_controller/YCoordxDN[2]
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X108Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[2]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X108Y79        FDCE (Hold_fdce_C_D)         0.133     2.308    i_vga_controller/YCoordxDP_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDCE (Prop_fdce_C_Q)         0.164     2.222 r  i_vga_controller/YCoordxDP_reg[5]/Q
                         net (fo=3, routed)           0.175     2.397    i_vga_controller/LineUpdater/YCoordxDP[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I3_O)        0.045     2.442 r  i_vga_controller/LineUpdater/YCoordxDP[5]_i_1/O
                         net (fo=1, routed)           0.000     2.442    i_vga_controller/YCoordxDN[5]
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X108Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[5]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X108Y80        FDCE (Hold_fdce_C_D)         0.121     2.297    i_vga_controller/YCoordxDP_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[8]/Q
                         net (fo=4, routed)           0.168     2.367    i_vga_controller/LineUpdater/YCoordxDP[8]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.045     2.412 r  i_vga_controller/LineUpdater/YCoordxDP[8]_i_1/O
                         net (fo=1, routed)           0.000     2.412    i_vga_controller/YCoordxDN[8]
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X107Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X107Y80        FDCE (Hold_fdce_C_D)         0.091     2.267    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[4]/Q
                         net (fo=2, routed)           0.118     2.316    i_vga_controller/LineUpdater/YCoordxDP[4]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.424 r  i_vga_controller/LineUpdater/plusOp_carry/O[3]
                         net (fo=2, routed)           0.000     2.424    i_vga_controller/LineUpdater_n_0
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[4]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.277    i_vga_controller/YCoordxDP_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    2.057ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.626     2.057    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDCE (Prop_fdce_C_Q)         0.141     2.198 r  i_vga_controller/YCoordxDP_reg[3]/Q
                         net (fo=3, routed)           0.122     2.320    i_vga_controller/LineUpdater/YCoordxDP[3]
    SLICE_X109Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.431 r  i_vga_controller/LineUpdater/plusOp_carry/O[2]
                         net (fo=6, routed)           0.000     2.431    i_vga_controller/LineUpdater_n_1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.894     2.614    i_vga_controller/clk_out1
    SLICE_X109Y79        FDCE                                         r  i_vga_controller/YCoordxDP_reg[3]/C
                         clock pessimism             -0.557     2.057    
                         clock uncertainty            0.118     2.175    
    SLICE_X109Y79        FDCE (Hold_fdce_C_D)         0.102     2.277    i_vga_controller/YCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.615ns
    Source Clock Delay      (SCD):    2.058ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.627     2.058    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDCE (Prop_fdce_C_Q)         0.141     2.199 r  i_vga_controller/YCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.122     2.321    i_vga_controller/LineUpdater/YCoordxDP[7]
    SLICE_X109Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.432 r  i_vga_controller/LineUpdater/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.000     2.432    i_vga_controller/LineUpdater_n_2
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.895     2.615    i_vga_controller/clk_out1
    SLICE_X109Y80        FDCE                                         r  i_vga_controller/YCoordxDP_reg[7]/C
                         clock pessimism             -0.557     2.058    
                         clock uncertainty            0.118     2.176    
    SLICE_X109Y80        FDCE (Hold_fdce_C_D)         0.102     2.278    i_vga_controller/YCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_vga_controller/YCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.631%)  route 0.132ns (34.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.557ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y81        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/YCoordxDP_reg[11]/Q
                         net (fo=3, routed)           0.132     2.332    i_vga_controller/LineUpdater/YCoordxDP[11]
    SLICE_X109Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.443 r  i_vga_controller/LineUpdater/plusOp_carry__1/O[2]
                         net (fo=3, routed)           0.000     2.443    i_vga_controller/LineUpdater_n_5
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.896     2.616    i_vga_controller/clk_out1
    SLICE_X109Y81        FDCE                                         r  i_vga_controller/YCoordxDP_reg[11]/C
                         clock pessimism             -0.557     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X109Y81        FDCE (Hold_fdce_C_D)         0.102     2.279    i_vga_controller/YCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.628     2.059    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDCE (Prop_fdce_C_Q)         0.141     2.200 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=2, routed)           0.169     2.369    i_vga_controller/PixelUpdater/XCoordxDP_reg[3]
    SLICE_X111Y80        LUT2 (Prop_lut2_I1_O)        0.045     2.414 r  i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2/O
                         net (fo=1, routed)           0.000     2.414    i_vga_controller/PixelUpdater/XCoordxDP[0]_i_2_n_0
    SLICE_X111Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.477 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.477    i_vga_controller/PixelUpdater_n_0
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.898     2.618    i_vga_controller/clk_out1
    SLICE_X111Y80        FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
                         clock pessimism             -0.559     2.059    
                         clock uncertainty            0.118     2.177    
    SLICE_X111Y80        FDCE (Hold_fdce_C_D)         0.105     2.282    i_vga_controller/XCoordxDP_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.060ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.629     2.060    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.141     2.201 r  i_vga_controller/XCoordxDP_reg[7]/Q
                         net (fo=2, routed)           0.169     2.370    i_vga_controller/PixelUpdater/XCoordxDP_reg[7]
    SLICE_X111Y81        LUT2 (Prop_lut2_I1_O)        0.045     2.415 r  i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2/O
                         net (fo=1, routed)           0.000     2.415    i_vga_controller/PixelUpdater/XCoordxDP[4]_i_2_n_0
    SLICE_X111Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.478 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.478    i_vga_controller/PixelUpdater_n_5
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.899     2.619    i_vga_controller/clk_out1
    SLICE_X111Y81        FDCE                                         r  i_vga_controller/XCoordxDP_reg[7]/C
                         clock pessimism             -0.559     2.060    
                         clock uncertainty            0.118     2.178    
    SLICE_X111Y81        FDCE (Hold_fdce_C_D)         0.105     2.283    i_vga_controller/XCoordxDP_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.061ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.225ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.630     2.061    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDCE (Prop_fdce_C_Q)         0.141     2.202 r  i_vga_controller/XCoordxDP_reg[11]/Q
                         net (fo=2, routed)           0.169     2.371    i_vga_controller/PixelUpdater/XCoordxDP_reg[11]
    SLICE_X111Y82        LUT2 (Prop_lut2_I1_O)        0.045     2.416 r  i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2/O
                         net (fo=1, routed)           0.000     2.416    i_vga_controller/PixelUpdater/XCoordxDP[8]_i_2_n_0
    SLICE_X111Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.479 r  i_vga_controller/PixelUpdater/XCoordxDP_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.479    i_vga_controller/PixelUpdater_n_9
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=38, routed)          0.900     2.620    i_vga_controller/clk_out1
    SLICE_X111Y82        FDCE                                         r  i_vga_controller/XCoordxDP_reg[11]/C
                         clock pessimism             -0.559     2.061    
                         clock uncertainty            0.118     2.179    
    SLICE_X111Y82        FDCE (Hold_fdce_C_D)         0.105     2.284    i_vga_controller/XCoordxDP_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.195    





