// Seed: 1172041033
module module_0;
  timeprecision 1ps;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input uwire id_5,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    output logic id_11
);
  always @(posedge (1'h0) & id_9) begin
    if (1 || id_10) id_6 = id_4;
    else begin
      id_11 <= 1 | 1'b0;
    end
  end
  module_0();
endmodule
