m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/azwad/OneDrive/Documents/FPGA
Eshameem_03132022_register_n_vhdl
Z0 w1647033412
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1
Z3 dC:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B
Z4 8C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd
Z5 FC:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd
l0
L4 1
V0]96JicP>UDUZ=4IJ[lOA2
!s100 PX0?hL_WSZ<1KJ6H9a5nF3
Z6 OV;C;2020.1;71
32
Z7 !s110 1647180888
!i10b 1
Z8 !s108 1647180888.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd|
!s107 C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd|
!i113 1
Z10 o-work work -2002 -explicit
Z11 tExplicit 1 CvgOpt 0
Aarch
R1
R2
Z12 DEx4 work 32 shameem_03132022_register_n_vhdl 0 22 0]96JicP>UDUZ=4IJ[lOA2
!i122 1
l13
Z13 L11 18
Z14 VXciPeJa7D1^9g]=>cF:Fn2
Z15 !s100 ``Zhg3m5l3n;HIfK_ncNJ2
R6
32
R7
!i10b 1
R8
R9
Z16 !s107 C:/Users/azwad/Documents/CS_343/Labs/Lab 4/Shameem_03132022_4B/Shameem_03132022_Register_N_VHDL.vhd|
!i113 1
R10
R11
