
LSM303AGR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009814  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000840  080099e8  080099e8  000199e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a228  0800a228  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a228  0800a228  0001a228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a230  0800a230  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a230  0800a230  0001a230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a234  0800a234  0001a234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  200001e4  0800a41c  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  0800a41c  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e0e1  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2b  00000000  00000000  0002e2f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a08  00000000  00000000  0002ff20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000988  00000000  00000000  00030928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002262a  00000000  00000000  000312b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dc7d  00000000  00000000  000538da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd15b  00000000  00000000  00061557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012e6b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dfc  00000000  00000000  0012e708  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080099cc 	.word	0x080099cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	080099cc 	.word	0x080099cc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b96e 	b.w	8000f7c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468c      	mov	ip, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8083 	bne.w	8000dce <__udivmoddi4+0x116>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d947      	bls.n	8000d5e <__udivmoddi4+0xa6>
 8000cce:	fab2 f282 	clz	r2, r2
 8000cd2:	b142      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	f1c2 0020 	rsb	r0, r2, #32
 8000cd8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cdc:	4091      	lsls	r1, r2
 8000cde:	4097      	lsls	r7, r2
 8000ce0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbbc f6f8 	udiv	r6, ip, r8
 8000cf0:	fa1f fe87 	uxth.w	lr, r7
 8000cf4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cf8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfc:	fb06 f10e 	mul.w	r1, r6, lr
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18fb      	adds	r3, r7, r3
 8000d06:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d0a:	f080 8119 	bcs.w	8000f40 <__udivmoddi4+0x288>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8116 	bls.w	8000f40 <__udivmoddi4+0x288>
 8000d14:	3e02      	subs	r6, #2
 8000d16:	443b      	add	r3, r7
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d20:	fb08 3310 	mls	r3, r8, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	45a6      	cmp	lr, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	193c      	adds	r4, r7, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8105 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d3a:	45a6      	cmp	lr, r4
 8000d3c:	f240 8102 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d40:	3802      	subs	r0, #2
 8000d42:	443c      	add	r4, r7
 8000d44:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d48:	eba4 040e 	sub.w	r4, r4, lr
 8000d4c:	2600      	movs	r6, #0
 8000d4e:	b11d      	cbz	r5, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c5 4300 	strd	r4, r3, [r5]
 8000d58:	4631      	mov	r1, r6
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	b902      	cbnz	r2, 8000d62 <__udivmoddi4+0xaa>
 8000d60:	deff      	udf	#255	; 0xff
 8000d62:	fab2 f282 	clz	r2, r2
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	d150      	bne.n	8000e0c <__udivmoddi4+0x154>
 8000d6a:	1bcb      	subs	r3, r1, r7
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa1f f887 	uxth.w	r8, r7
 8000d74:	2601      	movs	r6, #1
 8000d76:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d7a:	0c21      	lsrs	r1, r4, #16
 8000d7c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb08 f30c 	mul.w	r3, r8, ip
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0xe2>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	f200 80e9 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1ac9      	subs	r1, r1, r3
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000da8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x10c>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x10a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80d9 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e7bf      	b.n	8000d4e <__udivmoddi4+0x96>
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0x12e>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80b1 	beq.w	8000f3a <__udivmoddi4+0x282>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x1cc>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0x140>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80b8 	bhi.w	8000f68 <__udivmoddi4+0x2b0>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0103 	sbc.w	r1, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	468c      	mov	ip, r1
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0a8      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000e06:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e0a:	e7a5      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f603 	lsr.w	r6, r0, r3
 8000e14:	4097      	lsls	r7, r2
 8000e16:	fa01 f002 	lsl.w	r0, r1, r2
 8000e1a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1e:	40d9      	lsrs	r1, r3
 8000e20:	4330      	orrs	r0, r6
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e28:	fa1f f887 	uxth.w	r8, r7
 8000e2c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e34:	fb06 f108 	mul.w	r1, r6, r8
 8000e38:	4299      	cmp	r1, r3
 8000e3a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3e:	d909      	bls.n	8000e54 <__udivmoddi4+0x19c>
 8000e40:	18fb      	adds	r3, r7, r3
 8000e42:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e46:	f080 808d 	bcs.w	8000f64 <__udivmoddi4+0x2ac>
 8000e4a:	4299      	cmp	r1, r3
 8000e4c:	f240 808a 	bls.w	8000f64 <__udivmoddi4+0x2ac>
 8000e50:	3e02      	subs	r6, #2
 8000e52:	443b      	add	r3, r7
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b281      	uxth	r1, r0
 8000e58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e60:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e64:	fb00 f308 	mul.w	r3, r0, r8
 8000e68:	428b      	cmp	r3, r1
 8000e6a:	d907      	bls.n	8000e7c <__udivmoddi4+0x1c4>
 8000e6c:	1879      	adds	r1, r7, r1
 8000e6e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e72:	d273      	bcs.n	8000f5c <__udivmoddi4+0x2a4>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d971      	bls.n	8000f5c <__udivmoddi4+0x2a4>
 8000e78:	3802      	subs	r0, #2
 8000e7a:	4439      	add	r1, r7
 8000e7c:	1acb      	subs	r3, r1, r3
 8000e7e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e82:	e778      	b.n	8000d76 <__udivmoddi4+0xbe>
 8000e84:	f1c6 0c20 	rsb	ip, r6, #32
 8000e88:	fa03 f406 	lsl.w	r4, r3, r6
 8000e8c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e90:	431c      	orrs	r4, r3
 8000e92:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e9e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000ea2:	431f      	orrs	r7, r3
 8000ea4:	0c3b      	lsrs	r3, r7, #16
 8000ea6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eaa:	fa1f f884 	uxth.w	r8, r4
 8000eae:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000eb6:	fb09 fa08 	mul.w	sl, r9, r8
 8000eba:	458a      	cmp	sl, r1
 8000ebc:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec0:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x220>
 8000ec6:	1861      	adds	r1, r4, r1
 8000ec8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ecc:	d248      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000ece:	458a      	cmp	sl, r1
 8000ed0:	d946      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000ed2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ed6:	4421      	add	r1, r4
 8000ed8:	eba1 010a 	sub.w	r1, r1, sl
 8000edc:	b2bf      	uxth	r7, r7
 8000ede:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ee2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ee6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eea:	fb00 f808 	mul.w	r8, r0, r8
 8000eee:	45b8      	cmp	r8, r7
 8000ef0:	d907      	bls.n	8000f02 <__udivmoddi4+0x24a>
 8000ef2:	19e7      	adds	r7, r4, r7
 8000ef4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ef8:	d22e      	bcs.n	8000f58 <__udivmoddi4+0x2a0>
 8000efa:	45b8      	cmp	r8, r7
 8000efc:	d92c      	bls.n	8000f58 <__udivmoddi4+0x2a0>
 8000efe:	3802      	subs	r0, #2
 8000f00:	4427      	add	r7, r4
 8000f02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f06:	eba7 0708 	sub.w	r7, r7, r8
 8000f0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f0e:	454f      	cmp	r7, r9
 8000f10:	46c6      	mov	lr, r8
 8000f12:	4649      	mov	r1, r9
 8000f14:	d31a      	bcc.n	8000f4c <__udivmoddi4+0x294>
 8000f16:	d017      	beq.n	8000f48 <__udivmoddi4+0x290>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x27a>
 8000f1a:	ebb3 020e 	subs.w	r2, r3, lr
 8000f1e:	eb67 0701 	sbc.w	r7, r7, r1
 8000f22:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f26:	40f2      	lsrs	r2, r6
 8000f28:	ea4c 0202 	orr.w	r2, ip, r2
 8000f2c:	40f7      	lsrs	r7, r6
 8000f2e:	e9c5 2700 	strd	r2, r7, [r5]
 8000f32:	2600      	movs	r6, #0
 8000f34:	4631      	mov	r1, r6
 8000f36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3a:	462e      	mov	r6, r5
 8000f3c:	4628      	mov	r0, r5
 8000f3e:	e70b      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f40:	4606      	mov	r6, r0
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f44:	4618      	mov	r0, r3
 8000f46:	e6fd      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f48:	4543      	cmp	r3, r8
 8000f4a:	d2e5      	bcs.n	8000f18 <__udivmoddi4+0x260>
 8000f4c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f50:	eb69 0104 	sbc.w	r1, r9, r4
 8000f54:	3801      	subs	r0, #1
 8000f56:	e7df      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f58:	4608      	mov	r0, r1
 8000f5a:	e7d2      	b.n	8000f02 <__udivmoddi4+0x24a>
 8000f5c:	4660      	mov	r0, ip
 8000f5e:	e78d      	b.n	8000e7c <__udivmoddi4+0x1c4>
 8000f60:	4681      	mov	r9, r0
 8000f62:	e7b9      	b.n	8000ed8 <__udivmoddi4+0x220>
 8000f64:	4666      	mov	r6, ip
 8000f66:	e775      	b.n	8000e54 <__udivmoddi4+0x19c>
 8000f68:	4630      	mov	r0, r6
 8000f6a:	e74a      	b.n	8000e02 <__udivmoddi4+0x14a>
 8000f6c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f70:	4439      	add	r1, r7
 8000f72:	e713      	b.n	8000d9c <__udivmoddi4+0xe4>
 8000f74:	3802      	subs	r0, #2
 8000f76:	443c      	add	r4, r7
 8000f78:	e724      	b.n	8000dc4 <__udivmoddi4+0x10c>
 8000f7a:	bf00      	nop

08000f7c <__aeabi_idiv0>:
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop

08000f80 <main>:
 * Step length
 */
float step_length = 0.7;//in meter

int main(void)
{
 8000f80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000f84:	b0fd      	sub	sp, #500	; 0x1f4
 8000f86:	af04      	add	r7, sp, #16
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000f88:	f001 ff9c 	bl	8002ec4 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8000f8c:	f001 fc7c 	bl	8002888 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000f90:	f001 fd40 	bl	8002a14 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8000f94:	f001 fd14 	bl	80029c0 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000f98:	f001 fce4 	bl	8002964 <MX_I2C1_Init>

	/* USER CODE BEGIN 2 */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000f9c:	463b      	mov	r3, r7
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	4b48      	ldr	r3, [pc, #288]	; (80010c4 <main+0x144>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	4a47      	ldr	r2, [pc, #284]	; (80010c4 <main+0x144>)
 8000fa8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fac:	6413      	str	r3, [r2, #64]	; 0x40
 8000fae:	4b45      	ldr	r3, [pc, #276]	; (80010c4 <main+0x144>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb2:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 8000fb6:	463b      	mov	r3, r7
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	463b      	mov	r3, r7
 8000fbc:	681b      	ldr	r3, [r3, #0]
	char aTxBuffer[16];
	char clear[7] = "\x1B[2J";
 8000fbe:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8000fc2:	4941      	ldr	r1, [pc, #260]	; (80010c8 <main+0x148>)
 8000fc4:	4613      	mov	r3, r2
 8000fc6:	c903      	ldmia	r1, {r0, r1}
 8000fc8:	6018      	str	r0, [r3, #0]
 8000fca:	3304      	adds	r3, #4
 8000fcc:	7019      	strb	r1, [r3, #0]
 8000fce:	1d53      	adds	r3, r2, #5
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	801a      	strh	r2, [r3, #0]
	/*
	 * Start LED ON
	 */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2120      	movs	r1, #32
 8000fd8:	483c      	ldr	r0, [pc, #240]	; (80010cc <main+0x14c>)
 8000fda:	f002 fa9b 	bl	8003514 <HAL_GPIO_WritePin>

	/*
	* Clear console
	*/
	HAL_UART_Transmit(&huart2,  (uint8_t*)clear, sizeof(clear), 100);
 8000fde:	f107 01cc 	add.w	r1, r7, #204	; 0xcc
 8000fe2:	2364      	movs	r3, #100	; 0x64
 8000fe4:	2207      	movs	r2, #7
 8000fe6:	483a      	ldr	r0, [pc, #232]	; (80010d0 <main+0x150>)
 8000fe8:	f004 f953 	bl	8005292 <HAL_UART_Transmit>

	/*
	 * I2C SCANNER
	 */
	HAL_UART_Transmit(&huart2,  (uint8_t*)"I2C Scan\n\r", 11, 100);
 8000fec:	2364      	movs	r3, #100	; 0x64
 8000fee:	220b      	movs	r2, #11
 8000ff0:	4938      	ldr	r1, [pc, #224]	; (80010d4 <main+0x154>)
 8000ff2:	4837      	ldr	r0, [pc, #220]	; (80010d0 <main+0x150>)
 8000ff4:	f004 f94d 	bl	8005292 <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 128; i++) {
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	f887 31d5 	strb.w	r3, [r7, #469]	; 0x1d5
 8000ffe:	e021      	b.n	8001044 <main+0xc4>
		if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5) == HAL_OK) {
 8001000:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 8001004:	b29b      	uxth	r3, r3
 8001006:	005b      	lsls	r3, r3, #1
 8001008:	b299      	uxth	r1, r3
 800100a:	2305      	movs	r3, #5
 800100c:	2203      	movs	r2, #3
 800100e:	4832      	ldr	r0, [pc, #200]	; (80010d8 <main+0x158>)
 8001010:	f002 fefe 	bl	8003e10 <HAL_I2C_IsDeviceReady>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d10f      	bne.n	800103a <main+0xba>
			HAL_UART_Transmit(&huart2, (uint8_t*)aTxBuffer, sprintf(aTxBuffer, "%d\n\r", i), 100);
 800101a:	f897 21d5 	ldrb.w	r2, [r7, #469]	; 0x1d5
 800101e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001022:	492e      	ldr	r1, [pc, #184]	; (80010dc <main+0x15c>)
 8001024:	4618      	mov	r0, r3
 8001026:	f005 f89d 	bl	8006164 <siprintf>
 800102a:	4603      	mov	r3, r0
 800102c:	b29a      	uxth	r2, r3
 800102e:	f107 01d4 	add.w	r1, r7, #212	; 0xd4
 8001032:	2364      	movs	r3, #100	; 0x64
 8001034:	4826      	ldr	r0, [pc, #152]	; (80010d0 <main+0x150>)
 8001036:	f004 f92c 	bl	8005292 <HAL_UART_Transmit>
	for (uint8_t i = 0; i < 128; i++) {
 800103a:	f897 31d5 	ldrb.w	r3, [r7, #469]	; 0x1d5
 800103e:	3301      	adds	r3, #1
 8001040:	f887 31d5 	strb.w	r3, [r7, #469]	; 0x1d5
 8001044:	f997 31d5 	ldrsb.w	r3, [r7, #469]	; 0x1d5
 8001048:	2b00      	cmp	r3, #0
 800104a:	dad9      	bge.n	8001000 <main+0x80>
		}
	}
	HAL_UART_Transmit(&huart2,  (uint8_t*)"Scanned\n\r", 10, 100);
 800104c:	2364      	movs	r3, #100	; 0x64
 800104e:	220a      	movs	r2, #10
 8001050:	4923      	ldr	r1, [pc, #140]	; (80010e0 <main+0x160>)
 8001052:	481f      	ldr	r0, [pc, #124]	; (80010d0 <main+0x150>)
 8001054:	f004 f91d 	bl	8005292 <HAL_UART_Transmit>

	/*
	 * Start up
	 */
	HAL_Delay(500);
 8001058:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800105c:	f001 ffa4 	bl	8002fa8 <HAL_Delay>
	 * Accelerometer
	 */
	/*
	 * Check Communication from Accelerometer
	 */
	char acc_enabled[30] = "Accelerometer Enabled\n\r";
 8001060:	f107 06ac 	add.w	r6, r7, #172	; 0xac
 8001064:	4b1f      	ldr	r3, [pc, #124]	; (80010e4 <main+0x164>)
 8001066:	4634      	mov	r4, r6
 8001068:	461d      	mov	r5, r3
 800106a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800106c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800106e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001072:	e884 0003 	stmia.w	r4, {r0, r1}
 8001076:	f106 0318 	add.w	r3, r6, #24
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	809a      	strh	r2, [r3, #4]
	uint8_t who_am_i_a_val;
	HAL_StatusTypeDef who_am_i_a_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1 , WHO_AM_I_A, 1, &who_am_i_a_val, 1, 50);
 8001080:	2332      	movs	r3, #50	; 0x32
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	2301      	movs	r3, #1
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	f107 03ab 	add.w	r3, r7, #171	; 0xab
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2301      	movs	r3, #1
 8001090:	220f      	movs	r2, #15
 8001092:	2133      	movs	r1, #51	; 0x33
 8001094:	4810      	ldr	r0, [pc, #64]	; (80010d8 <main+0x158>)
 8001096:	f002 fc95 	bl	80039c4 <HAL_I2C_Mem_Read>
 800109a:	4603      	mov	r3, r0
 800109c:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
	char ACC_Buffer[32];
	if (who_am_i_a_status == HAL_OK && who_am_i_a_val == 51) {
 80010a0:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d11f      	bne.n	80010e8 <main+0x168>
 80010a8:	f107 03ab 	add.w	r3, r7, #171	; 0xab
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b33      	cmp	r3, #51	; 0x33
 80010b0:	d11a      	bne.n	80010e8 <main+0x168>
		HAL_UART_Transmit(&huart2, (uint8_t*)acc_enabled , sizeof(acc_enabled), 100);
 80010b2:	f107 01ac 	add.w	r1, r7, #172	; 0xac
 80010b6:	2364      	movs	r3, #100	; 0x64
 80010b8:	221e      	movs	r2, #30
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <main+0x150>)
 80010bc:	f004 f8e9 	bl	8005292 <HAL_UART_Transmit>
 80010c0:	e026      	b.n	8001110 <main+0x190>
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800
 80010c8:	08009bbc 	.word	0x08009bbc
 80010cc:	40020000 	.word	0x40020000
 80010d0:	20000284 	.word	0x20000284
 80010d4:	080099e8 	.word	0x080099e8
 80010d8:	20000230 	.word	0x20000230
 80010dc:	080099f4 	.word	0x080099f4
 80010e0:	080099fc 	.word	0x080099fc
 80010e4:	08009bc4 	.word	0x08009bc4
	} else if (who_am_i_a_status != HAL_OK) {
 80010e8:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00f      	beq.n	8001110 <main+0x190>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "%d\n\r", who_am_i_a_status), 100);
 80010f0:	f897 2157 	ldrb.w	r2, [r7, #343]	; 0x157
 80010f4:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80010f8:	4998      	ldr	r1, [pc, #608]	; (800135c <main+0x3dc>)
 80010fa:	4618      	mov	r0, r3
 80010fc:	f005 f832 	bl	8006164 <siprintf>
 8001100:	4603      	mov	r3, r0
 8001102:	b29a      	uxth	r2, r3
 8001104:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001108:	2364      	movs	r3, #100	; 0x64
 800110a:	4895      	ldr	r0, [pc, #596]	; (8001360 <main+0x3e0>)
 800110c:	f004 f8c1 	bl	8005292 <HAL_UART_Transmit>
	}
	/*
	 * Set Control Registers
	 */
	uint8_t CTRL_REG1_A_val = 0x57;
 8001110:	f107 0387 	add.w	r3, r7, #135	; 0x87
 8001114:	2257      	movs	r2, #87	; 0x57
 8001116:	701a      	strb	r2, [r3, #0]
	uint8_t CTRL_REG2_A_val = 0x00;
 8001118:	f107 0386 	add.w	r3, r7, #134	; 0x86
 800111c:	2200      	movs	r2, #0
 800111e:	701a      	strb	r2, [r3, #0]
	uint8_t CTRL_REG3_A_val = 0x00;
 8001120:	f107 0385 	add.w	r3, r7, #133	; 0x85
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
	uint8_t CTRL_REG4_A_val = 0x81;
 8001128:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800112c:	2281      	movs	r2, #129	; 0x81
 800112e:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef CTRL_REG1_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG1_A, 1, &CTRL_REG1_A_val, 1, 50);
 8001130:	2332      	movs	r3, #50	; 0x32
 8001132:	9302      	str	r3, [sp, #8]
 8001134:	2301      	movs	r3, #1
 8001136:	9301      	str	r3, [sp, #4]
 8001138:	f107 0387 	add.w	r3, r7, #135	; 0x87
 800113c:	9300      	str	r3, [sp, #0]
 800113e:	2301      	movs	r3, #1
 8001140:	2220      	movs	r2, #32
 8001142:	2132      	movs	r1, #50	; 0x32
 8001144:	4887      	ldr	r0, [pc, #540]	; (8001364 <main+0x3e4>)
 8001146:	f002 fb43 	bl	80037d0 <HAL_I2C_Mem_Write>
 800114a:	4603      	mov	r3, r0
 800114c:	f887 3156 	strb.w	r3, [r7, #342]	; 0x156
	HAL_StatusTypeDef CTRL_REG2_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG2_A, 1, &CTRL_REG2_A_val, 1, 50);
 8001150:	2332      	movs	r3, #50	; 0x32
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2301      	movs	r3, #1
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	f107 0386 	add.w	r3, r7, #134	; 0x86
 800115c:	9300      	str	r3, [sp, #0]
 800115e:	2301      	movs	r3, #1
 8001160:	2221      	movs	r2, #33	; 0x21
 8001162:	2132      	movs	r1, #50	; 0x32
 8001164:	487f      	ldr	r0, [pc, #508]	; (8001364 <main+0x3e4>)
 8001166:	f002 fb33 	bl	80037d0 <HAL_I2C_Mem_Write>
 800116a:	4603      	mov	r3, r0
 800116c:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155
	HAL_StatusTypeDef CTRL_REG3_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG3_A, 1, &CTRL_REG3_A_val, 1, 50);
 8001170:	2332      	movs	r3, #50	; 0x32
 8001172:	9302      	str	r3, [sp, #8]
 8001174:	2301      	movs	r3, #1
 8001176:	9301      	str	r3, [sp, #4]
 8001178:	f107 0385 	add.w	r3, r7, #133	; 0x85
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2301      	movs	r3, #1
 8001180:	2222      	movs	r2, #34	; 0x22
 8001182:	2132      	movs	r1, #50	; 0x32
 8001184:	4877      	ldr	r0, [pc, #476]	; (8001364 <main+0x3e4>)
 8001186:	f002 fb23 	bl	80037d0 <HAL_I2C_Mem_Write>
 800118a:	4603      	mov	r3, r0
 800118c:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154
	HAL_StatusTypeDef CTRL_REG4_A_status = HAL_I2C_Mem_Write(&hi2c1, (ACC<<1), CTRL_REG4_A, 1, &CTRL_REG4_A_val, 1, 50);
 8001190:	2332      	movs	r3, #50	; 0x32
 8001192:	9302      	str	r3, [sp, #8]
 8001194:	2301      	movs	r3, #1
 8001196:	9301      	str	r3, [sp, #4]
 8001198:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2301      	movs	r3, #1
 80011a0:	2223      	movs	r2, #35	; 0x23
 80011a2:	2132      	movs	r1, #50	; 0x32
 80011a4:	486f      	ldr	r0, [pc, #444]	; (8001364 <main+0x3e4>)
 80011a6:	f002 fb13 	bl	80037d0 <HAL_I2C_Mem_Write>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153

	if (CTRL_REG1_A_status != HAL_OK) {
 80011b0:	f897 3156 	ldrb.w	r3, [r7, #342]	; 0x156
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d014      	beq.n	80011e2 <main+0x262>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG1:  %d\n\r", CTRL_REG1_A_status), 100);
 80011b8:	f897 2156 	ldrb.w	r2, [r7, #342]	; 0x156
 80011bc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011c0:	4969      	ldr	r1, [pc, #420]	; (8001368 <main+0x3e8>)
 80011c2:	4618      	mov	r0, r3
 80011c4:	f004 ffce 	bl	8006164 <siprintf>
 80011c8:	4603      	mov	r3, r0
 80011ca:	b29a      	uxth	r2, r3
 80011cc:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80011d0:	2364      	movs	r3, #100	; 0x64
 80011d2:	4863      	ldr	r0, [pc, #396]	; (8001360 <main+0x3e0>)
 80011d4:	f004 f85d 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80011d8:	2200      	movs	r2, #0
 80011da:	2120      	movs	r1, #32
 80011dc:	4863      	ldr	r0, [pc, #396]	; (800136c <main+0x3ec>)
 80011de:	f002 f999 	bl	8003514 <HAL_GPIO_WritePin>
	}

	if (CTRL_REG2_A_status != HAL_OK) {
 80011e2:	f897 3155 	ldrb.w	r3, [r7, #341]	; 0x155
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d014      	beq.n	8001214 <main+0x294>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG2:  %d\n\r", CTRL_REG2_A_status), 100);
 80011ea:	f897 2155 	ldrb.w	r2, [r7, #341]	; 0x155
 80011ee:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80011f2:	495f      	ldr	r1, [pc, #380]	; (8001370 <main+0x3f0>)
 80011f4:	4618      	mov	r0, r3
 80011f6:	f004 ffb5 	bl	8006164 <siprintf>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001202:	2364      	movs	r3, #100	; 0x64
 8001204:	4856      	ldr	r0, [pc, #344]	; (8001360 <main+0x3e0>)
 8001206:	f004 f844 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	2120      	movs	r1, #32
 800120e:	4857      	ldr	r0, [pc, #348]	; (800136c <main+0x3ec>)
 8001210:	f002 f980 	bl	8003514 <HAL_GPIO_WritePin>
	}

	if (CTRL_REG3_A_status != HAL_OK) {
 8001214:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 8001218:	2b00      	cmp	r3, #0
 800121a:	d014      	beq.n	8001246 <main+0x2c6>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG3:  %d\n\r", CTRL_REG3_A_status), 100);
 800121c:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8001220:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001224:	4953      	ldr	r1, [pc, #332]	; (8001374 <main+0x3f4>)
 8001226:	4618      	mov	r0, r3
 8001228:	f004 ff9c 	bl	8006164 <siprintf>
 800122c:	4603      	mov	r3, r0
 800122e:	b29a      	uxth	r2, r3
 8001230:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001234:	2364      	movs	r3, #100	; 0x64
 8001236:	484a      	ldr	r0, [pc, #296]	; (8001360 <main+0x3e0>)
 8001238:	f004 f82b 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800123c:	2200      	movs	r2, #0
 800123e:	2120      	movs	r1, #32
 8001240:	484a      	ldr	r0, [pc, #296]	; (800136c <main+0x3ec>)
 8001242:	f002 f967 	bl	8003514 <HAL_GPIO_WritePin>
	}

	if (CTRL_REG4_A_status != HAL_OK) {
 8001246:	f897 3153 	ldrb.w	r3, [r7, #339]	; 0x153
 800124a:	2b00      	cmp	r3, #0
 800124c:	d014      	beq.n	8001278 <main+0x2f8>
		HAL_UART_Transmit(&huart2,  (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Failed REG4:  %d\n\r", CTRL_REG4_A_status), 100);
 800124e:	f897 2153 	ldrb.w	r2, [r7, #339]	; 0x153
 8001252:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001256:	4948      	ldr	r1, [pc, #288]	; (8001378 <main+0x3f8>)
 8001258:	4618      	mov	r0, r3
 800125a:	f004 ff83 	bl	8006164 <siprintf>
 800125e:	4603      	mov	r3, r0
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001266:	2364      	movs	r3, #100	; 0x64
 8001268:	483d      	ldr	r0, [pc, #244]	; (8001360 <main+0x3e0>)
 800126a:	f004 f812 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800126e:	2200      	movs	r2, #0
 8001270:	2120      	movs	r1, #32
 8001272:	483e      	ldr	r0, [pc, #248]	; (800136c <main+0x3ec>)
 8001274:	f002 f94e 	bl	8003514 <HAL_GPIO_WritePin>
	}

	/*
	 * Check Status
	 */
	uint8_t STATUS_REG_A_val = 0;
 8001278:	f107 0383 	add.w	r3, r7, #131	; 0x83
 800127c:	2200      	movs	r2, #0
 800127e:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef STATUS_REG_A_status;

	/*
	 * Read First
	 */
	uint8_t OUT_X_L_A_val = 0x00;
 8001280:	f107 0382 	add.w	r3, r7, #130	; 0x82
 8001284:	2200      	movs	r2, #0
 8001286:	701a      	strb	r2, [r3, #0]
	uint8_t OUT_X_H_A_val = 0x00;
 8001288:	f107 0381 	add.w	r3, r7, #129	; 0x81
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]
	int16_t OUT_X_A_val = 0x00;
 8001290:	2300      	movs	r3, #0
 8001292:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2

	uint8_t OUT_Y_L_A_val = 0x00;
 8001296:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800129a:	2200      	movs	r2, #0
 800129c:	701a      	strb	r2, [r3, #0]
	uint8_t OUT_Y_H_A_val = 0x00;
 800129e:	f107 037f 	add.w	r3, r7, #127	; 0x7f
 80012a2:	2200      	movs	r2, #0
 80012a4:	701a      	strb	r2, [r3, #0]
	int16_t OUT_Y_A_val = 0x00;
 80012a6:	2300      	movs	r3, #0
 80012a8:	f8a7 31d0 	strh.w	r3, [r7, #464]	; 0x1d0

	uint8_t OUT_Z_L_A_val = 0x00;
 80012ac:	f107 037e 	add.w	r3, r7, #126	; 0x7e
 80012b0:	2200      	movs	r2, #0
 80012b2:	701a      	strb	r2, [r3, #0]
	uint8_t OUT_Z_H_A_val = 0x00;
 80012b4:	f107 037d 	add.w	r3, r7, #125	; 0x7d
 80012b8:	2200      	movs	r2, #0
 80012ba:	701a      	strb	r2, [r3, #0]
	int16_t OUT_Z_A_val = 0x00;
 80012bc:	2300      	movs	r3, #0
 80012be:	f8a7 31ca 	strh.w	r3, [r7, #458]	; 0x1ca

	HAL_StatusTypeDef OUT_X_L_A_status = 0x00;
 80012c2:	2300      	movs	r3, #0
 80012c4:	f887 3152 	strb.w	r3, [r7, #338]	; 0x152
	HAL_StatusTypeDef OUT_X_H_A_status = 0x00;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f887 3151 	strb.w	r3, [r7, #337]	; 0x151

	HAL_StatusTypeDef OUT_Y_L_A_status = 0x00;
 80012ce:	2300      	movs	r3, #0
 80012d0:	f887 3150 	strb.w	r3, [r7, #336]	; 0x150
	HAL_StatusTypeDef OUT_Y_H_A_status = 0x00;
 80012d4:	2300      	movs	r3, #0
 80012d6:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f

	HAL_StatusTypeDef OUT_Z_L_A_status = 0x00;
 80012da:	2300      	movs	r3, #0
 80012dc:	f887 314e 	strb.w	r3, [r7, #334]	; 0x14e
	HAL_StatusTypeDef OUT_Z_H_A_status = 0x00;
 80012e0:	2300      	movs	r3, #0
 80012e2:	f887 314d 	strb.w	r3, [r7, #333]	; 0x14d
	 * Magnetometer
	 */
	/*
	 * Check Communication from Magnetometer
	 */
	char mag_enabled[50] = "Magnetometer Enabled\n\r";
 80012e6:	f107 0648 	add.w	r6, r7, #72	; 0x48
 80012ea:	4b24      	ldr	r3, [pc, #144]	; (800137c <main+0x3fc>)
 80012ec:	4634      	mov	r4, r6
 80012ee:	461d      	mov	r5, r3
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012f4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80012f8:	6020      	str	r0, [r4, #0]
 80012fa:	3404      	adds	r4, #4
 80012fc:	8021      	strh	r1, [r4, #0]
 80012fe:	3402      	adds	r4, #2
 8001300:	0c0b      	lsrs	r3, r1, #16
 8001302:	7023      	strb	r3, [r4, #0]
 8001304:	f106 0317 	add.w	r3, r6, #23
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
 800130c:	605a      	str	r2, [r3, #4]
 800130e:	609a      	str	r2, [r3, #8]
 8001310:	60da      	str	r2, [r3, #12]
 8001312:	611a      	str	r2, [r3, #16]
 8001314:	615a      	str	r2, [r3, #20]
 8001316:	f8c3 2017 	str.w	r2, [r3, #23]
	uint8_t who_am_i_m_val;
	HAL_StatusTypeDef who_am_i_m_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1 , WHO_AM_I_M, 1, &who_am_i_m_val, 1, 50);
 800131a:	2332      	movs	r3, #50	; 0x32
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	2301      	movs	r3, #1
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	f107 0347 	add.w	r3, r7, #71	; 0x47
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2301      	movs	r3, #1
 800132a:	224f      	movs	r2, #79	; 0x4f
 800132c:	213d      	movs	r1, #61	; 0x3d
 800132e:	480d      	ldr	r0, [pc, #52]	; (8001364 <main+0x3e4>)
 8001330:	f002 fb48 	bl	80039c4 <HAL_I2C_Mem_Read>
 8001334:	4603      	mov	r3, r0
 8001336:	f887 314c 	strb.w	r3, [r7, #332]	; 0x14c
	char MAG_Buffer[32];
	if (who_am_i_m_status == HAL_OK && who_am_i_m_val == 64) {
 800133a:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800133e:	2b00      	cmp	r3, #0
 8001340:	d11e      	bne.n	8001380 <main+0x400>
 8001342:	f107 0347 	add.w	r3, r7, #71	; 0x47
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b40      	cmp	r3, #64	; 0x40
 800134a:	d119      	bne.n	8001380 <main+0x400>
		HAL_UART_Transmit(&huart2, (uint8_t*)mag_enabled , sizeof(mag_enabled), 100);
 800134c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001350:	2364      	movs	r3, #100	; 0x64
 8001352:	2232      	movs	r2, #50	; 0x32
 8001354:	4802      	ldr	r0, [pc, #8]	; (8001360 <main+0x3e0>)
 8001356:	f003 ff9c 	bl	8005292 <HAL_UART_Transmit>
 800135a:	e025      	b.n	80013a8 <main+0x428>
 800135c:	080099f4 	.word	0x080099f4
 8001360:	20000284 	.word	0x20000284
 8001364:	20000230 	.word	0x20000230
 8001368:	08009a08 	.word	0x08009a08
 800136c:	40020000 	.word	0x40020000
 8001370:	08009a1c 	.word	0x08009a1c
 8001374:	08009a30 	.word	0x08009a30
 8001378:	08009a44 	.word	0x08009a44
 800137c:	08009be4 	.word	0x08009be4
	} else if (who_am_i_m_status != HAL_OK) {
 8001380:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8001384:	2b00      	cmp	r3, #0
 8001386:	d00f      	beq.n	80013a8 <main+0x428>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "%d\n\r", who_am_i_m_status), 100);
 8001388:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800138c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001390:	4993      	ldr	r1, [pc, #588]	; (80015e0 <main+0x660>)
 8001392:	4618      	mov	r0, r3
 8001394:	f004 fee6 	bl	8006164 <siprintf>
 8001398:	4603      	mov	r3, r0
 800139a:	b29a      	uxth	r2, r3
 800139c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80013a0:	2364      	movs	r3, #100	; 0x64
 80013a2:	4890      	ldr	r0, [pc, #576]	; (80015e4 <main+0x664>)
 80013a4:	f003 ff75 	bl	8005292 <HAL_UART_Transmit>
	}
	/*
	 * Set Control Registers
	 */
	uint8_t CFG_REG_A_M_val = 0x8C;
 80013a8:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80013ac:	228c      	movs	r2, #140	; 0x8c
 80013ae:	701a      	strb	r2, [r3, #0]
	uint8_t CFG_REG_B_M_val = 0x03;
 80013b0:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80013b4:	2203      	movs	r2, #3
 80013b6:	701a      	strb	r2, [r3, #0]
	uint8_t CFG_REG_C_M_val = 0x10;
 80013b8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 80013bc:	2210      	movs	r2, #16
 80013be:	701a      	strb	r2, [r3, #0]

	HAL_StatusTypeDef CFG_REG_A_M_Status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_A_M, 1, &CFG_REG_A_M_val, 1, 50);
 80013c0:	2332      	movs	r3, #50	; 0x32
 80013c2:	9302      	str	r3, [sp, #8]
 80013c4:	2301      	movs	r3, #1
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	f107 0323 	add.w	r3, r7, #35	; 0x23
 80013cc:	9300      	str	r3, [sp, #0]
 80013ce:	2301      	movs	r3, #1
 80013d0:	2260      	movs	r2, #96	; 0x60
 80013d2:	213c      	movs	r1, #60	; 0x3c
 80013d4:	4884      	ldr	r0, [pc, #528]	; (80015e8 <main+0x668>)
 80013d6:	f002 f9fb 	bl	80037d0 <HAL_I2C_Mem_Write>
 80013da:	4603      	mov	r3, r0
 80013dc:	f887 314b 	strb.w	r3, [r7, #331]	; 0x14b
	HAL_StatusTypeDef CFG_REG_B_M_status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_B_M, 1, &CFG_REG_B_M_val, 1, 50);
 80013e0:	2332      	movs	r3, #50	; 0x32
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	2301      	movs	r3, #1
 80013e6:	9301      	str	r3, [sp, #4]
 80013e8:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80013ec:	9300      	str	r3, [sp, #0]
 80013ee:	2301      	movs	r3, #1
 80013f0:	2261      	movs	r2, #97	; 0x61
 80013f2:	213c      	movs	r1, #60	; 0x3c
 80013f4:	487c      	ldr	r0, [pc, #496]	; (80015e8 <main+0x668>)
 80013f6:	f002 f9eb 	bl	80037d0 <HAL_I2C_Mem_Write>
 80013fa:	4603      	mov	r3, r0
 80013fc:	f887 314a 	strb.w	r3, [r7, #330]	; 0x14a
	HAL_StatusTypeDef CFG_REG_C_M_status = HAL_I2C_Mem_Write(&hi2c1, (MAG<<1), CFG_REG_C_M, 1, &CFG_REG_C_M_val, 1, 50);
 8001400:	2332      	movs	r3, #50	; 0x32
 8001402:	9302      	str	r3, [sp, #8]
 8001404:	2301      	movs	r3, #1
 8001406:	9301      	str	r3, [sp, #4]
 8001408:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800140c:	9300      	str	r3, [sp, #0]
 800140e:	2301      	movs	r3, #1
 8001410:	2262      	movs	r2, #98	; 0x62
 8001412:	213c      	movs	r1, #60	; 0x3c
 8001414:	4874      	ldr	r0, [pc, #464]	; (80015e8 <main+0x668>)
 8001416:	f002 f9db 	bl	80037d0 <HAL_I2C_Mem_Write>
 800141a:	4603      	mov	r3, r0
 800141c:	f887 3149 	strb.w	r3, [r7, #329]	; 0x149

	if (CFG_REG_A_M_Status != HAL_OK) {
 8001420:	f897 314b 	ldrb.w	r3, [r7, #331]	; 0x14b
 8001424:	2b00      	cmp	r3, #0
 8001426:	d014      	beq.n	8001452 <main+0x4d2>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG1:  %d\n\r", CFG_REG_A_M_Status), 100);
 8001428:	f897 214b 	ldrb.w	r2, [r7, #331]	; 0x14b
 800142c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001430:	496e      	ldr	r1, [pc, #440]	; (80015ec <main+0x66c>)
 8001432:	4618      	mov	r0, r3
 8001434:	f004 fe96 	bl	8006164 <siprintf>
 8001438:	4603      	mov	r3, r0
 800143a:	b29a      	uxth	r2, r3
 800143c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001440:	2364      	movs	r3, #100	; 0x64
 8001442:	4868      	ldr	r0, [pc, #416]	; (80015e4 <main+0x664>)
 8001444:	f003 ff25 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 8001448:	2200      	movs	r2, #0
 800144a:	2120      	movs	r1, #32
 800144c:	4868      	ldr	r0, [pc, #416]	; (80015f0 <main+0x670>)
 800144e:	f002 f861 	bl	8003514 <HAL_GPIO_WritePin>
	}

	if (CFG_REG_B_M_status != HAL_OK) {
 8001452:	f897 314a 	ldrb.w	r3, [r7, #330]	; 0x14a
 8001456:	2b00      	cmp	r3, #0
 8001458:	d014      	beq.n	8001484 <main+0x504>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG2:  %d\n\r", CFG_REG_B_M_status), 100);
 800145a:	f897 214a 	ldrb.w	r2, [r7, #330]	; 0x14a
 800145e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001462:	4964      	ldr	r1, [pc, #400]	; (80015f4 <main+0x674>)
 8001464:	4618      	mov	r0, r3
 8001466:	f004 fe7d 	bl	8006164 <siprintf>
 800146a:	4603      	mov	r3, r0
 800146c:	b29a      	uxth	r2, r3
 800146e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001472:	2364      	movs	r3, #100	; 0x64
 8001474:	485b      	ldr	r0, [pc, #364]	; (80015e4 <main+0x664>)
 8001476:	f003 ff0c 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800147a:	2200      	movs	r2, #0
 800147c:	2120      	movs	r1, #32
 800147e:	485c      	ldr	r0, [pc, #368]	; (80015f0 <main+0x670>)
 8001480:	f002 f848 	bl	8003514 <HAL_GPIO_WritePin>
	}

	if (CFG_REG_C_M_status != HAL_OK) {
 8001484:	f897 3149 	ldrb.w	r3, [r7, #329]	; 0x149
 8001488:	2b00      	cmp	r3, #0
 800148a:	d014      	beq.n	80014b6 <main+0x536>
		HAL_UART_Transmit(&huart2,  (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Failed REG3:  %d\n\r", CFG_REG_C_M_status), 100);
 800148c:	f897 2149 	ldrb.w	r2, [r7, #329]	; 0x149
 8001490:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001494:	4958      	ldr	r1, [pc, #352]	; (80015f8 <main+0x678>)
 8001496:	4618      	mov	r0, r3
 8001498:	f004 fe64 	bl	8006164 <siprintf>
 800149c:	4603      	mov	r3, r0
 800149e:	b29a      	uxth	r2, r3
 80014a0:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80014a4:	2364      	movs	r3, #100	; 0x64
 80014a6:	484f      	ldr	r0, [pc, #316]	; (80015e4 <main+0x664>)
 80014a8:	f003 fef3 	bl	8005292 <HAL_UART_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80014ac:	2200      	movs	r2, #0
 80014ae:	2120      	movs	r1, #32
 80014b0:	484f      	ldr	r0, [pc, #316]	; (80015f0 <main+0x670>)
 80014b2:	f002 f82f 	bl	8003514 <HAL_GPIO_WritePin>
	}

	/*
	 * Check Status
	 */
	uint8_t STATUS_REG_M_val = 0;
 80014b6:	f107 0320 	add.w	r3, r7, #32
 80014ba:	2200      	movs	r2, #0
 80014bc:	701a      	strb	r2, [r3, #0]
	HAL_StatusTypeDef STATUS_REG_M_status;

	/*
	 * Read First
	 */
	uint8_t OUTX_L_REG_M_val = 0x00;
 80014be:	f107 031f 	add.w	r3, r7, #31
 80014c2:	2200      	movs	r2, #0
 80014c4:	701a      	strb	r2, [r3, #0]
	uint8_t OUTX_H_REG_M_val = 0x00;
 80014c6:	f107 031e 	add.w	r3, r7, #30
 80014ca:	2200      	movs	r2, #0
 80014cc:	701a      	strb	r2, [r3, #0]
	int16_t OUTX_M_val = 0x00;
 80014ce:	2300      	movs	r3, #0
 80014d0:	f8a7 31cc 	strh.w	r3, [r7, #460]	; 0x1cc

	uint8_t OUTY_L_REG_M_val = 0x00;
 80014d4:	f107 031d 	add.w	r3, r7, #29
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]
	uint8_t OUTY_H_REG_M_val = 0x00;
 80014dc:	f107 031c 	add.w	r3, r7, #28
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
	int16_t OUTY_M_val = 0x00;
 80014e4:	2300      	movs	r3, #0
 80014e6:	f8a7 31ce 	strh.w	r3, [r7, #462]	; 0x1ce

	uint8_t OUTZ_L_REG_M_val = 0x00;
 80014ea:	f107 031b 	add.w	r3, r7, #27
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
	uint8_t OUTZ_H_REG_M_val = 0x00;
 80014f2:	f107 031a 	add.w	r3, r7, #26
 80014f6:	2200      	movs	r2, #0
 80014f8:	701a      	strb	r2, [r3, #0]
	int16_t OUTZ_M_val = 0x00;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f8a7 31d6 	strh.w	r3, [r7, #470]	; 0x1d6

	HAL_StatusTypeDef OUTX_L_M_status = 0x00;
 8001500:	2300      	movs	r3, #0
 8001502:	f887 3148 	strb.w	r3, [r7, #328]	; 0x148
	HAL_StatusTypeDef OUTX_H_M_status = 0x00;
 8001506:	2300      	movs	r3, #0
 8001508:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147

	HAL_StatusTypeDef OUTY_L_M_status = 0x00;
 800150c:	2300      	movs	r3, #0
 800150e:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
	HAL_StatusTypeDef OUTY_H_M_status = 0x00;
 8001512:	2300      	movs	r3, #0
 8001514:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145

	HAL_StatusTypeDef OUTZ_L_M_status = 0x00;
 8001518:	2300      	movs	r3, #0
 800151a:	f887 3144 	strb.w	r3, [r7, #324]	; 0x144
	HAL_StatusTypeDef OUTZ_H_M_status = 0x00;
 800151e:	2300      	movs	r3, #0
 8001520:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143


	/*
	 * Start up
	 */
	HAL_Delay(1000);
 8001524:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001528:	f001 fd3e 	bl	8002fa8 <HAL_Delay>

	/*
	* Button De-bounce
	*/
	int pushed = 0;
 800152c:	2300      	movs	r3, #0
 800152e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8

	/*
	 * Tick
	 */
	uint32_t current_tick =  HAL_GetTick();
 8001532:	f001 fd2d 	bl	8002f90 <HAL_GetTick>
 8001536:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c

	/*
	 * Step Count
	 */
	uint8_t start_count = 0;
 800153a:	2300      	movs	r3, #0
 800153c:	f887 313b 	strb.w	r3, [r7, #315]	; 0x13b
	uint8_t step_counting = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	f887 31dd 	strb.w	r3, [r7, #477]	; 0x1dd
	uint16_t steps = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	f8a7 31de 	strh.w	r3, [r7, #478]	; 0x1de
	uint32_t increase_prev = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4

	/*
	 * Orientation
	 */
	float initial_yaw = 0;
 8001552:	f04f 0300 	mov.w	r3, #0
 8001556:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	uint8_t offset_measure = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
	float offset = 11.9758333333;
 8001560:	4b26      	ldr	r3, [pc, #152]	; (80015fc <main+0x67c>)
 8001562:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	float yaw = 0;
 8001566:	f04f 0300 	mov.w	r3, #0
 800156a:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4

	/*
	 * Init button
	 */
	uint8_t first_pochi = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	f887 313a 	strb.w	r3, [r7, #314]	; 0x13a

	/*
	 * Previous Coord
	 */
	float x_pos_prev = 0;
 8001574:	f04f 0300 	mov.w	r3, #0
 8001578:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
	float y_pos_prev = 0;
 800157c:	f04f 0300 	mov.w	r3, #0
 8001580:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

	/*
	 * Send Coord
	 */
	uint8_t ready_to_send = 0;
 8001584:	2300      	movs	r3, #0
 8001586:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab

	/*
	 * Stationary G
	 */
	float stationary_x = 0;
 800158a:	f04f 0300 	mov.w	r3, #0
 800158e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	float stationary_y = 0;
 8001592:	f04f 0300 	mov.w	r3, #0
 8001596:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	float stationary_z = 0;
 800159a:	f04f 0300 	mov.w	r3, #0
 800159e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130

	/*
	 * Average Accelerometer
	 */
	float avg_x_a = 0;
 80015a2:	f04f 0300 	mov.w	r3, #0
 80015a6:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
	float avg_y_a = 0;
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	float avg_z_a = 0;
 80015b2:	f04f 0300 	mov.w	r3, #0
 80015b6:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	uint8_t offset_avg_count = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197

	/*
	 * Average Magnetometer
	 */
	float avg_x_m = 0;
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	float avg_y_m = 0;
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	float avg_z_m = 0;
 80015d0:	f04f 0300 	mov.w	r3, #0
 80015d4:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	/*
	 * Average Angle
	 */
	float angles[5];
	float angle_avg;
	for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 80015d8:	2300      	movs	r3, #0
 80015da:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80015de:	e01c      	b.n	800161a <main+0x69a>
 80015e0:	080099f4 	.word	0x080099f4
 80015e4:	20000284 	.word	0x20000284
 80015e8:	20000230 	.word	0x20000230
 80015ec:	08009a08 	.word	0x08009a08
 80015f0:	40020000 	.word	0x40020000
 80015f4:	08009a1c 	.word	0x08009a1c
 80015f8:	08009a30 	.word	0x08009a30
 80015fc:	413f9d03 	.word	0x413f9d03
		angles[i] = 0;//initialise
 8001600:	1d3a      	adds	r2, r7, #4
 8001602:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	f04f 0200 	mov.w	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
	for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 8001610:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001614:	3301      	adds	r3, #1
 8001616:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800161a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800161e:	2b04      	cmp	r3, #4
 8001620:	d9ee      	bls.n	8001600 <main+0x680>
	}
	float turn_prev = 0;
 8001622:	f04f 0300 	mov.w	r3, #0
 8001626:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	uint8_t angle_count = 0;
 800162a:	2300      	movs	r3, #0
 800162c:	f887 317b 	strb.w	r3, [r7, #379]	; 0x17b

	while (1)
	{

//		HAL_UART_Transmit(&huart2,  (uint8_t*)clear, sizeof(clear), 100);
		STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 8001630:	2332      	movs	r3, #50	; 0x32
 8001632:	9302      	str	r3, [sp, #8]
 8001634:	2301      	movs	r3, #1
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	f107 0383 	add.w	r3, r7, #131	; 0x83
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	2301      	movs	r3, #1
 8001640:	2227      	movs	r2, #39	; 0x27
 8001642:	2133      	movs	r1, #51	; 0x33
 8001644:	48d3      	ldr	r0, [pc, #844]	; (8001994 <main+0xa14>)
 8001646:	f002 f9bd 	bl	80039c4 <HAL_I2C_Mem_Read>
 800164a:	4603      	mov	r3, r0
 800164c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

		if (STATUS_REG_A_status == HAL_OK && ((STATUS_REG_A_val & 0x08)>>3) == 1) {
 8001650:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001654:	2b00      	cmp	r3, #0
 8001656:	f040 8522 	bne.w	800209e <main+0x111e>
 800165a:	f107 0383 	add.w	r3, r7, #131	; 0x83
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	f003 0308 	and.w	r3, r3, #8
 8001664:	2b00      	cmp	r3, #0
 8001666:	f000 851a 	beq.w	800209e <main+0x111e>
 800166a:	466b      	mov	r3, sp
 800166c:	461e      	mov	r6, r3
			/*
			 * Sampling
			 */
			uint8_t sample_a = 5;
 800166e:	2305      	movs	r3, #5
 8001670:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e
			int16_t arr_x_a[sample_a];
 8001674:	f897 412e 	ldrb.w	r4, [r7, #302]	; 0x12e
 8001678:	4623      	mov	r3, r4
 800167a:	3b01      	subs	r3, #1
 800167c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001680:	b2e0      	uxtb	r0, r4
 8001682:	f04f 0100 	mov.w	r1, #0
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	f04f 0300 	mov.w	r3, #0
 800168e:	010b      	lsls	r3, r1, #4
 8001690:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001694:	0102      	lsls	r2, r0, #4
 8001696:	b2e0      	uxtb	r0, r4
 8001698:	f04f 0100 	mov.w	r1, #0
 800169c:	f04f 0200 	mov.w	r2, #0
 80016a0:	f04f 0300 	mov.w	r3, #0
 80016a4:	010b      	lsls	r3, r1, #4
 80016a6:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80016aa:	0102      	lsls	r2, r0, #4
 80016ac:	4623      	mov	r3, r4
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	3307      	adds	r3, #7
 80016b2:	08db      	lsrs	r3, r3, #3
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	ebad 0d03 	sub.w	sp, sp, r3
 80016ba:	ab04      	add	r3, sp, #16
 80016bc:	3301      	adds	r3, #1
 80016be:	085b      	lsrs	r3, r3, #1
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
			int16_t arr_y_a[sample_a];
 80016c6:	f897 412e 	ldrb.w	r4, [r7, #302]	; 0x12e
 80016ca:	4623      	mov	r3, r4
 80016cc:	3b01      	subs	r3, #1
 80016ce:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80016d2:	b2e0      	uxtb	r0, r4
 80016d4:	f04f 0100 	mov.w	r1, #0
 80016d8:	f04f 0200 	mov.w	r2, #0
 80016dc:	f04f 0300 	mov.w	r3, #0
 80016e0:	010b      	lsls	r3, r1, #4
 80016e2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80016e6:	0102      	lsls	r2, r0, #4
 80016e8:	b2e0      	uxtb	r0, r4
 80016ea:	f04f 0100 	mov.w	r1, #0
 80016ee:	f04f 0200 	mov.w	r2, #0
 80016f2:	f04f 0300 	mov.w	r3, #0
 80016f6:	010b      	lsls	r3, r1, #4
 80016f8:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80016fc:	0102      	lsls	r2, r0, #4
 80016fe:	4623      	mov	r3, r4
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	3307      	adds	r3, #7
 8001704:	08db      	lsrs	r3, r3, #3
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	ebad 0d03 	sub.w	sp, sp, r3
 800170c:	ab04      	add	r3, sp, #16
 800170e:	3301      	adds	r3, #1
 8001710:	085b      	lsrs	r3, r3, #1
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
			int16_t arr_z_a[sample_a];
 8001718:	f897 412e 	ldrb.w	r4, [r7, #302]	; 0x12e
 800171c:	4623      	mov	r3, r4
 800171e:	3b01      	subs	r3, #1
 8001720:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8001724:	b2e0      	uxtb	r0, r4
 8001726:	f04f 0100 	mov.w	r1, #0
 800172a:	f04f 0200 	mov.w	r2, #0
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	010b      	lsls	r3, r1, #4
 8001734:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8001738:	0102      	lsls	r2, r0, #4
 800173a:	b2e0      	uxtb	r0, r4
 800173c:	f04f 0100 	mov.w	r1, #0
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	f04f 0300 	mov.w	r3, #0
 8001748:	010b      	lsls	r3, r1, #4
 800174a:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800174e:	0102      	lsls	r2, r0, #4
 8001750:	4623      	mov	r3, r4
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	3307      	adds	r3, #7
 8001756:	08db      	lsrs	r3, r3, #3
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	ebad 0d03 	sub.w	sp, sp, r3
 800175e:	ab04      	add	r3, sp, #16
 8001760:	3301      	adds	r3, #1
 8001762:	085b      	lsrs	r3, r3, #1
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
			for (int i=0;i<sample_a;i++) {
 800176a:	2300      	movs	r3, #0
 800176c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8001770:	e104      	b.n	800197c <main+0x9fc>

				STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 8001772:	2332      	movs	r3, #50	; 0x32
 8001774:	9302      	str	r3, [sp, #8]
 8001776:	2301      	movs	r3, #1
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	f107 0383 	add.w	r3, r7, #131	; 0x83
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	2301      	movs	r3, #1
 8001782:	2227      	movs	r2, #39	; 0x27
 8001784:	2133      	movs	r1, #51	; 0x33
 8001786:	4883      	ldr	r0, [pc, #524]	; (8001994 <main+0xa14>)
 8001788:	f002 f91c 	bl	80039c4 <HAL_I2C_Mem_Read>
 800178c:	4603      	mov	r3, r0
 800178e:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
				while (((STATUS_REG_A_val & 0x08)>>3) != 1) {
 8001792:	e00f      	b.n	80017b4 <main+0x834>
					STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 8001794:	2332      	movs	r3, #50	; 0x32
 8001796:	9302      	str	r3, [sp, #8]
 8001798:	2301      	movs	r3, #1
 800179a:	9301      	str	r3, [sp, #4]
 800179c:	f107 0383 	add.w	r3, r7, #131	; 0x83
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2301      	movs	r3, #1
 80017a4:	2227      	movs	r2, #39	; 0x27
 80017a6:	2133      	movs	r1, #51	; 0x33
 80017a8:	487a      	ldr	r0, [pc, #488]	; (8001994 <main+0xa14>)
 80017aa:	f002 f90b 	bl	80039c4 <HAL_I2C_Mem_Read>
 80017ae:	4603      	mov	r3, r0
 80017b0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
				while (((STATUS_REG_A_val & 0x08)>>3) != 1) {
 80017b4:	f107 0383 	add.w	r3, r7, #131	; 0x83
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d0e8      	beq.n	8001794 <main+0x814>
				}
				OUT_X_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_X_L_A, 1, &OUT_X_L_A_val, 1, 50);
 80017c2:	2332      	movs	r3, #50	; 0x32
 80017c4:	9302      	str	r3, [sp, #8]
 80017c6:	2301      	movs	r3, #1
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	f107 0382 	add.w	r3, r7, #130	; 0x82
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	2301      	movs	r3, #1
 80017d2:	2228      	movs	r2, #40	; 0x28
 80017d4:	2133      	movs	r1, #51	; 0x33
 80017d6:	486f      	ldr	r0, [pc, #444]	; (8001994 <main+0xa14>)
 80017d8:	f002 f8f4 	bl	80039c4 <HAL_I2C_Mem_Read>
 80017dc:	4603      	mov	r3, r0
 80017de:	f887 3152 	strb.w	r3, [r7, #338]	; 0x152
				OUT_X_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_X_H_A, 1, &OUT_X_H_A_val, 1, 50);
 80017e2:	2332      	movs	r3, #50	; 0x32
 80017e4:	9302      	str	r3, [sp, #8]
 80017e6:	2301      	movs	r3, #1
 80017e8:	9301      	str	r3, [sp, #4]
 80017ea:	f107 0381 	add.w	r3, r7, #129	; 0x81
 80017ee:	9300      	str	r3, [sp, #0]
 80017f0:	2301      	movs	r3, #1
 80017f2:	2229      	movs	r2, #41	; 0x29
 80017f4:	2133      	movs	r1, #51	; 0x33
 80017f6:	4867      	ldr	r0, [pc, #412]	; (8001994 <main+0xa14>)
 80017f8:	f002 f8e4 	bl	80039c4 <HAL_I2C_Mem_Read>
 80017fc:	4603      	mov	r3, r0
 80017fe:	f887 3151 	strb.w	r3, [r7, #337]	; 0x151

				OUT_Y_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Y_L_A, 1, &OUT_Y_L_A_val, 1, 50);
 8001802:	2332      	movs	r3, #50	; 0x32
 8001804:	9302      	str	r3, [sp, #8]
 8001806:	2301      	movs	r3, #1
 8001808:	9301      	str	r3, [sp, #4]
 800180a:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	2301      	movs	r3, #1
 8001812:	222a      	movs	r2, #42	; 0x2a
 8001814:	2133      	movs	r1, #51	; 0x33
 8001816:	485f      	ldr	r0, [pc, #380]	; (8001994 <main+0xa14>)
 8001818:	f002 f8d4 	bl	80039c4 <HAL_I2C_Mem_Read>
 800181c:	4603      	mov	r3, r0
 800181e:	f887 3150 	strb.w	r3, [r7, #336]	; 0x150
				OUT_Y_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Y_H_A, 1, &OUT_Y_H_A_val, 1, 50);
 8001822:	2332      	movs	r3, #50	; 0x32
 8001824:	9302      	str	r3, [sp, #8]
 8001826:	2301      	movs	r3, #1
 8001828:	9301      	str	r3, [sp, #4]
 800182a:	f107 037f 	add.w	r3, r7, #127	; 0x7f
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	2301      	movs	r3, #1
 8001832:	222b      	movs	r2, #43	; 0x2b
 8001834:	2133      	movs	r1, #51	; 0x33
 8001836:	4857      	ldr	r0, [pc, #348]	; (8001994 <main+0xa14>)
 8001838:	f002 f8c4 	bl	80039c4 <HAL_I2C_Mem_Read>
 800183c:	4603      	mov	r3, r0
 800183e:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f

				OUT_Z_L_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Z_L_A, 1, &OUT_Z_L_A_val, 1, 50);
 8001842:	2332      	movs	r3, #50	; 0x32
 8001844:	9302      	str	r3, [sp, #8]
 8001846:	2301      	movs	r3, #1
 8001848:	9301      	str	r3, [sp, #4]
 800184a:	f107 037e 	add.w	r3, r7, #126	; 0x7e
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	2301      	movs	r3, #1
 8001852:	222c      	movs	r2, #44	; 0x2c
 8001854:	2133      	movs	r1, #51	; 0x33
 8001856:	484f      	ldr	r0, [pc, #316]	; (8001994 <main+0xa14>)
 8001858:	f002 f8b4 	bl	80039c4 <HAL_I2C_Mem_Read>
 800185c:	4603      	mov	r3, r0
 800185e:	f887 314e 	strb.w	r3, [r7, #334]	; 0x14e
				OUT_Z_H_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, OUT_Z_H_A, 1, &OUT_Z_H_A_val, 1, 50);
 8001862:	2332      	movs	r3, #50	; 0x32
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	2301      	movs	r3, #1
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	f107 037d 	add.w	r3, r7, #125	; 0x7d
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2301      	movs	r3, #1
 8001872:	222d      	movs	r2, #45	; 0x2d
 8001874:	2133      	movs	r1, #51	; 0x33
 8001876:	4847      	ldr	r0, [pc, #284]	; (8001994 <main+0xa14>)
 8001878:	f002 f8a4 	bl	80039c4 <HAL_I2C_Mem_Read>
 800187c:	4603      	mov	r3, r0
 800187e:	f887 314d 	strb.w	r3, [r7, #333]	; 0x14d

				if (OUT_X_L_A_status == HAL_OK && OUT_X_H_A_status == HAL_OK) {
 8001882:	f897 3152 	ldrb.w	r3, [r7, #338]	; 0x152
 8001886:	2b00      	cmp	r3, #0
 8001888:	d11b      	bne.n	80018c2 <main+0x942>
 800188a:	f897 3151 	ldrb.w	r3, [r7, #337]	; 0x151
 800188e:	2b00      	cmp	r3, #0
 8001890:	d117      	bne.n	80018c2 <main+0x942>
					OUT_X_A_val = OUT_X_H_A_val;
 8001892:	f107 0381 	add.w	r3, r7, #129	; 0x81
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2
					OUT_X_A_val <<= 8;
 800189c:	f9b7 31d2 	ldrsh.w	r3, [r7, #466]	; 0x1d2
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2
					OUT_X_A_val |= OUT_X_L_A_val;
 80018a6:	f107 0382 	add.w	r3, r7, #130	; 0x82
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b21a      	sxth	r2, r3
 80018ae:	f8b7 31d2 	ldrh.w	r3, [r7, #466]	; 0x1d2
 80018b2:	4313      	orrs	r3, r2
 80018b4:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2
					OUT_X_A_val >>= 6;
 80018b8:	f9b7 31d2 	ldrsh.w	r3, [r7, #466]	; 0x1d2
 80018bc:	119b      	asrs	r3, r3, #6
 80018be:	f8a7 31d2 	strh.w	r3, [r7, #466]	; 0x1d2
				}

				if (OUT_Y_L_A_status == HAL_OK && OUT_Y_H_A_status == HAL_OK) {
 80018c2:	f897 3150 	ldrb.w	r3, [r7, #336]	; 0x150
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d11b      	bne.n	8001902 <main+0x982>
 80018ca:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d117      	bne.n	8001902 <main+0x982>
					OUT_Y_A_val = OUT_Y_H_A_val;
 80018d2:	f107 037f 	add.w	r3, r7, #127	; 0x7f
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	f8a7 31d0 	strh.w	r3, [r7, #464]	; 0x1d0
					OUT_Y_A_val <<= 8;
 80018dc:	f9b7 31d0 	ldrsh.w	r3, [r7, #464]	; 0x1d0
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	f8a7 31d0 	strh.w	r3, [r7, #464]	; 0x1d0
					OUT_Y_A_val |= OUT_Y_L_A_val;
 80018e6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b21a      	sxth	r2, r3
 80018ee:	f8b7 31d0 	ldrh.w	r3, [r7, #464]	; 0x1d0
 80018f2:	4313      	orrs	r3, r2
 80018f4:	f8a7 31d0 	strh.w	r3, [r7, #464]	; 0x1d0
					OUT_Y_A_val >>= 6;
 80018f8:	f9b7 31d0 	ldrsh.w	r3, [r7, #464]	; 0x1d0
 80018fc:	119b      	asrs	r3, r3, #6
 80018fe:	f8a7 31d0 	strh.w	r3, [r7, #464]	; 0x1d0
				}

				if (OUT_Z_L_A_status == HAL_OK && OUT_Z_H_A_status == HAL_OK) {
 8001902:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 8001906:	2b00      	cmp	r3, #0
 8001908:	d11b      	bne.n	8001942 <main+0x9c2>
 800190a:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 800190e:	2b00      	cmp	r3, #0
 8001910:	d117      	bne.n	8001942 <main+0x9c2>
					OUT_Z_A_val = OUT_Z_H_A_val;
 8001912:	f107 037d 	add.w	r3, r7, #125	; 0x7d
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	f8a7 31ca 	strh.w	r3, [r7, #458]	; 0x1ca
					OUT_Z_A_val <<= 8;
 800191c:	f9b7 31ca 	ldrsh.w	r3, [r7, #458]	; 0x1ca
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	f8a7 31ca 	strh.w	r3, [r7, #458]	; 0x1ca
					OUT_Z_A_val |= OUT_Z_L_A_val;
 8001926:	f107 037e 	add.w	r3, r7, #126	; 0x7e
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	b21a      	sxth	r2, r3
 800192e:	f8b7 31ca 	ldrh.w	r3, [r7, #458]	; 0x1ca
 8001932:	4313      	orrs	r3, r2
 8001934:	f8a7 31ca 	strh.w	r3, [r7, #458]	; 0x1ca
					OUT_Z_A_val >>= 6;
 8001938:	f9b7 31ca 	ldrsh.w	r3, [r7, #458]	; 0x1ca
 800193c:	119b      	asrs	r3, r3, #6
 800193e:	f8a7 31ca 	strh.w	r3, [r7, #458]	; 0x1ca
				}
				arr_x_a[i] = (OUT_X_A_val);
 8001942:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001946:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800194a:	f8b7 11d2 	ldrh.w	r1, [r7, #466]	; 0x1d2
 800194e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_y_a[i] = (OUT_Y_A_val);
 8001952:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001956:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800195a:	f8b7 11d0 	ldrh.w	r1, [r7, #464]	; 0x1d0
 800195e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_z_a[i] = (OUT_Z_A_val);
 8001962:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001966:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800196a:	f8b7 11ca 	ldrh.w	r1, [r7, #458]	; 0x1ca
 800196e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0;i<sample_a;i++) {
 8001972:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001976:	3301      	adds	r3, #1
 8001978:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800197c:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8001980:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8001984:	429a      	cmp	r2, r3
 8001986:	f6ff aef4 	blt.w	8001772 <main+0x7f2>


			}


			for (int i=0;i<sample_a;i++) {
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8001990:	e037      	b.n	8001a02 <main+0xa82>
 8001992:	bf00      	nop
 8001994:	20000230 	.word	0x20000230
				avg_x_a += arr_x_a[i];
 8001998:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800199c:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 80019a0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80019a4:	ee07 3a90 	vmov	s15, r3
 80019a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ac:	ed97 7a68 	vldr	s14, [r7, #416]	; 0x1a0
 80019b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019b4:	edc7 7a68 	vstr	s15, [r7, #416]	; 0x1a0
				avg_y_a += arr_y_a[i];
 80019b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 80019bc:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 80019c0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ed97 7a67 	vldr	s14, [r7, #412]	; 0x19c
 80019d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d4:	edc7 7a67 	vstr	s15, [r7, #412]	; 0x19c
				avg_z_a += arr_z_a[i];
 80019d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019dc:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 80019e0:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ec:	ed97 7a66 	vldr	s14, [r7, #408]	; 0x198
 80019f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019f4:	edc7 7a66 	vstr	s15, [r7, #408]	; 0x198
			for (int i=0;i<sample_a;i++) {
 80019f8:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 80019fc:	3301      	adds	r3, #1
 80019fe:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8001a02:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8001a06:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8001a0a:	429a      	cmp	r2, r3
 8001a0c:	dbc4      	blt.n	8001998 <main+0xa18>
			}

			/*
			 * Calculation
			 */
			avg_x_a = (avg_x_a / sample_a) * (4.0 / 1023);
 8001a0e:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8001a12:	ee07 3a90 	vmov	s15, r3
 8001a16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a1a:	ed97 7a68 	vldr	s14, [r7, #416]	; 0x1a0
 8001a1e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a22:	ee16 0a90 	vmov	r0, s13
 8001a26:	f7fe fdaf 	bl	8000588 <__aeabi_f2d>
 8001a2a:	a3c8      	add	r3, pc, #800	; (adr r3, 8001d4c <main+0xdcc>)
 8001a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a30:	f7fe fe02 	bl	8000638 <__aeabi_dmul>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	f7ff f8d4 	bl	8000be8 <__aeabi_d2f>
 8001a40:	4603      	mov	r3, r0
 8001a42:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
			avg_y_a = (avg_y_a / sample_a) * (4.0 / 1023);
 8001a46:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8001a4a:	ee07 3a90 	vmov	s15, r3
 8001a4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a52:	ed97 7a67 	vldr	s14, [r7, #412]	; 0x19c
 8001a56:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a5a:	ee16 0a90 	vmov	r0, s13
 8001a5e:	f7fe fd93 	bl	8000588 <__aeabi_f2d>
 8001a62:	a3ba      	add	r3, pc, #744	; (adr r3, 8001d4c <main+0xdcc>)
 8001a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4610      	mov	r0, r2
 8001a72:	4619      	mov	r1, r3
 8001a74:	f7ff f8b8 	bl	8000be8 <__aeabi_d2f>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
			avg_z_a = (avg_z_a / sample_a) * (4.0 / 1023);
 8001a7e:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8001a82:	ee07 3a90 	vmov	s15, r3
 8001a86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a8a:	ed97 7a66 	vldr	s14, [r7, #408]	; 0x198
 8001a8e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001a92:	ee16 0a90 	vmov	r0, s13
 8001a96:	f7fe fd77 	bl	8000588 <__aeabi_f2d>
 8001a9a:	a3ac      	add	r3, pc, #688	; (adr r3, 8001d4c <main+0xdcc>)
 8001a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa0:	f7fe fdca 	bl	8000638 <__aeabi_dmul>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	f7ff f89c 	bl	8000be8 <__aeabi_d2f>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
			/*
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f,", U_hat_x_a - cal_x), 100); // @suppress("Float formatting support")
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f,", U_hat_y_a - cal_y), 100); // @suppress("Float formatting support")
			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "% 06.5f\n", U_hat_z_a - cal_z), 100); // @suppress("Float formatting support")
			*/
			current_tick = HAL_GetTick();
 8001ab6:	f001 fa6b 	bl	8002f90 <HAL_GetTick>
 8001aba:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c

			if (avg_x_a > -0.70 && step_counting == 0 && (current_tick - increase_prev) > 300 && ready_to_send == 0) {
 8001abe:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8001ac2:	f7fe fd61 	bl	8000588 <__aeabi_f2d>
 8001ac6:	a39a      	add	r3, pc, #616	; (adr r3, 8001d30 <main+0xdb0>)
 8001ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001acc:	f7ff f844 	bl	8000b58 <__aeabi_dcmpgt>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d017      	beq.n	8001b06 <main+0xb86>
 8001ad6:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d113      	bne.n	8001b06 <main+0xb86>
 8001ade:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001ae2:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001aec:	d90b      	bls.n	8001b06 <main+0xb86>
 8001aee:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d107      	bne.n	8001b06 <main+0xb86>
				step_counting = 1;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 31dd 	strb.w	r3, [r7, #477]	; 0x1dd
				increase_prev = HAL_GetTick();
 8001afc:	f001 fa48 	bl	8002f90 <HAL_GetTick>
 8001b00:	f8c7 01c4 	str.w	r0, [r7, #452]	; 0x1c4
 8001b04:	e029      	b.n	8001b5a <main+0xbda>
//				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "UP\n\r"), 100);
			} else if (avg_x_a > -0.70 && step_counting == 0 && (current_tick - increase_prev) > 300 && ready_to_send == 1) {
 8001b06:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8001b0a:	f7fe fd3d 	bl	8000588 <__aeabi_f2d>
 8001b0e:	a388      	add	r3, pc, #544	; (adr r3, 8001d30 <main+0xdb0>)
 8001b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b14:	f7ff f820 	bl	8000b58 <__aeabi_dcmpgt>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d01d      	beq.n	8001b5a <main+0xbda>
 8001b1e:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d119      	bne.n	8001b5a <main+0xbda>
 8001b26:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8001b2a:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001b34:	d911      	bls.n	8001b5a <main+0xbda>
 8001b36:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d10d      	bne.n	8001b5a <main+0xbda>
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Missed Step\n\r"), 100);
 8001b3e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001b42:	497f      	ldr	r1, [pc, #508]	; (8001d40 <main+0xdc0>)
 8001b44:	4618      	mov	r0, r3
 8001b46:	f004 fb0d 	bl	8006164 <siprintf>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	b29a      	uxth	r2, r3
 8001b4e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001b52:	2364      	movs	r3, #100	; 0x64
 8001b54:	487b      	ldr	r0, [pc, #492]	; (8001d44 <main+0xdc4>)
 8001b56:	f003 fb9c 	bl	8005292 <HAL_UART_Transmit>
			}
			if (step_counting == 1 && avg_x_a < -0.70) {
 8001b5a:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d116      	bne.n	8001b90 <main+0xc10>
 8001b62:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8001b66:	f7fe fd0f 	bl	8000588 <__aeabi_f2d>
 8001b6a:	a371      	add	r3, pc, #452	; (adr r3, 8001d30 <main+0xdb0>)
 8001b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b70:	f7fe ffd4 	bl	8000b1c <__aeabi_dcmplt>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d00a      	beq.n	8001b90 <main+0xc10>
				step_counting = 0;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f887 31dd 	strb.w	r3, [r7, #477]	; 0x1dd
//				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "DOWN\n\r"), 100);
				ready_to_send = 1;
 8001b80:	2301      	movs	r3, #1
 8001b82:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
				steps++;
 8001b86:	f8b7 31de 	ldrh.w	r3, [r7, #478]	; 0x1de
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f8a7 31de 	strh.w	r3, [r7, #478]	; 0x1de
			}
//			HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "X %f\n\r", avg_x_a), 100);
			if (avg_x_a > (stationary_x -0.028) && avg_x_a < (stationary_x + 0.028) && ready_to_send == 1 && step_counting == 0) {
 8001b90:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8001b94:	f7fe fcf8 	bl	8000588 <__aeabi_f2d>
 8001b98:	4604      	mov	r4, r0
 8001b9a:	460d      	mov	r5, r1
 8001b9c:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 8001ba0:	f7fe fcf2 	bl	8000588 <__aeabi_f2d>
 8001ba4:	a364      	add	r3, pc, #400	; (adr r3, 8001d38 <main+0xdb8>)
 8001ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001baa:	f7fe fb8d 	bl	80002c8 <__aeabi_dsub>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	4620      	mov	r0, r4
 8001bb4:	4629      	mov	r1, r5
 8001bb6:	f7fe ffcf 	bl	8000b58 <__aeabi_dcmpgt>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	f000 826d 	beq.w	800209c <main+0x111c>
 8001bc2:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 8001bc6:	f7fe fcdf 	bl	8000588 <__aeabi_f2d>
 8001bca:	4604      	mov	r4, r0
 8001bcc:	460d      	mov	r5, r1
 8001bce:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 8001bd2:	f7fe fcd9 	bl	8000588 <__aeabi_f2d>
 8001bd6:	a358      	add	r3, pc, #352	; (adr r3, 8001d38 <main+0xdb8>)
 8001bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bdc:	f7fe fb76 	bl	80002cc <__adddf3>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4620      	mov	r0, r4
 8001be6:	4629      	mov	r1, r5
 8001be8:	f7fe ff98 	bl	8000b1c <__aeabi_dcmplt>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	f000 8254 	beq.w	800209c <main+0x111c>
 8001bf4:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	f040 824f 	bne.w	800209c <main+0x111c>
 8001bfe:	f897 31dd 	ldrb.w	r3, [r7, #477]	; 0x1dd
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f040 824a 	bne.w	800209c <main+0x111c>
//				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "ZERO %d\n\r", steps), 100);
				ready_to_send = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
				if (offset_measure == 0) {
 8001c0e:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f040 81a8 	bne.w	8001f68 <main+0xfe8>
					float turn = initial_yaw - yaw - offset;
 8001c18:	ed97 7a70 	vldr	s14, [r7, #448]	; 0x1c0
 8001c1c:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 8001c20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c24:	edd7 7a6e 	vldr	s15, [r7, #440]	; 0x1b8
 8001c28:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c2c:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
					float temp_angle = abs(turn - turn_prev);
 8001c30:	ed97 7a43 	vldr	s14, [r7, #268]	; 0x10c
 8001c34:	edd7 7a5f 	vldr	s15, [r7, #380]	; 0x17c
 8001c38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c3c:	ee17 0a90 	vmov	r0, s15
 8001c40:	f7fe fca2 	bl	8000588 <__aeabi_f2d>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
 8001c48:	ec43 2b10 	vmov	d0, r2, r3
 8001c4c:	f003 fdea 	bl	8005824 <abs>
 8001c50:	ee07 0a90 	vmov	s15, r0
 8001c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c58:	edc7 7a42 	vstr	s15, [r7, #264]	; 0x108
					if (temp_angle > 20) {
 8001c5c:	edd7 7a42 	vldr	s15, [r7, #264]	; 0x108
 8001c60:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001c64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c6c:	dd25      	ble.n	8001cba <main+0xd3a>
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Turned\n\r"), 100);
 8001c6e:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001c72:	4935      	ldr	r1, [pc, #212]	; (8001d48 <main+0xdc8>)
 8001c74:	4618      	mov	r0, r3
 8001c76:	f004 fa75 	bl	8006164 <siprintf>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001c82:	2364      	movs	r3, #100	; 0x64
 8001c84:	482f      	ldr	r0, [pc, #188]	; (8001d44 <main+0xdc4>)
 8001c86:	f003 fb04 	bl	8005292 <HAL_UART_Transmit>
						for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8001c90:	e00c      	b.n	8001cac <main+0xd2c>
							angles[i] = 0;// Re-initialise
 8001c92:	1d3a      	adds	r2, r7, #4
 8001c94:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4413      	add	r3, r2
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
						for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 8001ca2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8001cac:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001cb0:	2b04      	cmp	r3, #4
 8001cb2:	d9ee      	bls.n	8001c92 <main+0xd12>
						}
						angle_count = 0;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	f887 317b 	strb.w	r3, [r7, #379]	; 0x17b
					}
					if (angle_count < 5) {
 8001cba:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001cbe:	2b04      	cmp	r3, #4
 8001cc0:	d80c      	bhi.n	8001cdc <main+0xd5c>
						angles[angle_count] = turn;
 8001cc2:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001cc6:	1d3a      	adds	r2, r7, #4
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001cd0:	601a      	str	r2, [r3, #0]
						angle_count++;
 8001cd2:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f887 317b 	strb.w	r3, [r7, #379]	; 0x17b
					}
					if (angle_count == 5) {
 8001cdc:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001ce0:	2b05      	cmp	r3, #5
 8001ce2:	d11d      	bne.n	8001d20 <main+0xda0>
					    for(int i=5-1;i>0;i--)
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8001cea:	e011      	b.n	8001d10 <main+0xd90>
					    {
					    	angles[i]=angles[i-1];
 8001cec:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001cf0:	3b01      	subs	r3, #1
 8001cf2:	1d3a      	adds	r2, r7, #4
 8001cf4:	009b      	lsls	r3, r3, #2
 8001cf6:	4413      	add	r3, r2
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	1d39      	adds	r1, r7, #4
 8001cfc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	601a      	str	r2, [r3, #0]
					    for(int i=5-1;i>0;i--)
 8001d06:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8001d10:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	dce9      	bgt.n	8001cec <main+0xd6c>
					    }
					    angles[0] = turn;
 8001d18:	1d3b      	adds	r3, r7, #4
 8001d1a:	f8d7 210c 	ldr.w	r2, [r7, #268]	; 0x10c
 8001d1e:	601a      	str	r2, [r3, #0]
					}
					angle_avg = 0;
 8001d20:	f04f 0300 	mov.w	r3, #0
 8001d24:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
					for (int k=0; k<angle_count; k++) {
 8001d28:	2300      	movs	r3, #0
 8001d2a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8001d2e:	e023      	b.n	8001d78 <main+0xdf8>
 8001d30:	66666666 	.word	0x66666666
 8001d34:	bfe66666 	.word	0xbfe66666
 8001d38:	3126e979 	.word	0x3126e979
 8001d3c:	3f9cac08 	.word	0x3f9cac08
 8001d40:	08009a58 	.word	0x08009a58
 8001d44:	20000284 	.word	0x20000284
 8001d48:	08009a68 	.word	0x08009a68
 8001d4c:	00401004 	.word	0x00401004
 8001d50:	3f700401 	.word	0x3f700401
						angle_avg += angles[k];
 8001d54:	1d3a      	adds	r2, r7, #4
 8001d56:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	edd3 7a00 	vldr	s15, [r3]
 8001d62:	ed97 7a61 	vldr	s14, [r7, #388]	; 0x184
 8001d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d6a:	edc7 7a61 	vstr	s15, [r7, #388]	; 0x184
					for (int k=0; k<angle_count; k++) {
 8001d6e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001d72:	3301      	adds	r3, #1
 8001d74:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8001d78:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001d7c:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8001d80:	429a      	cmp	r2, r3
 8001d82:	dbe7      	blt.n	8001d54 <main+0xdd4>
//						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Added\n\r"), 100);
					}
					angle_avg = angle_avg / (angle_count);
 8001d84:	f897 317b 	ldrb.w	r3, [r7, #379]	; 0x17b
 8001d88:	ee07 3a90 	vmov	s15, r3
 8001d8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d90:	edd7 6a61 	vldr	s13, [r7, #388]	; 0x184
 8001d94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d98:	edc7 7a61 	vstr	s15, [r7, #388]	; 0x184
//					HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "AVG %f\n\r", angle_avg), 100);

//					for (int j =0; j < 5;j++) {
//						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Angle %f\n\r", angles[j]), 100);
//					}
					float x_pos = x_pos_prev + step_length * steps * cos(turn * PI/180);
 8001d9c:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 8001da0:	f7fe fbf2 	bl	8000588 <__aeabi_f2d>
 8001da4:	4604      	mov	r4, r0
 8001da6:	460d      	mov	r5, r1
 8001da8:	f8b7 31de 	ldrh.w	r3, [r7, #478]	; 0x1de
 8001dac:	ee07 3a90 	vmov	s15, r3
 8001db0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001db4:	4b98      	ldr	r3, [pc, #608]	; (8002018 <main+0x1098>)
 8001db6:	edd3 7a00 	vldr	s15, [r3]
 8001dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dbe:	ee17 0a90 	vmov	r0, s15
 8001dc2:	f7fe fbe1 	bl	8000588 <__aeabi_f2d>
 8001dc6:	4680      	mov	r8, r0
 8001dc8:	4689      	mov	r9, r1
 8001dca:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001dce:	f7fe fbdb 	bl	8000588 <__aeabi_f2d>
 8001dd2:	a38f      	add	r3, pc, #572	; (adr r3, 8002010 <main+0x1090>)
 8001dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd8:	f7fe fc2e 	bl	8000638 <__aeabi_dmul>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	460b      	mov	r3, r1
 8001de0:	4610      	mov	r0, r2
 8001de2:	4619      	mov	r1, r3
 8001de4:	f04f 0200 	mov.w	r2, #0
 8001de8:	4b8c      	ldr	r3, [pc, #560]	; (800201c <main+0x109c>)
 8001dea:	f7fe fd4f 	bl	800088c <__aeabi_ddiv>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	ec43 2b17 	vmov	d7, r2, r3
 8001df6:	eeb0 0a47 	vmov.f32	s0, s14
 8001dfa:	eef0 0a67 	vmov.f32	s1, s15
 8001dfe:	f006 fbdf 	bl	80085c0 <cos>
 8001e02:	ec53 2b10 	vmov	r2, r3, d0
 8001e06:	4640      	mov	r0, r8
 8001e08:	4649      	mov	r1, r9
 8001e0a:	f7fe fc15 	bl	8000638 <__aeabi_dmul>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	460b      	mov	r3, r1
 8001e12:	4620      	mov	r0, r4
 8001e14:	4629      	mov	r1, r5
 8001e16:	f7fe fa59 	bl	80002cc <__adddf3>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	460b      	mov	r3, r1
 8001e1e:	4610      	mov	r0, r2
 8001e20:	4619      	mov	r1, r3
 8001e22:	f7fe fee1 	bl	8000be8 <__aeabi_d2f>
 8001e26:	4603      	mov	r3, r0
 8001e28:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
					float y_pos = y_pos_prev + step_length * steps * sin(turn * PI/180);
 8001e2c:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 8001e30:	f7fe fbaa 	bl	8000588 <__aeabi_f2d>
 8001e34:	4604      	mov	r4, r0
 8001e36:	460d      	mov	r5, r1
 8001e38:	f8b7 31de 	ldrh.w	r3, [r7, #478]	; 0x1de
 8001e3c:	ee07 3a90 	vmov	s15, r3
 8001e40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e44:	4b74      	ldr	r3, [pc, #464]	; (8002018 <main+0x1098>)
 8001e46:	edd3 7a00 	vldr	s15, [r3]
 8001e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e4e:	ee17 0a90 	vmov	r0, s15
 8001e52:	f7fe fb99 	bl	8000588 <__aeabi_f2d>
 8001e56:	4680      	mov	r8, r0
 8001e58:	4689      	mov	r9, r1
 8001e5a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8001e5e:	f7fe fb93 	bl	8000588 <__aeabi_f2d>
 8001e62:	a36b      	add	r3, pc, #428	; (adr r3, 8002010 <main+0x1090>)
 8001e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e68:	f7fe fbe6 	bl	8000638 <__aeabi_dmul>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4610      	mov	r0, r2
 8001e72:	4619      	mov	r1, r3
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	4b68      	ldr	r3, [pc, #416]	; (800201c <main+0x109c>)
 8001e7a:	f7fe fd07 	bl	800088c <__aeabi_ddiv>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	ec43 2b17 	vmov	d7, r2, r3
 8001e86:	eeb0 0a47 	vmov.f32	s0, s14
 8001e8a:	eef0 0a67 	vmov.f32	s1, s15
 8001e8e:	f006 fbe7 	bl	8008660 <sin>
 8001e92:	ec53 2b10 	vmov	r2, r3, d0
 8001e96:	4640      	mov	r0, r8
 8001e98:	4649      	mov	r1, r9
 8001e9a:	f7fe fbcd 	bl	8000638 <__aeabi_dmul>
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	4620      	mov	r0, r4
 8001ea4:	4629      	mov	r1, r5
 8001ea6:	f7fe fa11 	bl	80002cc <__adddf3>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	f7fe fe99 	bl	8000be8 <__aeabi_d2f>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
					if (MODE == 0) {
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Step : %03d, ", steps), 100);
 8001ebc:	f8b7 21de 	ldrh.w	r2, [r7, #478]	; 0x1de
 8001ec0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001ec4:	4956      	ldr	r1, [pc, #344]	; (8002020 <main+0x10a0>)
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f004 f94c 	bl	8006164 <siprintf>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001ed4:	2364      	movs	r3, #100	; 0x64
 8001ed6:	4853      	ldr	r0, [pc, #332]	; (8002024 <main+0x10a4>)
 8001ed8:	f003 f9db 	bl	8005292 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Heading : % 06.3f degrees,", angle_avg), 100);
 8001edc:	f8d7 0184 	ldr.w	r0, [r7, #388]	; 0x184
 8001ee0:	f7fe fb52 	bl	8000588 <__aeabi_f2d>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001eec:	494e      	ldr	r1, [pc, #312]	; (8002028 <main+0x10a8>)
 8001eee:	f004 f939 	bl	8006164 <siprintf>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	b29a      	uxth	r2, r3
 8001ef6:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001efa:	2364      	movs	r3, #100	; 0x64
 8001efc:	4849      	ldr	r0, [pc, #292]	; (8002024 <main+0x10a4>)
 8001efe:	f003 f9c8 	bl	8005292 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "X : % 06.3f meters,", y_pos), 100);
 8001f02:	f8d7 0100 	ldr.w	r0, [r7, #256]	; 0x100
 8001f06:	f7fe fb3f 	bl	8000588 <__aeabi_f2d>
 8001f0a:	4602      	mov	r2, r0
 8001f0c:	460b      	mov	r3, r1
 8001f0e:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001f12:	4946      	ldr	r1, [pc, #280]	; (800202c <main+0x10ac>)
 8001f14:	f004 f926 	bl	8006164 <siprintf>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	b29a      	uxth	r2, r3
 8001f1c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001f20:	2364      	movs	r3, #100	; 0x64
 8001f22:	4840      	ldr	r0, [pc, #256]	; (8002024 <main+0x10a4>)
 8001f24:	f003 f9b5 	bl	8005292 <HAL_UART_Transmit>
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Y : % 06.3f meters\n\r", x_pos), 100);
 8001f28:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8001f2c:	f7fe fb2c 	bl	8000588 <__aeabi_f2d>
 8001f30:	4602      	mov	r2, r0
 8001f32:	460b      	mov	r3, r1
 8001f34:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001f38:	493d      	ldr	r1, [pc, #244]	; (8002030 <main+0x10b0>)
 8001f3a:	f004 f913 	bl	8006164 <siprintf>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	b29a      	uxth	r2, r3
 8001f42:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001f46:	2364      	movs	r3, #100	; 0x64
 8001f48:	4836      	ldr	r0, [pc, #216]	; (8002024 <main+0x10a4>)
 8001f4a:	f003 f9a2 	bl	8005292 <HAL_UART_Transmit>
					if (MODE == 1) {
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "%f,", x_pos), 100);
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "%f\n\r", y_pos), 100);
					}

					x_pos_prev = x_pos;
 8001f4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001f52:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
					y_pos_prev = y_pos;
 8001f56:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001f5a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
					turn_prev = turn;
 8001f5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f62:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001f66:	e099      	b.n	800209c <main+0x111c>

				}else if (offset_measure == 1 && (steps) <= 4) {
 8001f68:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d165      	bne.n	800203c <main+0x10bc>
 8001f70:	f8b7 31de 	ldrh.w	r3, [r7, #478]	; 0x1de
 8001f74:	2b04      	cmp	r3, #4
 8001f76:	d861      	bhi.n	800203c <main+0x10bc>
					float turn = initial_yaw - yaw;
 8001f78:	ed97 7a70 	vldr	s14, [r7, #448]	; 0x1c0
 8001f7c:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 8001f80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f84:	edc7 7a44 	vstr	s15, [r7, #272]	; 0x110
					if (abs(turn) > 30) {
 8001f88:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8001f8c:	f7fe fafc 	bl	8000588 <__aeabi_f2d>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	ec43 2b10 	vmov	d0, r2, r3
 8001f98:	f003 fc44 	bl	8005824 <abs>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b1e      	cmp	r3, #30
 8001fa0:	dd0d      	ble.n	8001fbe <main+0x103e>
						HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Something went wrong, re-init\n\r"), 100);
 8001fa2:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001fa6:	4923      	ldr	r1, [pc, #140]	; (8002034 <main+0x10b4>)
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f004 f8db 	bl	8006164 <siprintf>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001fb6:	2364      	movs	r3, #100	; 0x64
 8001fb8:	481a      	ldr	r0, [pc, #104]	; (8002024 <main+0x10a4>)
 8001fba:	f003 f96a 	bl	8005292 <HAL_UART_Transmit>
					}

					HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Sample %d   Measuring %f\n\r", steps, turn), 100);
 8001fbe:	f8b7 41de 	ldrh.w	r4, [r7, #478]	; 0x1de
 8001fc2:	f8d7 0110 	ldr.w	r0, [r7, #272]	; 0x110
 8001fc6:	f7fe fadf 	bl	8000588 <__aeabi_f2d>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8001fd2:	e9cd 2300 	strd	r2, r3, [sp]
 8001fd6:	4622      	mov	r2, r4
 8001fd8:	4917      	ldr	r1, [pc, #92]	; (8002038 <main+0x10b8>)
 8001fda:	f004 f8c3 	bl	8006164 <siprintf>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8001fe6:	2364      	movs	r3, #100	; 0x64
 8001fe8:	480e      	ldr	r0, [pc, #56]	; (8002024 <main+0x10a4>)
 8001fea:	f003 f952 	bl	8005292 <HAL_UART_Transmit>
					offset += turn;
 8001fee:	ed97 7a6e 	vldr	s14, [r7, #440]	; 0x1b8
 8001ff2:	edd7 7a44 	vldr	s15, [r7, #272]	; 0x110
 8001ff6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ffa:	edc7 7a6e 	vstr	s15, [r7, #440]	; 0x1b8
					offset_avg_count++;
 8001ffe:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 8002002:	3301      	adds	r3, #1
 8002004:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
				}else if (offset_measure == 1 && (steps) <= 4) {
 8002008:	e048      	b.n	800209c <main+0x111c>
 800200a:	bf00      	nop
 800200c:	f3af 8000 	nop.w
 8002010:	54524550 	.word	0x54524550
 8002014:	400921fb 	.word	0x400921fb
 8002018:	20000004 	.word	0x20000004
 800201c:	40668000 	.word	0x40668000
 8002020:	08009a74 	.word	0x08009a74
 8002024:	20000284 	.word	0x20000284
 8002028:	08009a84 	.word	0x08009a84
 800202c:	08009aa0 	.word	0x08009aa0
 8002030:	08009ab4 	.word	0x08009ab4
 8002034:	08009acc 	.word	0x08009acc
 8002038:	08009aec 	.word	0x08009aec


				} else if (offset_measure == 1 && (steps) >= 5) {
 800203c:	f897 31bf 	ldrb.w	r3, [r7, #447]	; 0x1bf
 8002040:	2b01      	cmp	r3, #1
 8002042:	d12b      	bne.n	800209c <main+0x111c>
 8002044:	f8b7 31de 	ldrh.w	r3, [r7, #478]	; 0x1de
 8002048:	2b04      	cmp	r3, #4
 800204a:	d927      	bls.n	800209c <main+0x111c>
					offset = offset/offset_avg_count;
 800204c:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002058:	edd7 6a6e 	vldr	s13, [r7, #440]	; 0x1b8
 800205c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002060:	edc7 7a6e 	vstr	s15, [r7, #440]	; 0x1b8
					HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Offset calculated %f\n\r", offset), 100);
 8002064:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 8002068:	f7fe fa8e 	bl	8000588 <__aeabi_f2d>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002074:	4963      	ldr	r1, [pc, #396]	; (8002204 <main+0x1284>)
 8002076:	f004 f875 	bl	8006164 <siprintf>
 800207a:	4603      	mov	r3, r0
 800207c:	b29a      	uxth	r2, r3
 800207e:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002082:	2364      	movs	r3, #100	; 0x64
 8002084:	4860      	ldr	r0, [pc, #384]	; (8002208 <main+0x1288>)
 8002086:	f003 f904 	bl	8005292 <HAL_UART_Transmit>
					offset_measure = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
					steps = 0;
 8002090:	2300      	movs	r3, #0
 8002092:	f8a7 31de 	strh.w	r3, [r7, #478]	; 0x1de
					offset_avg_count = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
 800209c:	46b5      	mov	sp, r6

		/*
		 * Magnetometer
		 */

		STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 800209e:	2332      	movs	r3, #50	; 0x32
 80020a0:	9302      	str	r3, [sp, #8]
 80020a2:	2301      	movs	r3, #1
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	f107 0320 	add.w	r3, r7, #32
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	2301      	movs	r3, #1
 80020ae:	2267      	movs	r2, #103	; 0x67
 80020b0:	213d      	movs	r1, #61	; 0x3d
 80020b2:	4856      	ldr	r0, [pc, #344]	; (800220c <main+0x128c>)
 80020b4:	f001 fc86 	bl	80039c4 <HAL_I2C_Mem_Read>
 80020b8:	4603      	mov	r3, r0
 80020ba:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff

		if (STATUS_REG_M_status == HAL_OK && ((STATUS_REG_M_val & 0x08)>>3) == 1) {
 80020be:	f897 30ff 	ldrb.w	r3, [r7, #255]	; 0xff
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f040 8279 	bne.w	80025ba <main+0x163a>
 80020c8:	f107 0320 	add.w	r3, r7, #32
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 8271 	beq.w	80025ba <main+0x163a>
 80020d8:	466b      	mov	r3, sp
 80020da:	461d      	mov	r5, r3
			/*
			 * Sampling
			 */
			uint8_t sample_m = 10;
 80020dc:	230a      	movs	r3, #10
 80020de:	f887 30fe 	strb.w	r3, [r7, #254]	; 0xfe
			int16_t arr_x_m[sample_m];
 80020e2:	f897 40fe 	ldrb.w	r4, [r7, #254]	; 0xfe
 80020e6:	4623      	mov	r3, r4
 80020e8:	3b01      	subs	r3, #1
 80020ea:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80020ee:	b2e0      	uxtb	r0, r4
 80020f0:	f04f 0100 	mov.w	r1, #0
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	010b      	lsls	r3, r1, #4
 80020fe:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8002102:	0102      	lsls	r2, r0, #4
 8002104:	b2e0      	uxtb	r0, r4
 8002106:	f04f 0100 	mov.w	r1, #0
 800210a:	f04f 0200 	mov.w	r2, #0
 800210e:	f04f 0300 	mov.w	r3, #0
 8002112:	010b      	lsls	r3, r1, #4
 8002114:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8002118:	0102      	lsls	r2, r0, #4
 800211a:	4623      	mov	r3, r4
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	3307      	adds	r3, #7
 8002120:	08db      	lsrs	r3, r3, #3
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	ebad 0d03 	sub.w	sp, sp, r3
 8002128:	ab04      	add	r3, sp, #16
 800212a:	3301      	adds	r3, #1
 800212c:	085b      	lsrs	r3, r3, #1
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
			int16_t arr_y_m[sample_m];
 8002134:	f897 40fe 	ldrb.w	r4, [r7, #254]	; 0xfe
 8002138:	4623      	mov	r3, r4
 800213a:	3b01      	subs	r3, #1
 800213c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002140:	b2e0      	uxtb	r0, r4
 8002142:	f04f 0100 	mov.w	r1, #0
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	010b      	lsls	r3, r1, #4
 8002150:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 8002154:	0102      	lsls	r2, r0, #4
 8002156:	b2e0      	uxtb	r0, r4
 8002158:	f04f 0100 	mov.w	r1, #0
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	f04f 0300 	mov.w	r3, #0
 8002164:	010b      	lsls	r3, r1, #4
 8002166:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 800216a:	0102      	lsls	r2, r0, #4
 800216c:	4623      	mov	r3, r4
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	3307      	adds	r3, #7
 8002172:	08db      	lsrs	r3, r3, #3
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	ebad 0d03 	sub.w	sp, sp, r3
 800217a:	ab04      	add	r3, sp, #16
 800217c:	3301      	adds	r3, #1
 800217e:	085b      	lsrs	r3, r3, #1
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
			int16_t arr_z_m[sample_m];
 8002186:	f897 40fe 	ldrb.w	r4, [r7, #254]	; 0xfe
 800218a:	4623      	mov	r3, r4
 800218c:	3b01      	subs	r3, #1
 800218e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002192:	b2e0      	uxtb	r0, r4
 8002194:	f04f 0100 	mov.w	r1, #0
 8002198:	f04f 0200 	mov.w	r2, #0
 800219c:	f04f 0300 	mov.w	r3, #0
 80021a0:	010b      	lsls	r3, r1, #4
 80021a2:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80021a6:	0102      	lsls	r2, r0, #4
 80021a8:	b2e0      	uxtb	r0, r4
 80021aa:	f04f 0100 	mov.w	r1, #0
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	010b      	lsls	r3, r1, #4
 80021b8:	ea43 7310 	orr.w	r3, r3, r0, lsr #28
 80021bc:	0102      	lsls	r2, r0, #4
 80021be:	4623      	mov	r3, r4
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	3307      	adds	r3, #7
 80021c4:	08db      	lsrs	r3, r3, #3
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	ebad 0d03 	sub.w	sp, sp, r3
 80021cc:	ab04      	add	r3, sp, #16
 80021ce:	3301      	adds	r3, #1
 80021d0:	085b      	lsrs	r3, r3, #1
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

			for (int i=0;i<sample_m;i++) {
 80021d8:	2300      	movs	r3, #0
 80021da:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80021de:	e0fc      	b.n	80023da <main+0x145a>

				STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 80021e0:	2332      	movs	r3, #50	; 0x32
 80021e2:	9302      	str	r3, [sp, #8]
 80021e4:	2301      	movs	r3, #1
 80021e6:	9301      	str	r3, [sp, #4]
 80021e8:	f107 0320 	add.w	r3, r7, #32
 80021ec:	9300      	str	r3, [sp, #0]
 80021ee:	2301      	movs	r3, #1
 80021f0:	2267      	movs	r2, #103	; 0x67
 80021f2:	213d      	movs	r1, #61	; 0x3d
 80021f4:	4805      	ldr	r0, [pc, #20]	; (800220c <main+0x128c>)
 80021f6:	f001 fbe5 	bl	80039c4 <HAL_I2C_Mem_Read>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
				while (((STATUS_REG_M_val & 0x08)>>3) != 1) {
 8002200:	e016      	b.n	8002230 <main+0x12b0>
 8002202:	bf00      	nop
 8002204:	08009b08 	.word	0x08009b08
 8002208:	20000284 	.word	0x20000284
 800220c:	20000230 	.word	0x20000230
					STATUS_REG_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, STATUS_REG_M, 1, &STATUS_REG_M_val, 1, 50);
 8002210:	2332      	movs	r3, #50	; 0x32
 8002212:	9302      	str	r3, [sp, #8]
 8002214:	2301      	movs	r3, #1
 8002216:	9301      	str	r3, [sp, #4]
 8002218:	f107 0320 	add.w	r3, r7, #32
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	2301      	movs	r3, #1
 8002220:	2267      	movs	r2, #103	; 0x67
 8002222:	213d      	movs	r1, #61	; 0x3d
 8002224:	4872      	ldr	r0, [pc, #456]	; (80023f0 <main+0x1470>)
 8002226:	f001 fbcd 	bl	80039c4 <HAL_I2C_Mem_Read>
 800222a:	4603      	mov	r3, r0
 800222c:	f887 30ff 	strb.w	r3, [r7, #255]	; 0xff
				while (((STATUS_REG_M_val & 0x08)>>3) != 1) {
 8002230:	f107 0320 	add.w	r3, r7, #32
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d0e8      	beq.n	8002210 <main+0x1290>
				}
				OUTX_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTX_L_REG_M, 1, &OUTX_L_REG_M_val, 1, 50);
 800223e:	2332      	movs	r3, #50	; 0x32
 8002240:	9302      	str	r3, [sp, #8]
 8002242:	2301      	movs	r3, #1
 8002244:	9301      	str	r3, [sp, #4]
 8002246:	f107 031f 	add.w	r3, r7, #31
 800224a:	9300      	str	r3, [sp, #0]
 800224c:	2301      	movs	r3, #1
 800224e:	2268      	movs	r2, #104	; 0x68
 8002250:	213d      	movs	r1, #61	; 0x3d
 8002252:	4867      	ldr	r0, [pc, #412]	; (80023f0 <main+0x1470>)
 8002254:	f001 fbb6 	bl	80039c4 <HAL_I2C_Mem_Read>
 8002258:	4603      	mov	r3, r0
 800225a:	f887 3148 	strb.w	r3, [r7, #328]	; 0x148
				OUTX_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTX_H_REG_M, 1, &OUTX_H_REG_M_val, 1, 50);
 800225e:	2332      	movs	r3, #50	; 0x32
 8002260:	9302      	str	r3, [sp, #8]
 8002262:	2301      	movs	r3, #1
 8002264:	9301      	str	r3, [sp, #4]
 8002266:	f107 031e 	add.w	r3, r7, #30
 800226a:	9300      	str	r3, [sp, #0]
 800226c:	2301      	movs	r3, #1
 800226e:	2269      	movs	r2, #105	; 0x69
 8002270:	213d      	movs	r1, #61	; 0x3d
 8002272:	485f      	ldr	r0, [pc, #380]	; (80023f0 <main+0x1470>)
 8002274:	f001 fba6 	bl	80039c4 <HAL_I2C_Mem_Read>
 8002278:	4603      	mov	r3, r0
 800227a:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147

				OUTY_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTY_L_REG_M, 1, &OUTY_L_REG_M_val, 1, 50);
 800227e:	2332      	movs	r3, #50	; 0x32
 8002280:	9302      	str	r3, [sp, #8]
 8002282:	2301      	movs	r3, #1
 8002284:	9301      	str	r3, [sp, #4]
 8002286:	f107 031d 	add.w	r3, r7, #29
 800228a:	9300      	str	r3, [sp, #0]
 800228c:	2301      	movs	r3, #1
 800228e:	226a      	movs	r2, #106	; 0x6a
 8002290:	213d      	movs	r1, #61	; 0x3d
 8002292:	4857      	ldr	r0, [pc, #348]	; (80023f0 <main+0x1470>)
 8002294:	f001 fb96 	bl	80039c4 <HAL_I2C_Mem_Read>
 8002298:	4603      	mov	r3, r0
 800229a:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
				OUTY_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTY_H_REG_M, 1, &OUTY_H_REG_M_val, 1, 50);
 800229e:	2332      	movs	r3, #50	; 0x32
 80022a0:	9302      	str	r3, [sp, #8]
 80022a2:	2301      	movs	r3, #1
 80022a4:	9301      	str	r3, [sp, #4]
 80022a6:	f107 031c 	add.w	r3, r7, #28
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2301      	movs	r3, #1
 80022ae:	226b      	movs	r2, #107	; 0x6b
 80022b0:	213d      	movs	r1, #61	; 0x3d
 80022b2:	484f      	ldr	r0, [pc, #316]	; (80023f0 <main+0x1470>)
 80022b4:	f001 fb86 	bl	80039c4 <HAL_I2C_Mem_Read>
 80022b8:	4603      	mov	r3, r0
 80022ba:	f887 3145 	strb.w	r3, [r7, #325]	; 0x145

				OUTZ_L_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTZ_L_REG_M, 1, &OUTZ_L_REG_M_val, 1, 50);
 80022be:	2332      	movs	r3, #50	; 0x32
 80022c0:	9302      	str	r3, [sp, #8]
 80022c2:	2301      	movs	r3, #1
 80022c4:	9301      	str	r3, [sp, #4]
 80022c6:	f107 031b 	add.w	r3, r7, #27
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	2301      	movs	r3, #1
 80022ce:	226c      	movs	r2, #108	; 0x6c
 80022d0:	213d      	movs	r1, #61	; 0x3d
 80022d2:	4847      	ldr	r0, [pc, #284]	; (80023f0 <main+0x1470>)
 80022d4:	f001 fb76 	bl	80039c4 <HAL_I2C_Mem_Read>
 80022d8:	4603      	mov	r3, r0
 80022da:	f887 3144 	strb.w	r3, [r7, #324]	; 0x144
				OUTZ_H_M_status = HAL_I2C_Mem_Read(&hi2c1, (MAG<<1)|0x1, OUTZ_H_REG_M, 1, &OUTZ_H_REG_M_val, 1, 50);
 80022de:	2332      	movs	r3, #50	; 0x32
 80022e0:	9302      	str	r3, [sp, #8]
 80022e2:	2301      	movs	r3, #1
 80022e4:	9301      	str	r3, [sp, #4]
 80022e6:	f107 031a 	add.w	r3, r7, #26
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	2301      	movs	r3, #1
 80022ee:	226d      	movs	r2, #109	; 0x6d
 80022f0:	213d      	movs	r1, #61	; 0x3d
 80022f2:	483f      	ldr	r0, [pc, #252]	; (80023f0 <main+0x1470>)
 80022f4:	f001 fb66 	bl	80039c4 <HAL_I2C_Mem_Read>
 80022f8:	4603      	mov	r3, r0
 80022fa:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143

				if (OUTX_L_M_status == HAL_OK && OUTX_H_M_status == HAL_OK) {
 80022fe:	f897 3148 	ldrb.w	r3, [r7, #328]	; 0x148
 8002302:	2b00      	cmp	r3, #0
 8002304:	d116      	bne.n	8002334 <main+0x13b4>
 8002306:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 800230a:	2b00      	cmp	r3, #0
 800230c:	d112      	bne.n	8002334 <main+0x13b4>
					OUTX_M_val = OUTX_H_REG_M_val;
 800230e:	f107 031e 	add.w	r3, r7, #30
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	f8a7 31cc 	strh.w	r3, [r7, #460]	; 0x1cc
					OUTX_M_val <<= 8;
 8002318:	f9b7 31cc 	ldrsh.w	r3, [r7, #460]	; 0x1cc
 800231c:	021b      	lsls	r3, r3, #8
 800231e:	f8a7 31cc 	strh.w	r3, [r7, #460]	; 0x1cc
					OUTX_M_val |= OUTX_L_REG_M_val;
 8002322:	f107 031f 	add.w	r3, r7, #31
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	b21a      	sxth	r2, r3
 800232a:	f8b7 31cc 	ldrh.w	r3, [r7, #460]	; 0x1cc
 800232e:	4313      	orrs	r3, r2
 8002330:	f8a7 31cc 	strh.w	r3, [r7, #460]	; 0x1cc
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "X: %05d  ", OUTX_M_val), 100);
				}

				if (OUTY_L_M_status == HAL_OK && OUTY_H_M_status == HAL_OK) {
 8002334:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8002338:	2b00      	cmp	r3, #0
 800233a:	d116      	bne.n	800236a <main+0x13ea>
 800233c:	f897 3145 	ldrb.w	r3, [r7, #325]	; 0x145
 8002340:	2b00      	cmp	r3, #0
 8002342:	d112      	bne.n	800236a <main+0x13ea>
					OUTY_M_val = OUTY_H_REG_M_val;
 8002344:	f107 031c 	add.w	r3, r7, #28
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	f8a7 31ce 	strh.w	r3, [r7, #462]	; 0x1ce
					OUTY_M_val <<= 8;
 800234e:	f9b7 31ce 	ldrsh.w	r3, [r7, #462]	; 0x1ce
 8002352:	021b      	lsls	r3, r3, #8
 8002354:	f8a7 31ce 	strh.w	r3, [r7, #462]	; 0x1ce
					OUTY_M_val |= OUTY_L_REG_M_val;
 8002358:	f107 031d 	add.w	r3, r7, #29
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	b21a      	sxth	r2, r3
 8002360:	f8b7 31ce 	ldrh.w	r3, [r7, #462]	; 0x1ce
 8002364:	4313      	orrs	r3, r2
 8002366:	f8a7 31ce 	strh.w	r3, [r7, #462]	; 0x1ce
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Y: %05d  ", OUTY_M_val), 100);
				}

				if (OUTZ_L_M_status == HAL_OK && OUTZ_H_M_status == HAL_OK) {
 800236a:	f897 3144 	ldrb.w	r3, [r7, #324]	; 0x144
 800236e:	2b00      	cmp	r3, #0
 8002370:	d116      	bne.n	80023a0 <main+0x1420>
 8002372:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 8002376:	2b00      	cmp	r3, #0
 8002378:	d112      	bne.n	80023a0 <main+0x1420>
					OUTZ_M_val = OUTZ_H_REG_M_val;
 800237a:	f107 031a 	add.w	r3, r7, #26
 800237e:	781b      	ldrb	r3, [r3, #0]
 8002380:	f8a7 31d6 	strh.w	r3, [r7, #470]	; 0x1d6
					OUTZ_M_val <<= 8;
 8002384:	f9b7 31d6 	ldrsh.w	r3, [r7, #470]	; 0x1d6
 8002388:	021b      	lsls	r3, r3, #8
 800238a:	f8a7 31d6 	strh.w	r3, [r7, #470]	; 0x1d6
					OUTZ_M_val |= OUTZ_L_REG_M_val;
 800238e:	f107 031b 	add.w	r3, r7, #27
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	b21a      	sxth	r2, r3
 8002396:	f8b7 31d6 	ldrh.w	r3, [r7, #470]	; 0x1d6
 800239a:	4313      	orrs	r3, r2
 800239c:	f8a7 31d6 	strh.w	r3, [r7, #470]	; 0x1d6
//					HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Z: %05d  \n\r", OUTZ_M_val), 100);
				}
				arr_x_m[i] = OUTX_M_val;
 80023a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023a4:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 80023a8:	f8b7 11cc 	ldrh.w	r1, [r7, #460]	; 0x1cc
 80023ac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_y_m[i] = OUTY_M_val;
 80023b0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80023b4:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 80023b8:	f8b7 11ce 	ldrh.w	r1, [r7, #462]	; 0x1ce
 80023bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
				arr_z_m[i] = OUTZ_M_val;
 80023c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023c4:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 80023c8:	f8b7 11d6 	ldrh.w	r1, [r7, #470]	; 0x1d6
 80023cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i=0;i<sample_m;i++) {
 80023d0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80023d4:	3301      	adds	r3, #1
 80023d6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80023da:	f897 30fe 	ldrb.w	r3, [r7, #254]	; 0xfe
 80023de:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 80023e2:	429a      	cmp	r2, r3
 80023e4:	f6ff aefc 	blt.w	80021e0 <main+0x1260>
			}


			for (int i=0;i<sample_m;i++) {
 80023e8:	2300      	movs	r3, #0
 80023ea:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80023ee:	e038      	b.n	8002462 <main+0x14e2>
 80023f0:	20000230 	.word	0x20000230
 80023f4:	3ac80000 	.word	0x3ac80000
				avg_x_m += arr_x_m[i];
 80023f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023fc:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8002400:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800240c:	ed97 7a64 	vldr	s14, [r7, #400]	; 0x190
 8002410:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002414:	edc7 7a64 	vstr	s15, [r7, #400]	; 0x190
				avg_y_m += arr_y_m[i];
 8002418:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800241c:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8002420:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002424:	ee07 3a90 	vmov	s15, r3
 8002428:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800242c:	ed97 7a63 	vldr	s14, [r7, #396]	; 0x18c
 8002430:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002434:	edc7 7a63 	vstr	s15, [r7, #396]	; 0x18c
				avg_z_m += arr_z_m[i];
 8002438:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800243c:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8002440:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8002444:	ee07 3a90 	vmov	s15, r3
 8002448:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800244c:	ed97 7a62 	vldr	s14, [r7, #392]	; 0x188
 8002450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002454:	edc7 7a62 	vstr	s15, [r7, #392]	; 0x188
			for (int i=0;i<sample_m;i++) {
 8002458:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800245c:	3301      	adds	r3, #1
 800245e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002462:	f897 30fe 	ldrb.w	r3, [r7, #254]	; 0xfe
 8002466:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 800246a:	429a      	cmp	r2, r3
 800246c:	dbc4      	blt.n	80023f8 <main+0x1478>
			}

			/*
			 * Calculation
			 */
			avg_x_m = (avg_x_m / sample_m) * (100.0/65536);
 800246e:	f897 30fe 	ldrb.w	r3, [r7, #254]	; 0xfe
 8002472:	ee07 3a90 	vmov	s15, r3
 8002476:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800247a:	edd7 6a64 	vldr	s13, [r7, #400]	; 0x190
 800247e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002482:	ed1f 7a24 	vldr	s14, [pc, #-144]	; 80023f4 <main+0x1474>
 8002486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800248a:	edc7 7a64 	vstr	s15, [r7, #400]	; 0x190
			avg_y_m = (avg_y_m / sample_m) * (100.0/65536);
 800248e:	f897 30fe 	ldrb.w	r3, [r7, #254]	; 0xfe
 8002492:	ee07 3a90 	vmov	s15, r3
 8002496:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800249a:	edd7 6a63 	vldr	s13, [r7, #396]	; 0x18c
 800249e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a2:	ed1f 7a2c 	vldr	s14, [pc, #-176]	; 80023f4 <main+0x1474>
 80024a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024aa:	edc7 7a63 	vstr	s15, [r7, #396]	; 0x18c
			avg_z_m = (avg_z_m / sample_m) * (100.0/65536);
 80024ae:	f897 30fe 	ldrb.w	r3, [r7, #254]	; 0xfe
 80024b2:	ee07 3a90 	vmov	s15, r3
 80024b6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024ba:	edd7 6a62 	vldr	s13, [r7, #392]	; 0x188
 80024be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024c2:	ed1f 7a34 	vldr	s14, [pc, #-208]	; 80023f4 <main+0x1474>
 80024c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ca:	edc7 7a62 	vstr	s15, [r7, #392]	; 0x188


			/*
			 * Serial
			 */
			KALMAN(avg_x_m, &P_x_m, &U_hat_x_m, &K_x_m);
 80024ce:	4aac      	ldr	r2, [pc, #688]	; (8002780 <main+0x1800>)
 80024d0:	49ac      	ldr	r1, [pc, #688]	; (8002784 <main+0x1804>)
 80024d2:	48ad      	ldr	r0, [pc, #692]	; (8002788 <main+0x1808>)
 80024d4:	ed97 0a64 	vldr	s0, [r7, #400]	; 0x190
 80024d8:	f000 f978 	bl	80027cc <KALMAN>
			KALMAN(avg_y_m, &P_y_m, &U_hat_y_m, &K_y_m);
 80024dc:	4aab      	ldr	r2, [pc, #684]	; (800278c <main+0x180c>)
 80024de:	49ac      	ldr	r1, [pc, #688]	; (8002790 <main+0x1810>)
 80024e0:	48ac      	ldr	r0, [pc, #688]	; (8002794 <main+0x1814>)
 80024e2:	ed97 0a63 	vldr	s0, [r7, #396]	; 0x18c
 80024e6:	f000 f971 	bl	80027cc <KALMAN>
			KALMAN(avg_z_m, &P_z_m, &U_hat_z_m, &K_z_m);
 80024ea:	4aab      	ldr	r2, [pc, #684]	; (8002798 <main+0x1818>)
 80024ec:	49ab      	ldr	r1, [pc, #684]	; (800279c <main+0x181c>)
 80024ee:	48ac      	ldr	r0, [pc, #688]	; (80027a0 <main+0x1820>)
 80024f0:	ed97 0a62 	vldr	s0, [r7, #392]	; 0x188
 80024f4:	f000 f96a 	bl	80027cc <KALMAN>
			HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "% 06.5f,", avg_z_m), 100); // @suppress("Float formatting support")
			*/


//			yaw = atan2f( avg_y_m, avg_z_m);
			yaw = atan2f( U_hat_y_m, U_hat_z_m);
 80024f8:	4ba5      	ldr	r3, [pc, #660]	; (8002790 <main+0x1810>)
 80024fa:	edd3 7a00 	vldr	s15, [r3]
 80024fe:	4ba7      	ldr	r3, [pc, #668]	; (800279c <main+0x181c>)
 8002500:	ed93 7a00 	vldr	s14, [r3]
 8002504:	eef0 0a47 	vmov.f32	s1, s14
 8002508:	eeb0 0a67 	vmov.f32	s0, s15
 800250c:	f006 f8fc 	bl	8008708 <atan2f>
 8002510:	ed87 0a6d 	vstr	s0, [r7, #436]	; 0x1b4

			if(yaw <0) yaw += 2*PI;
 8002514:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 8002518:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800251c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002520:	d511      	bpl.n	8002546 <main+0x15c6>
 8002522:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 8002526:	f7fe f82f 	bl	8000588 <__aeabi_f2d>
 800252a:	a391      	add	r3, pc, #580	; (adr r3, 8002770 <main+0x17f0>)
 800252c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002530:	f7fd fecc 	bl	80002cc <__adddf3>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4610      	mov	r0, r2
 800253a:	4619      	mov	r1, r3
 800253c:	f7fe fb54 	bl	8000be8 <__aeabi_d2f>
 8002540:	4603      	mov	r3, r0
 8002542:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
			// Correcting due to the addition of the declination angle
			if(yaw > 2*PI)yaw -= 2*PI;
 8002546:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 800254a:	f7fe f81d 	bl	8000588 <__aeabi_f2d>
 800254e:	a388      	add	r3, pc, #544	; (adr r3, 8002770 <main+0x17f0>)
 8002550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002554:	f7fe fb00 	bl	8000b58 <__aeabi_dcmpgt>
 8002558:	4603      	mov	r3, r0
 800255a:	2b00      	cmp	r3, #0
 800255c:	d011      	beq.n	8002582 <main+0x1602>
 800255e:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 8002562:	f7fe f811 	bl	8000588 <__aeabi_f2d>
 8002566:	a382      	add	r3, pc, #520	; (adr r3, 8002770 <main+0x17f0>)
 8002568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800256c:	f7fd feac 	bl	80002c8 <__aeabi_dsub>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	4610      	mov	r0, r2
 8002576:	4619      	mov	r1, r3
 8002578:	f7fe fb36 	bl	8000be8 <__aeabi_d2f>
 800257c:	4603      	mov	r3, r0
 800257e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
			yaw = yaw * 180.0/PI;
 8002582:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 8002586:	f7fd ffff 	bl	8000588 <__aeabi_f2d>
 800258a:	f04f 0200 	mov.w	r2, #0
 800258e:	4b85      	ldr	r3, [pc, #532]	; (80027a4 <main+0x1824>)
 8002590:	f7fe f852 	bl	8000638 <__aeabi_dmul>
 8002594:	4602      	mov	r2, r0
 8002596:	460b      	mov	r3, r1
 8002598:	4610      	mov	r0, r2
 800259a:	4619      	mov	r1, r3
 800259c:	a376      	add	r3, pc, #472	; (adr r3, 8002778 <main+0x17f8>)
 800259e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a2:	f7fe f973 	bl	800088c <__aeabi_ddiv>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4610      	mov	r0, r2
 80025ac:	4619      	mov	r1, r3
 80025ae:	f7fe fb1b 	bl	8000be8 <__aeabi_d2f>
 80025b2:	4603      	mov	r3, r0
 80025b4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 80025b8:	46ad      	mov	sp, r5
//			HAL_UART_Transmit(&huart2, (uint8_t*)MAG_Buffer, sprintf(MAG_Buffer, "Total: % 06.5f Gauss \n\r", total), 100); // @suppress("Float formatting support")
		}



		if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 0 && pushed == 0) {
 80025ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025be:	487a      	ldr	r0, [pc, #488]	; (80027a8 <main+0x1828>)
 80025c0:	f000 ff90 	bl	80034e4 <HAL_GPIO_ReadPin>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f040 80bd 	bne.w	8002746 <main+0x17c6>
 80025cc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	f040 80b8 	bne.w	8002746 <main+0x17c6>
			angle_count= 0;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f887 317b 	strb.w	r3, [r7, #379]	; 0x17b
			for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 80025dc:	2300      	movs	r3, #0
 80025de:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80025e2:	e00c      	b.n	80025fe <main+0x167e>
				angles[i] = 0;//initialise
 80025e4:	1d3a      	adds	r2, r7, #4
 80025e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	f04f 0200 	mov.w	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
			for (int i = 0; i<sizeof(angles)/sizeof(float); i++) {
 80025f4:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80025f8:	3301      	adds	r3, #1
 80025fa:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80025fe:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8002602:	2b04      	cmp	r3, #4
 8002604:	d9ee      	bls.n	80025e4 <main+0x1664>
			}
			pushed = 1;
 8002606:	2301      	movs	r3, #1
 8002608:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
			initial_yaw = yaw;
 800260c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002610:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
			offset_measure = 1;
 8002614:	2301      	movs	r3, #1
 8002616:	f887 31bf 	strb.w	r3, [r7, #447]	; 0x1bf
			if (MODE == 0) {
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Initialising\n\r"), 100);
 800261a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800261e:	4963      	ldr	r1, [pc, #396]	; (80027ac <main+0x182c>)
 8002620:	4618      	mov	r0, r3
 8002622:	f003 fd9f 	bl	8006164 <siprintf>
 8002626:	4603      	mov	r3, r0
 8002628:	b29a      	uxth	r2, r3
 800262a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800262e:	2364      	movs	r3, #100	; 0x64
 8002630:	485f      	ldr	r0, [pc, #380]	; (80027b0 <main+0x1830>)
 8002632:	f002 fe2e 	bl	8005292 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Initial Yaw %f\n\r", initial_yaw), 100);
 8002636:	f8d7 01c0 	ldr.w	r0, [r7, #448]	; 0x1c0
 800263a:	f7fd ffa5 	bl	8000588 <__aeabi_f2d>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002646:	495b      	ldr	r1, [pc, #364]	; (80027b4 <main+0x1834>)
 8002648:	f003 fd8c 	bl	8006164 <siprintf>
 800264c:	4603      	mov	r3, r0
 800264e:	b29a      	uxth	r2, r3
 8002650:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002654:	2364      	movs	r3, #100	; 0x64
 8002656:	4856      	ldr	r0, [pc, #344]	; (80027b0 <main+0x1830>)
 8002658:	f002 fe1b 	bl	8005292 <HAL_UART_Transmit>
			}
			steps = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	f8a7 31de 	strh.w	r3, [r7, #478]	; 0x1de
			increase_prev = HAL_GetTick();
 8002662:	f000 fc95 	bl	8002f90 <HAL_GetTick>
 8002666:	f8c7 01c4 	str.w	r0, [r7, #452]	; 0x1c4
			x_pos_prev = 0;
 800266a:	f04f 0300 	mov.w	r3, #0
 800266e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
			y_pos_prev = 0;
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
			if (MODE == 0) {
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Stand Still\n\r"), 100);
 800267a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800267e:	494e      	ldr	r1, [pc, #312]	; (80027b8 <main+0x1838>)
 8002680:	4618      	mov	r0, r3
 8002682:	f003 fd6f 	bl	8006164 <siprintf>
 8002686:	4603      	mov	r3, r0
 8002688:	b29a      	uxth	r2, r3
 800268a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800268e:	2364      	movs	r3, #100	; 0x64
 8002690:	4847      	ldr	r0, [pc, #284]	; (80027b0 <main+0x1830>)
 8002692:	f002 fdfe 	bl	8005292 <HAL_UART_Transmit>
			}
			HAL_Delay(3000);
 8002696:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800269a:	f000 fc85 	bl	8002fa8 <HAL_Delay>
			stationary_x = avg_x_a;
 800269e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80026a2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
			stationary_y = avg_y_a;
 80026a6:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80026aa:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
			stationary_z = avg_z_a;
 80026ae:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80026b2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
			if (MODE == 0) {
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Stationary x is %f\n\r", stationary_x), 100);
 80026b6:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 80026ba:	f7fd ff65 	bl	8000588 <__aeabi_f2d>
 80026be:	4602      	mov	r2, r0
 80026c0:	460b      	mov	r3, r1
 80026c2:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80026c6:	493d      	ldr	r1, [pc, #244]	; (80027bc <main+0x183c>)
 80026c8:	f003 fd4c 	bl	8006164 <siprintf>
 80026cc:	4603      	mov	r3, r0
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80026d4:	2364      	movs	r3, #100	; 0x64
 80026d6:	4836      	ldr	r0, [pc, #216]	; (80027b0 <main+0x1830>)
 80026d8:	f002 fddb 	bl	8005292 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Stationary y is %f\n\r", stationary_y), 100);
 80026dc:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 80026e0:	f7fd ff52 	bl	8000588 <__aeabi_f2d>
 80026e4:	4602      	mov	r2, r0
 80026e6:	460b      	mov	r3, r1
 80026e8:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80026ec:	4934      	ldr	r1, [pc, #208]	; (80027c0 <main+0x1840>)
 80026ee:	f003 fd39 	bl	8006164 <siprintf>
 80026f2:	4603      	mov	r3, r0
 80026f4:	b29a      	uxth	r2, r3
 80026f6:	f107 0188 	add.w	r1, r7, #136	; 0x88
 80026fa:	2364      	movs	r3, #100	; 0x64
 80026fc:	482c      	ldr	r0, [pc, #176]	; (80027b0 <main+0x1830>)
 80026fe:	f002 fdc8 	bl	8005292 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Stationary z is %f\n\r", stationary_z), 100);
 8002702:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 8002706:	f7fd ff3f 	bl	8000588 <__aeabi_f2d>
 800270a:	4602      	mov	r2, r0
 800270c:	460b      	mov	r3, r1
 800270e:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002712:	492c      	ldr	r1, [pc, #176]	; (80027c4 <main+0x1844>)
 8002714:	f003 fd26 	bl	8006164 <siprintf>
 8002718:	4603      	mov	r3, r0
 800271a:	b29a      	uxth	r2, r3
 800271c:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002720:	2364      	movs	r3, #100	; 0x64
 8002722:	4823      	ldr	r0, [pc, #140]	; (80027b0 <main+0x1830>)
 8002724:	f002 fdb5 	bl	8005292 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart2, (uint8_t*)ACC_Buffer, sprintf(ACC_Buffer, "Do 10steps don't move forward\n\r"), 100);
 8002728:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800272c:	4926      	ldr	r1, [pc, #152]	; (80027c8 <main+0x1848>)
 800272e:	4618      	mov	r0, r3
 8002730:	f003 fd18 	bl	8006164 <siprintf>
 8002734:	4603      	mov	r3, r0
 8002736:	b29a      	uxth	r2, r3
 8002738:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800273c:	2364      	movs	r3, #100	; 0x64
 800273e:	481c      	ldr	r0, [pc, #112]	; (80027b0 <main+0x1830>)
 8002740:	f002 fda7 	bl	8005292 <HAL_UART_Transmit>
			if (MODE == 0) {
 8002744:	e010      	b.n	8002768 <main+0x17e8>
			}

		} else if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == 1 && pushed == 1) {
 8002746:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800274a:	4817      	ldr	r0, [pc, #92]	; (80027a8 <main+0x1828>)
 800274c:	f000 feca 	bl	80034e4 <HAL_GPIO_ReadPin>
 8002750:	4603      	mov	r3, r0
 8002752:	2b01      	cmp	r3, #1
 8002754:	f47e af6c 	bne.w	8001630 <main+0x6b0>
 8002758:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800275c:	2b01      	cmp	r3, #1
 800275e:	f47e af67 	bne.w	8001630 <main+0x6b0>
			pushed = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
		STATUS_REG_A_status = HAL_I2C_Mem_Read(&hi2c1, (ACC<<1)|0x1, STATUS_REG_A, 1, &STATUS_REG_A_val, 1, 50);
 8002768:	f7fe bf62 	b.w	8001630 <main+0x6b0>
 800276c:	f3af 8000 	nop.w
 8002770:	54524550 	.word	0x54524550
 8002774:	401921fb 	.word	0x401921fb
 8002778:	54524550 	.word	0x54524550
 800277c:	400921fb 	.word	0x400921fb
 8002780:	20000208 	.word	0x20000208
 8002784:	20000204 	.word	0x20000204
 8002788:	20000200 	.word	0x20000200
 800278c:	20000214 	.word	0x20000214
 8002790:	20000210 	.word	0x20000210
 8002794:	2000020c 	.word	0x2000020c
 8002798:	20000220 	.word	0x20000220
 800279c:	2000021c 	.word	0x2000021c
 80027a0:	20000218 	.word	0x20000218
 80027a4:	40668000 	.word	0x40668000
 80027a8:	40020800 	.word	0x40020800
 80027ac:	08009b20 	.word	0x08009b20
 80027b0:	20000284 	.word	0x20000284
 80027b4:	08009b30 	.word	0x08009b30
 80027b8:	08009b44 	.word	0x08009b44
 80027bc:	08009b54 	.word	0x08009b54
 80027c0:	08009b6c 	.word	0x08009b6c
 80027c4:	08009b84 	.word	0x08009b84
 80027c8:	08009b9c 	.word	0x08009b9c

080027cc <KALMAN>:
	}
}



void KALMAN(float U, float *P, float *U_hat, float *K) {
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80027d6:	60b8      	str	r0, [r7, #8]
 80027d8:	6079      	str	r1, [r7, #4]
 80027da:	603a      	str	r2, [r7, #0]
	*K = (*P)*H/(H*(*P)*H+R);
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027e6:	ee67 6a87 	vmul.f32	s13, s15, s14
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80027fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002800:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8002880 <KALMAN+0xb4>
 8002804:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002808:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	edc3 7a00 	vstr	s15, [r3]
	*U_hat = (*U_hat)+(*K)*(U-H*(*U_hat));
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	ed93 7a00 	vldr	s14, [r3]
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	edd3 6a00 	vldr	s13, [r3]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	edd3 7a00 	vldr	s15, [r3]
 8002824:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002828:	ee67 7a86 	vmul.f32	s15, s15, s12
 800282c:	ed97 6a03 	vldr	s12, [r7, #12]
 8002830:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	edc3 7a00 	vstr	s15, [r3]
	*P=(1-(*K)*H)*(*P)+Q;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	edd3 7a00 	vldr	s15, [r3]
 8002848:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800284c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002850:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002854:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	edd3 7a00 	vldr	s15, [r3]
 800285e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002862:	4b08      	ldr	r3, [pc, #32]	; (8002884 <KALMAN+0xb8>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee77 7a27 	vadd.f32	s15, s14, s15
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	edc3 7a00 	vstr	s15, [r3]
	return;
 8002872:	bf00      	nop
}
 8002874:	3714      	adds	r7, #20
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	3ecccccd 	.word	0x3ecccccd
 8002884:	20000000 	.word	0x20000000

08002888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b094      	sub	sp, #80	; 0x50
 800288c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	2234      	movs	r2, #52	; 0x34
 8002894:	2100      	movs	r1, #0
 8002896:	4618      	mov	r0, r3
 8002898:	f002 fff2 	bl	8005880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800289c:	f107 0308 	add.w	r3, r7, #8
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ac:	2300      	movs	r3, #0
 80028ae:	607b      	str	r3, [r7, #4]
 80028b0:	4b2a      	ldr	r3, [pc, #168]	; (800295c <SystemClock_Config+0xd4>)
 80028b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b4:	4a29      	ldr	r2, [pc, #164]	; (800295c <SystemClock_Config+0xd4>)
 80028b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028ba:	6413      	str	r3, [r2, #64]	; 0x40
 80028bc:	4b27      	ldr	r3, [pc, #156]	; (800295c <SystemClock_Config+0xd4>)
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c4:	607b      	str	r3, [r7, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80028c8:	2300      	movs	r3, #0
 80028ca:	603b      	str	r3, [r7, #0]
 80028cc:	4b24      	ldr	r3, [pc, #144]	; (8002960 <SystemClock_Config+0xd8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80028d4:	4a22      	ldr	r2, [pc, #136]	; (8002960 <SystemClock_Config+0xd8>)
 80028d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028da:	6013      	str	r3, [r2, #0]
 80028dc:	4b20      	ldr	r3, [pc, #128]	; (8002960 <SystemClock_Config+0xd8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80028e4:	603b      	str	r3, [r7, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028e8:	2302      	movs	r3, #2
 80028ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ec:	2301      	movs	r3, #1
 80028ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028f0:	2310      	movs	r3, #16
 80028f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028f4:	2302      	movs	r3, #2
 80028f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028f8:	2300      	movs	r3, #0
 80028fa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80028fc:	2310      	movs	r3, #16
 80028fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002900:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002904:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002906:	2304      	movs	r3, #4
 8002908:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800290a:	2302      	movs	r3, #2
 800290c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800290e:	2302      	movs	r3, #2
 8002910:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002912:	f107 031c 	add.w	r3, r7, #28
 8002916:	4618      	mov	r0, r3
 8002918:	f002 f9d0 	bl	8004cbc <HAL_RCC_OscConfig>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002922:	f000 f8e5 	bl	8002af0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002926:	230f      	movs	r3, #15
 8002928:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800292a:	2302      	movs	r3, #2
 800292c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002932:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002938:	2300      	movs	r3, #0
 800293a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800293c:	f107 0308 	add.w	r3, r7, #8
 8002940:	2102      	movs	r1, #2
 8002942:	4618      	mov	r0, r3
 8002944:	f001 feee 	bl	8004724 <HAL_RCC_ClockConfig>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800294e:	f000 f8cf 	bl	8002af0 <Error_Handler>
  }
}
 8002952:	bf00      	nop
 8002954:	3750      	adds	r7, #80	; 0x50
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	40023800 	.word	0x40023800
 8002960:	40007000 	.word	0x40007000

08002964 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002968:	4b12      	ldr	r3, [pc, #72]	; (80029b4 <MX_I2C1_Init+0x50>)
 800296a:	4a13      	ldr	r2, [pc, #76]	; (80029b8 <MX_I2C1_Init+0x54>)
 800296c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800296e:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <MX_I2C1_Init+0x50>)
 8002970:	4a12      	ldr	r2, [pc, #72]	; (80029bc <MX_I2C1_Init+0x58>)
 8002972:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002974:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <MX_I2C1_Init+0x50>)
 8002976:	2200      	movs	r2, #0
 8002978:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800297a:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <MX_I2C1_Init+0x50>)
 800297c:	2200      	movs	r2, #0
 800297e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002980:	4b0c      	ldr	r3, [pc, #48]	; (80029b4 <MX_I2C1_Init+0x50>)
 8002982:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002986:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002988:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <MX_I2C1_Init+0x50>)
 800298a:	2200      	movs	r2, #0
 800298c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800298e:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <MX_I2C1_Init+0x50>)
 8002990:	2200      	movs	r2, #0
 8002992:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002994:	4b07      	ldr	r3, [pc, #28]	; (80029b4 <MX_I2C1_Init+0x50>)
 8002996:	2200      	movs	r2, #0
 8002998:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800299a:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <MX_I2C1_Init+0x50>)
 800299c:	2200      	movs	r2, #0
 800299e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80029a0:	4804      	ldr	r0, [pc, #16]	; (80029b4 <MX_I2C1_Init+0x50>)
 80029a2:	f000 fdd1 	bl	8003548 <HAL_I2C_Init>
 80029a6:	4603      	mov	r3, r0
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d001      	beq.n	80029b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80029ac:	f000 f8a0 	bl	8002af0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80029b0:	bf00      	nop
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000230 	.word	0x20000230
 80029b8:	40005400 	.word	0x40005400
 80029bc:	000186a0 	.word	0x000186a0

080029c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <MX_USART2_UART_Init+0x50>)
 80029c8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029d0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029d2:	4b0e      	ldr	r3, [pc, #56]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80029d8:	4b0c      	ldr	r3, [pc, #48]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80029de:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80029e4:	4b09      	ldr	r3, [pc, #36]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029e6:	220c      	movs	r2, #12
 80029e8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029ea:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029ec:	2200      	movs	r2, #0
 80029ee:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029f0:	4b06      	ldr	r3, [pc, #24]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029f6:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_USART2_UART_Init+0x4c>)
 80029f8:	f002 fbfe 	bl	80051f8 <HAL_UART_Init>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a02:	f000 f875 	bl	8002af0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a06:	bf00      	nop
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000284 	.word	0x20000284
 8002a10:	40004400 	.word	0x40004400

08002a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08a      	sub	sp, #40	; 0x28
 8002a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1a:	f107 0314 	add.w	r3, r7, #20
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]
 8002a22:	605a      	str	r2, [r3, #4]
 8002a24:	609a      	str	r2, [r3, #8]
 8002a26:	60da      	str	r2, [r3, #12]
 8002a28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	4b2d      	ldr	r3, [pc, #180]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a32:	4a2c      	ldr	r2, [pc, #176]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a34:	f043 0304 	orr.w	r3, r3, #4
 8002a38:	6313      	str	r3, [r2, #48]	; 0x30
 8002a3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	f003 0304 	and.w	r3, r3, #4
 8002a42:	613b      	str	r3, [r7, #16]
 8002a44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	4b26      	ldr	r3, [pc, #152]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	4a25      	ldr	r2, [pc, #148]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a54:	6313      	str	r3, [r2, #48]	; 0x30
 8002a56:	4b23      	ldr	r3, [pc, #140]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a62:	2300      	movs	r3, #0
 8002a64:	60bb      	str	r3, [r7, #8]
 8002a66:	4b1f      	ldr	r3, [pc, #124]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a6c:	f043 0301 	orr.w	r3, r3, #1
 8002a70:	6313      	str	r3, [r2, #48]	; 0x30
 8002a72:	4b1c      	ldr	r3, [pc, #112]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	f003 0301 	and.w	r3, r3, #1
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7e:	2300      	movs	r3, #0
 8002a80:	607b      	str	r3, [r7, #4]
 8002a82:	4b18      	ldr	r3, [pc, #96]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	4a17      	ldr	r2, [pc, #92]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a88:	f043 0302 	orr.w	r3, r3, #2
 8002a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a8e:	4b15      	ldr	r3, [pc, #84]	; (8002ae4 <MX_GPIO_Init+0xd0>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	607b      	str	r3, [r7, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	4812      	ldr	r0, [pc, #72]	; (8002ae8 <MX_GPIO_Init+0xd4>)
 8002aa0:	f000 fd38 	bl	8003514 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002aa4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002aaa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002ab4:	f107 0314 	add.w	r3, r7, #20
 8002ab8:	4619      	mov	r1, r3
 8002aba:	480c      	ldr	r0, [pc, #48]	; (8002aec <MX_GPIO_Init+0xd8>)
 8002abc:	f000 fb7e 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002ac0:	2320      	movs	r3, #32
 8002ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002acc:	2300      	movs	r3, #0
 8002ace:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002ad0:	f107 0314 	add.w	r3, r7, #20
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4804      	ldr	r0, [pc, #16]	; (8002ae8 <MX_GPIO_Init+0xd4>)
 8002ad8:	f000 fb70 	bl	80031bc <HAL_GPIO_Init>

}
 8002adc:	bf00      	nop
 8002ade:	3728      	adds	r7, #40	; 0x28
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40020000 	.word	0x40020000
 8002aec:	40020800 	.word	0x40020800

08002af0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002af0:	b480      	push	{r7}
 8002af2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002af4:	b672      	cpsid	i
}
 8002af6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <Error_Handler+0x8>
	...

08002afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b02:	2300      	movs	r3, #0
 8002b04:	607b      	str	r3, [r7, #4]
 8002b06:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	4a0f      	ldr	r2, [pc, #60]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b10:	6453      	str	r3, [r2, #68]	; 0x44
 8002b12:	4b0d      	ldr	r3, [pc, #52]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b1a:	607b      	str	r3, [r7, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	603b      	str	r3, [r7, #0]
 8002b22:	4b09      	ldr	r3, [pc, #36]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b26:	4a08      	ldr	r2, [pc, #32]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b2e:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <HAL_MspInit+0x4c>)
 8002b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b3a:	2007      	movs	r0, #7
 8002b3c:	f000 fb0a 	bl	8003154 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b40:	bf00      	nop
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40023800 	.word	0x40023800

08002b4c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b08a      	sub	sp, #40	; 0x28
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b54:	f107 0314 	add.w	r3, r7, #20
 8002b58:	2200      	movs	r2, #0
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	605a      	str	r2, [r3, #4]
 8002b5e:	609a      	str	r2, [r3, #8]
 8002b60:	60da      	str	r2, [r3, #12]
 8002b62:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a19      	ldr	r2, [pc, #100]	; (8002bd0 <HAL_I2C_MspInit+0x84>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d12c      	bne.n	8002bc8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	613b      	str	r3, [r7, #16]
 8002b72:	4b18      	ldr	r3, [pc, #96]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b76:	4a17      	ldr	r2, [pc, #92]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002b78:	f043 0302 	orr.w	r3, r3, #2
 8002b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b7e:	4b15      	ldr	r3, [pc, #84]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b90:	2312      	movs	r3, #18
 8002b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b94:	2300      	movs	r3, #0
 8002b96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b9c:	2304      	movs	r3, #4
 8002b9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ba0:	f107 0314 	add.w	r3, r7, #20
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	480c      	ldr	r0, [pc, #48]	; (8002bd8 <HAL_I2C_MspInit+0x8c>)
 8002ba8:	f000 fb08 	bl	80031bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	4a07      	ldr	r2, [pc, #28]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002bb6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bba:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbc:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <HAL_I2C_MspInit+0x88>)
 8002bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc4:	60fb      	str	r3, [r7, #12]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002bc8:	bf00      	nop
 8002bca:	3728      	adds	r7, #40	; 0x28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40005400 	.word	0x40005400
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40020400 	.word	0x40020400

08002bdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be4:	f107 0314 	add.w	r3, r7, #20
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	605a      	str	r2, [r3, #4]
 8002bee:	609a      	str	r2, [r3, #8]
 8002bf0:	60da      	str	r2, [r3, #12]
 8002bf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a19      	ldr	r2, [pc, #100]	; (8002c60 <HAL_UART_MspInit+0x84>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d12b      	bne.n	8002c56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	613b      	str	r3, [r7, #16]
 8002c02:	4b18      	ldr	r3, [pc, #96]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c06:	4a17      	ldr	r2, [pc, #92]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c0e:	4b15      	ldr	r3, [pc, #84]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
 8002c1e:	4b11      	ldr	r3, [pc, #68]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a10      	ldr	r2, [pc, #64]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	; (8002c64 <HAL_UART_MspInit+0x88>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
 8002c34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002c36:	230c      	movs	r3, #12
 8002c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c42:	2303      	movs	r3, #3
 8002c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c46:	2307      	movs	r3, #7
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4805      	ldr	r0, [pc, #20]	; (8002c68 <HAL_UART_MspInit+0x8c>)
 8002c52:	f000 fab3 	bl	80031bc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002c56:	bf00      	nop
 8002c58:	3728      	adds	r7, #40	; 0x28
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	40004400 	.word	0x40004400
 8002c64:	40023800 	.word	0x40023800
 8002c68:	40020000 	.word	0x40020000

08002c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c70:	e7fe      	b.n	8002c70 <NMI_Handler+0x4>

08002c72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c72:	b480      	push	{r7}
 8002c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c76:	e7fe      	b.n	8002c76 <HardFault_Handler+0x4>

08002c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c7c:	e7fe      	b.n	8002c7c <MemManage_Handler+0x4>

08002c7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c82:	e7fe      	b.n	8002c82 <BusFault_Handler+0x4>

08002c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c84:	b480      	push	{r7}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <UsageFault_Handler+0x4>

08002c8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002caa:	bf00      	nop
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr

08002cb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cb8:	f000 f956 	bl	8002f68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cbc:	bf00      	nop
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
	return 1;
 8002cc4:	2301      	movs	r3, #1
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <_kill>:

int _kill(int pid, int sig)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002cda:	f002 fda7 	bl	800582c <__errno>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2216      	movs	r2, #22
 8002ce2:	601a      	str	r2, [r3, #0]
	return -1;
 8002ce4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3708      	adds	r7, #8
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <_exit>:

void _exit (int status)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b082      	sub	sp, #8
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002cf8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff ffe7 	bl	8002cd0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d02:	e7fe      	b.n	8002d02 <_exit+0x12>

08002d04 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	60b9      	str	r1, [r7, #8]
 8002d0e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
 8002d14:	e00a      	b.n	8002d2c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d16:	f3af 8000 	nop.w
 8002d1a:	4601      	mov	r1, r0
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	60ba      	str	r2, [r7, #8]
 8002d22:	b2ca      	uxtb	r2, r1
 8002d24:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	617b      	str	r3, [r7, #20]
 8002d2c:	697a      	ldr	r2, [r7, #20]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	429a      	cmp	r2, r3
 8002d32:	dbf0      	blt.n	8002d16 <_read+0x12>
	}

return len;
 8002d34:	687b      	ldr	r3, [r7, #4]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3718      	adds	r7, #24
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}

08002d3e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d3e:	b580      	push	{r7, lr}
 8002d40:	b086      	sub	sp, #24
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	60f8      	str	r0, [r7, #12]
 8002d46:	60b9      	str	r1, [r7, #8]
 8002d48:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	e009      	b.n	8002d64 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	60ba      	str	r2, [r7, #8]
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	3301      	adds	r3, #1
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	dbf1      	blt.n	8002d50 <_write+0x12>
	}
	return len;
 8002d6c:	687b      	ldr	r3, [r7, #4]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <_close>:

int _close(int file)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
	return -1;
 8002d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d9e:	605a      	str	r2, [r3, #4]
	return 0;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <_isatty>:

int _isatty(int file)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
	return 1;
 8002db6:	2301      	movs	r3, #1
}
 8002db8:	4618      	mov	r0, r3
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
	return 0;
 8002dd0:	2300      	movs	r3, #0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3714      	adds	r7, #20
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
	...

08002de0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002de8:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <_sbrk+0x5c>)
 8002dea:	4b15      	ldr	r3, [pc, #84]	; (8002e40 <_sbrk+0x60>)
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002df4:	4b13      	ldr	r3, [pc, #76]	; (8002e44 <_sbrk+0x64>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d102      	bne.n	8002e02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dfc:	4b11      	ldr	r3, [pc, #68]	; (8002e44 <_sbrk+0x64>)
 8002dfe:	4a12      	ldr	r2, [pc, #72]	; (8002e48 <_sbrk+0x68>)
 8002e00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e02:	4b10      	ldr	r3, [pc, #64]	; (8002e44 <_sbrk+0x64>)
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4413      	add	r3, r2
 8002e0a:	693a      	ldr	r2, [r7, #16]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d207      	bcs.n	8002e20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e10:	f002 fd0c 	bl	800582c <__errno>
 8002e14:	4603      	mov	r3, r0
 8002e16:	220c      	movs	r2, #12
 8002e18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002e1e:	e009      	b.n	8002e34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e20:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <_sbrk+0x64>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e26:	4b07      	ldr	r3, [pc, #28]	; (8002e44 <_sbrk+0x64>)
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4413      	add	r3, r2
 8002e2e:	4a05      	ldr	r2, [pc, #20]	; (8002e44 <_sbrk+0x64>)
 8002e30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e32:	68fb      	ldr	r3, [r7, #12]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3718      	adds	r7, #24
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20020000 	.word	0x20020000
 8002e40:	00000400 	.word	0x00000400
 8002e44:	20000224 	.word	0x20000224
 8002e48:	200002e0 	.word	0x200002e0

08002e4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e50:	4b06      	ldr	r3, [pc, #24]	; (8002e6c <SystemInit+0x20>)
 8002e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e56:	4a05      	ldr	r2, [pc, #20]	; (8002e6c <SystemInit+0x20>)
 8002e58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	e000ed00 	.word	0xe000ed00

08002e70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ea8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e74:	480d      	ldr	r0, [pc, #52]	; (8002eac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e76:	490e      	ldr	r1, [pc, #56]	; (8002eb0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e78:	4a0e      	ldr	r2, [pc, #56]	; (8002eb4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e7c:	e002      	b.n	8002e84 <LoopCopyDataInit>

08002e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e82:	3304      	adds	r3, #4

08002e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e88:	d3f9      	bcc.n	8002e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e8a:	4a0b      	ldr	r2, [pc, #44]	; (8002eb8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e8c:	4c0b      	ldr	r4, [pc, #44]	; (8002ebc <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e90:	e001      	b.n	8002e96 <LoopFillZerobss>

08002e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e94:	3204      	adds	r2, #4

08002e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e98:	d3fb      	bcc.n	8002e92 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e9a:	f7ff ffd7 	bl	8002e4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e9e:	f002 fccb 	bl	8005838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ea2:	f7fe f86d 	bl	8000f80 <main>
  bx  lr    
 8002ea6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ea8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002eac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002eb0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002eb4:	0800a238 	.word	0x0800a238
  ldr r2, =_sbss
 8002eb8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002ebc:	200002dc 	.word	0x200002dc

08002ec0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ec0:	e7fe      	b.n	8002ec0 <ADC_IRQHandler>
	...

08002ec4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ec8:	4b0e      	ldr	r3, [pc, #56]	; (8002f04 <HAL_Init+0x40>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a0d      	ldr	r2, [pc, #52]	; (8002f04 <HAL_Init+0x40>)
 8002ece:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ed2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ed4:	4b0b      	ldr	r3, [pc, #44]	; (8002f04 <HAL_Init+0x40>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a0a      	ldr	r2, [pc, #40]	; (8002f04 <HAL_Init+0x40>)
 8002eda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ede:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ee0:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <HAL_Init+0x40>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a07      	ldr	r2, [pc, #28]	; (8002f04 <HAL_Init+0x40>)
 8002ee6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002eec:	2003      	movs	r0, #3
 8002eee:	f000 f931 	bl	8003154 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ef2:	2000      	movs	r0, #0
 8002ef4:	f000 f808 	bl	8002f08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ef8:	f7ff fe00 	bl	8002afc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023c00 	.word	0x40023c00

08002f08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b082      	sub	sp, #8
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f10:	4b12      	ldr	r3, [pc, #72]	; (8002f5c <HAL_InitTick+0x54>)
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	4b12      	ldr	r3, [pc, #72]	; (8002f60 <HAL_InitTick+0x58>)
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 f93b 	bl	80031a2 <HAL_SYSTICK_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e00e      	b.n	8002f54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2b0f      	cmp	r3, #15
 8002f3a:	d80a      	bhi.n	8002f52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	6879      	ldr	r1, [r7, #4]
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f44:	f000 f911 	bl	800316a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f48:	4a06      	ldr	r2, [pc, #24]	; (8002f64 <HAL_InitTick+0x5c>)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	e000      	b.n	8002f54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3708      	adds	r7, #8
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	20000008 	.word	0x20000008
 8002f60:	20000010 	.word	0x20000010
 8002f64:	2000000c 	.word	0x2000000c

08002f68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f6c:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <HAL_IncTick+0x20>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	461a      	mov	r2, r3
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <HAL_IncTick+0x24>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4413      	add	r3, r2
 8002f78:	4a04      	ldr	r2, [pc, #16]	; (8002f8c <HAL_IncTick+0x24>)
 8002f7a:	6013      	str	r3, [r2, #0]
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr
 8002f86:	bf00      	nop
 8002f88:	20000010 	.word	0x20000010
 8002f8c:	200002c8 	.word	0x200002c8

08002f90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  return uwTick;
 8002f94:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <HAL_GetTick+0x14>)
 8002f96:	681b      	ldr	r3, [r3, #0]
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	200002c8 	.word	0x200002c8

08002fa8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fb0:	f7ff ffee 	bl	8002f90 <HAL_GetTick>
 8002fb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fc0:	d005      	beq.n	8002fce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fc2:	4b0a      	ldr	r3, [pc, #40]	; (8002fec <HAL_Delay+0x44>)
 8002fc4:	781b      	ldrb	r3, [r3, #0]
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	4413      	add	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fce:	bf00      	nop
 8002fd0:	f7ff ffde 	bl	8002f90 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d8f7      	bhi.n	8002fd0 <HAL_Delay+0x28>
  {
  }
}
 8002fe0:	bf00      	nop
 8002fe2:	bf00      	nop
 8002fe4:	3710      	adds	r7, #16
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000010 	.word	0x20000010

08002ff0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b085      	sub	sp, #20
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f003 0307 	and.w	r3, r3, #7
 8002ffe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003000:	4b0c      	ldr	r3, [pc, #48]	; (8003034 <__NVIC_SetPriorityGrouping+0x44>)
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003006:	68ba      	ldr	r2, [r7, #8]
 8003008:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800300c:	4013      	ands	r3, r2
 800300e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003018:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800301c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003020:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003022:	4a04      	ldr	r2, [pc, #16]	; (8003034 <__NVIC_SetPriorityGrouping+0x44>)
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	60d3      	str	r3, [r2, #12]
}
 8003028:	bf00      	nop
 800302a:	3714      	adds	r7, #20
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800303c:	4b04      	ldr	r3, [pc, #16]	; (8003050 <__NVIC_GetPriorityGrouping+0x18>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	0a1b      	lsrs	r3, r3, #8
 8003042:	f003 0307 	and.w	r3, r3, #7
}
 8003046:	4618      	mov	r0, r3
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	4603      	mov	r3, r0
 800305c:	6039      	str	r1, [r7, #0]
 800305e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003064:	2b00      	cmp	r3, #0
 8003066:	db0a      	blt.n	800307e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	b2da      	uxtb	r2, r3
 800306c:	490c      	ldr	r1, [pc, #48]	; (80030a0 <__NVIC_SetPriority+0x4c>)
 800306e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003072:	0112      	lsls	r2, r2, #4
 8003074:	b2d2      	uxtb	r2, r2
 8003076:	440b      	add	r3, r1
 8003078:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800307c:	e00a      	b.n	8003094 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	b2da      	uxtb	r2, r3
 8003082:	4908      	ldr	r1, [pc, #32]	; (80030a4 <__NVIC_SetPriority+0x50>)
 8003084:	79fb      	ldrb	r3, [r7, #7]
 8003086:	f003 030f 	and.w	r3, r3, #15
 800308a:	3b04      	subs	r3, #4
 800308c:	0112      	lsls	r2, r2, #4
 800308e:	b2d2      	uxtb	r2, r2
 8003090:	440b      	add	r3, r1
 8003092:	761a      	strb	r2, [r3, #24]
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr
 80030a0:	e000e100 	.word	0xe000e100
 80030a4:	e000ed00 	.word	0xe000ed00

080030a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b089      	sub	sp, #36	; 0x24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f003 0307 	and.w	r3, r3, #7
 80030ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	f1c3 0307 	rsb	r3, r3, #7
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	bf28      	it	cs
 80030c6:	2304      	movcs	r3, #4
 80030c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	3304      	adds	r3, #4
 80030ce:	2b06      	cmp	r3, #6
 80030d0:	d902      	bls.n	80030d8 <NVIC_EncodePriority+0x30>
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	3b03      	subs	r3, #3
 80030d6:	e000      	b.n	80030da <NVIC_EncodePriority+0x32>
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	43da      	mvns	r2, r3
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	401a      	ands	r2, r3
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	fa01 f303 	lsl.w	r3, r1, r3
 80030fa:	43d9      	mvns	r1, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003100:	4313      	orrs	r3, r2
         );
}
 8003102:	4618      	mov	r0, r3
 8003104:	3724      	adds	r7, #36	; 0x24
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
	...

08003110 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	3b01      	subs	r3, #1
 800311c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003120:	d301      	bcc.n	8003126 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003122:	2301      	movs	r3, #1
 8003124:	e00f      	b.n	8003146 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003126:	4a0a      	ldr	r2, [pc, #40]	; (8003150 <SysTick_Config+0x40>)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	3b01      	subs	r3, #1
 800312c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800312e:	210f      	movs	r1, #15
 8003130:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003134:	f7ff ff8e 	bl	8003054 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003138:	4b05      	ldr	r3, [pc, #20]	; (8003150 <SysTick_Config+0x40>)
 800313a:	2200      	movs	r2, #0
 800313c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800313e:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SysTick_Config+0x40>)
 8003140:	2207      	movs	r2, #7
 8003142:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	e000e010 	.word	0xe000e010

08003154 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ff47 	bl	8002ff0 <__NVIC_SetPriorityGrouping>
}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800316a:	b580      	push	{r7, lr}
 800316c:	b086      	sub	sp, #24
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	60b9      	str	r1, [r7, #8]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800317c:	f7ff ff5c 	bl	8003038 <__NVIC_GetPriorityGrouping>
 8003180:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	68b9      	ldr	r1, [r7, #8]
 8003186:	6978      	ldr	r0, [r7, #20]
 8003188:	f7ff ff8e 	bl	80030a8 <NVIC_EncodePriority>
 800318c:	4602      	mov	r2, r0
 800318e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003192:	4611      	mov	r1, r2
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff5d 	bl	8003054 <__NVIC_SetPriority>
}
 800319a:	bf00      	nop
 800319c:	3718      	adds	r7, #24
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b082      	sub	sp, #8
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff ffb0 	bl	8003110 <SysTick_Config>
 80031b0:	4603      	mov	r3, r0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031bc:	b480      	push	{r7}
 80031be:	b089      	sub	sp, #36	; 0x24
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80031ca:	2300      	movs	r3, #0
 80031cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80031ce:	2300      	movs	r3, #0
 80031d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	e165      	b.n	80034a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80031d8:	2201      	movs	r2, #1
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	697a      	ldr	r2, [r7, #20]
 80031e8:	4013      	ands	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	f040 8154 	bne.w	800349e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d005      	beq.n	800320e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800320a:	2b02      	cmp	r3, #2
 800320c:	d130      	bne.n	8003270 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	2203      	movs	r2, #3
 800321a:	fa02 f303 	lsl.w	r3, r2, r3
 800321e:	43db      	mvns	r3, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4013      	ands	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	68da      	ldr	r2, [r3, #12]
 800322a:	69fb      	ldr	r3, [r7, #28]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	69ba      	ldr	r2, [r7, #24]
 800323c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003244:	2201      	movs	r2, #1
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	43db      	mvns	r3, r3
 800324e:	69ba      	ldr	r2, [r7, #24]
 8003250:	4013      	ands	r3, r2
 8003252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	091b      	lsrs	r3, r3, #4
 800325a:	f003 0201 	and.w	r2, r3, #1
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	fa02 f303 	lsl.w	r3, r2, r3
 8003264:	69ba      	ldr	r2, [r7, #24]
 8003266:	4313      	orrs	r3, r2
 8003268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	69ba      	ldr	r2, [r7, #24]
 800326e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	2b03      	cmp	r3, #3
 800327a:	d017      	beq.n	80032ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	2203      	movs	r2, #3
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	43db      	mvns	r3, r3
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	4013      	ands	r3, r2
 8003292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689a      	ldr	r2, [r3, #8]
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	69ba      	ldr	r2, [r7, #24]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	f003 0303 	and.w	r3, r3, #3
 80032b4:	2b02      	cmp	r3, #2
 80032b6:	d123      	bne.n	8003300 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032b8:	69fb      	ldr	r3, [r7, #28]
 80032ba:	08da      	lsrs	r2, r3, #3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3208      	adds	r2, #8
 80032c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	f003 0307 	and.w	r3, r3, #7
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	220f      	movs	r2, #15
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	43db      	mvns	r3, r3
 80032d6:	69ba      	ldr	r2, [r7, #24]
 80032d8:	4013      	ands	r3, r2
 80032da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	69fb      	ldr	r3, [r7, #28]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	69ba      	ldr	r2, [r7, #24]
 80032ee:	4313      	orrs	r3, r2
 80032f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	08da      	lsrs	r2, r3, #3
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	3208      	adds	r2, #8
 80032fa:	69b9      	ldr	r1, [r7, #24]
 80032fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	2203      	movs	r2, #3
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	69ba      	ldr	r2, [r7, #24]
 8003314:	4013      	ands	r3, r2
 8003316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 0203 	and.w	r2, r3, #3
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	69ba      	ldr	r2, [r7, #24]
 800332a:	4313      	orrs	r3, r2
 800332c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	69ba      	ldr	r2, [r7, #24]
 8003332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800333c:	2b00      	cmp	r3, #0
 800333e:	f000 80ae 	beq.w	800349e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
 8003346:	4b5d      	ldr	r3, [pc, #372]	; (80034bc <HAL_GPIO_Init+0x300>)
 8003348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800334a:	4a5c      	ldr	r2, [pc, #368]	; (80034bc <HAL_GPIO_Init+0x300>)
 800334c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003350:	6453      	str	r3, [r2, #68]	; 0x44
 8003352:	4b5a      	ldr	r3, [pc, #360]	; (80034bc <HAL_GPIO_Init+0x300>)
 8003354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003356:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800335a:	60fb      	str	r3, [r7, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800335e:	4a58      	ldr	r2, [pc, #352]	; (80034c0 <HAL_GPIO_Init+0x304>)
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	089b      	lsrs	r3, r3, #2
 8003364:	3302      	adds	r3, #2
 8003366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800336a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800336c:	69fb      	ldr	r3, [r7, #28]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	220f      	movs	r2, #15
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4013      	ands	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a4f      	ldr	r2, [pc, #316]	; (80034c4 <HAL_GPIO_Init+0x308>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d025      	beq.n	80033d6 <HAL_GPIO_Init+0x21a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a4e      	ldr	r2, [pc, #312]	; (80034c8 <HAL_GPIO_Init+0x30c>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d01f      	beq.n	80033d2 <HAL_GPIO_Init+0x216>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a4d      	ldr	r2, [pc, #308]	; (80034cc <HAL_GPIO_Init+0x310>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d019      	beq.n	80033ce <HAL_GPIO_Init+0x212>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a4c      	ldr	r2, [pc, #304]	; (80034d0 <HAL_GPIO_Init+0x314>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_GPIO_Init+0x20e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a4b      	ldr	r2, [pc, #300]	; (80034d4 <HAL_GPIO_Init+0x318>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00d      	beq.n	80033c6 <HAL_GPIO_Init+0x20a>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a4a      	ldr	r2, [pc, #296]	; (80034d8 <HAL_GPIO_Init+0x31c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d007      	beq.n	80033c2 <HAL_GPIO_Init+0x206>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a49      	ldr	r2, [pc, #292]	; (80034dc <HAL_GPIO_Init+0x320>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d101      	bne.n	80033be <HAL_GPIO_Init+0x202>
 80033ba:	2306      	movs	r3, #6
 80033bc:	e00c      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033be:	2307      	movs	r3, #7
 80033c0:	e00a      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033c2:	2305      	movs	r3, #5
 80033c4:	e008      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033c6:	2304      	movs	r3, #4
 80033c8:	e006      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033ca:	2303      	movs	r3, #3
 80033cc:	e004      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033ce:	2302      	movs	r3, #2
 80033d0:	e002      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033d2:	2301      	movs	r3, #1
 80033d4:	e000      	b.n	80033d8 <HAL_GPIO_Init+0x21c>
 80033d6:	2300      	movs	r3, #0
 80033d8:	69fa      	ldr	r2, [r7, #28]
 80033da:	f002 0203 	and.w	r2, r2, #3
 80033de:	0092      	lsls	r2, r2, #2
 80033e0:	4093      	lsls	r3, r2
 80033e2:	69ba      	ldr	r2, [r7, #24]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033e8:	4935      	ldr	r1, [pc, #212]	; (80034c0 <HAL_GPIO_Init+0x304>)
 80033ea:	69fb      	ldr	r3, [r7, #28]
 80033ec:	089b      	lsrs	r3, r3, #2
 80033ee:	3302      	adds	r3, #2
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033f6:	4b3a      	ldr	r3, [pc, #232]	; (80034e0 <HAL_GPIO_Init+0x324>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	43db      	mvns	r3, r3
 8003400:	69ba      	ldr	r2, [r7, #24]
 8003402:	4013      	ands	r3, r2
 8003404:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	4313      	orrs	r3, r2
 8003418:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800341a:	4a31      	ldr	r2, [pc, #196]	; (80034e0 <HAL_GPIO_Init+0x324>)
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003420:	4b2f      	ldr	r3, [pc, #188]	; (80034e0 <HAL_GPIO_Init+0x324>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	43db      	mvns	r3, r3
 800342a:	69ba      	ldr	r2, [r7, #24]
 800342c:	4013      	ands	r3, r2
 800342e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003438:	2b00      	cmp	r3, #0
 800343a:	d003      	beq.n	8003444 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	693b      	ldr	r3, [r7, #16]
 8003440:	4313      	orrs	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003444:	4a26      	ldr	r2, [pc, #152]	; (80034e0 <HAL_GPIO_Init+0x324>)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800344a:	4b25      	ldr	r3, [pc, #148]	; (80034e0 <HAL_GPIO_Init+0x324>)
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	43db      	mvns	r3, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4013      	ands	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d003      	beq.n	800346e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003466:	69ba      	ldr	r2, [r7, #24]
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800346e:	4a1c      	ldr	r2, [pc, #112]	; (80034e0 <HAL_GPIO_Init+0x324>)
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003474:	4b1a      	ldr	r3, [pc, #104]	; (80034e0 <HAL_GPIO_Init+0x324>)
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	43db      	mvns	r3, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4013      	ands	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d003      	beq.n	8003498 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	4313      	orrs	r3, r2
 8003496:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003498:	4a11      	ldr	r2, [pc, #68]	; (80034e0 <HAL_GPIO_Init+0x324>)
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800349e:	69fb      	ldr	r3, [r7, #28]
 80034a0:	3301      	adds	r3, #1
 80034a2:	61fb      	str	r3, [r7, #28]
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	2b0f      	cmp	r3, #15
 80034a8:	f67f ae96 	bls.w	80031d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	3724      	adds	r7, #36	; 0x24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	40023800 	.word	0x40023800
 80034c0:	40013800 	.word	0x40013800
 80034c4:	40020000 	.word	0x40020000
 80034c8:	40020400 	.word	0x40020400
 80034cc:	40020800 	.word	0x40020800
 80034d0:	40020c00 	.word	0x40020c00
 80034d4:	40021000 	.word	0x40021000
 80034d8:	40021400 	.word	0x40021400
 80034dc:	40021800 	.word	0x40021800
 80034e0:	40013c00 	.word	0x40013c00

080034e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80034e4:	b480      	push	{r7}
 80034e6:	b085      	sub	sp, #20
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
 80034ec:	460b      	mov	r3, r1
 80034ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691a      	ldr	r2, [r3, #16]
 80034f4:	887b      	ldrh	r3, [r7, #2]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
 8003500:	e001      	b.n	8003506 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003502:	2300      	movs	r3, #0
 8003504:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003506:	7bfb      	ldrb	r3, [r7, #15]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	807b      	strh	r3, [r7, #2]
 8003520:	4613      	mov	r3, r2
 8003522:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003524:	787b      	ldrb	r3, [r7, #1]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800352a:	887a      	ldrh	r2, [r7, #2]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003530:	e003      	b.n	800353a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003532:	887b      	ldrh	r3, [r7, #2]
 8003534:	041a      	lsls	r2, r3, #16
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	619a      	str	r2, [r3, #24]
}
 800353a:	bf00      	nop
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
	...

08003548 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d101      	bne.n	800355a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e12b      	b.n	80037b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003560:	b2db      	uxtb	r3, r3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d106      	bne.n	8003574 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f7ff faec 	bl	8002b4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2224      	movs	r2, #36	; 0x24
 8003578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681a      	ldr	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f022 0201 	bic.w	r2, r2, #1
 800358a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800359a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035ac:	f001 f9ac 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
 80035b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	4a81      	ldr	r2, [pc, #516]	; (80037bc <HAL_I2C_Init+0x274>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d807      	bhi.n	80035cc <HAL_I2C_Init+0x84>
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	4a80      	ldr	r2, [pc, #512]	; (80037c0 <HAL_I2C_Init+0x278>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	bf94      	ite	ls
 80035c4:	2301      	movls	r3, #1
 80035c6:	2300      	movhi	r3, #0
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	e006      	b.n	80035da <HAL_I2C_Init+0x92>
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4a7d      	ldr	r2, [pc, #500]	; (80037c4 <HAL_I2C_Init+0x27c>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	bf94      	ite	ls
 80035d4:	2301      	movls	r3, #1
 80035d6:	2300      	movhi	r3, #0
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d001      	beq.n	80035e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e0e7      	b.n	80037b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	4a78      	ldr	r2, [pc, #480]	; (80037c8 <HAL_I2C_Init+0x280>)
 80035e6:	fba2 2303 	umull	r2, r3, r2, r3
 80035ea:	0c9b      	lsrs	r3, r3, #18
 80035ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	68ba      	ldr	r2, [r7, #8]
 80035fe:	430a      	orrs	r2, r1
 8003600:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	6a1b      	ldr	r3, [r3, #32]
 8003608:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	4a6a      	ldr	r2, [pc, #424]	; (80037bc <HAL_I2C_Init+0x274>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d802      	bhi.n	800361c <HAL_I2C_Init+0xd4>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	3301      	adds	r3, #1
 800361a:	e009      	b.n	8003630 <HAL_I2C_Init+0xe8>
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003622:	fb02 f303 	mul.w	r3, r2, r3
 8003626:	4a69      	ldr	r2, [pc, #420]	; (80037cc <HAL_I2C_Init+0x284>)
 8003628:	fba2 2303 	umull	r2, r3, r2, r3
 800362c:	099b      	lsrs	r3, r3, #6
 800362e:	3301      	adds	r3, #1
 8003630:	687a      	ldr	r2, [r7, #4]
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	430b      	orrs	r3, r1
 8003636:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003642:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	495c      	ldr	r1, [pc, #368]	; (80037bc <HAL_I2C_Init+0x274>)
 800364c:	428b      	cmp	r3, r1
 800364e:	d819      	bhi.n	8003684 <HAL_I2C_Init+0x13c>
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	1e59      	subs	r1, r3, #1
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	005b      	lsls	r3, r3, #1
 800365a:	fbb1 f3f3 	udiv	r3, r1, r3
 800365e:	1c59      	adds	r1, r3, #1
 8003660:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003664:	400b      	ands	r3, r1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00a      	beq.n	8003680 <HAL_I2C_Init+0x138>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1e59      	subs	r1, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	005b      	lsls	r3, r3, #1
 8003674:	fbb1 f3f3 	udiv	r3, r1, r3
 8003678:	3301      	adds	r3, #1
 800367a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800367e:	e051      	b.n	8003724 <HAL_I2C_Init+0x1dc>
 8003680:	2304      	movs	r3, #4
 8003682:	e04f      	b.n	8003724 <HAL_I2C_Init+0x1dc>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d111      	bne.n	80036b0 <HAL_I2C_Init+0x168>
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	1e58      	subs	r0, r3, #1
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6859      	ldr	r1, [r3, #4]
 8003694:	460b      	mov	r3, r1
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	440b      	add	r3, r1
 800369a:	fbb0 f3f3 	udiv	r3, r0, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	bf0c      	ite	eq
 80036a8:	2301      	moveq	r3, #1
 80036aa:	2300      	movne	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	e012      	b.n	80036d6 <HAL_I2C_Init+0x18e>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	1e58      	subs	r0, r3, #1
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6859      	ldr	r1, [r3, #4]
 80036b8:	460b      	mov	r3, r1
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	440b      	add	r3, r1
 80036be:	0099      	lsls	r1, r3, #2
 80036c0:	440b      	add	r3, r1
 80036c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036c6:	3301      	adds	r3, #1
 80036c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	bf0c      	ite	eq
 80036d0:	2301      	moveq	r3, #1
 80036d2:	2300      	movne	r3, #0
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_I2C_Init+0x196>
 80036da:	2301      	movs	r3, #1
 80036dc:	e022      	b.n	8003724 <HAL_I2C_Init+0x1dc>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10e      	bne.n	8003704 <HAL_I2C_Init+0x1bc>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	1e58      	subs	r0, r3, #1
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6859      	ldr	r1, [r3, #4]
 80036ee:	460b      	mov	r3, r1
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	440b      	add	r3, r1
 80036f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80036f8:	3301      	adds	r3, #1
 80036fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003702:	e00f      	b.n	8003724 <HAL_I2C_Init+0x1dc>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1e58      	subs	r0, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	440b      	add	r3, r1
 8003712:	0099      	lsls	r1, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	fbb0 f3f3 	udiv	r3, r0, r3
 800371a:	3301      	adds	r3, #1
 800371c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003720:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	6809      	ldr	r1, [r1, #0]
 8003728:	4313      	orrs	r3, r2
 800372a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69da      	ldr	r2, [r3, #28]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	431a      	orrs	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	430a      	orrs	r2, r1
 8003746:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003752:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	6911      	ldr	r1, [r2, #16]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	68d2      	ldr	r2, [r2, #12]
 800375e:	4311      	orrs	r1, r2
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6812      	ldr	r2, [r2, #0]
 8003764:	430b      	orrs	r3, r1
 8003766:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	695a      	ldr	r2, [r3, #20]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	699b      	ldr	r3, [r3, #24]
 800377a:	431a      	orrs	r2, r3
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	430a      	orrs	r2, r1
 8003782:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f042 0201 	orr.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	000186a0 	.word	0x000186a0
 80037c0:	001e847f 	.word	0x001e847f
 80037c4:	003d08ff 	.word	0x003d08ff
 80037c8:	431bde83 	.word	0x431bde83
 80037cc:	10624dd3 	.word	0x10624dd3

080037d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af02      	add	r7, sp, #8
 80037d6:	60f8      	str	r0, [r7, #12]
 80037d8:	4608      	mov	r0, r1
 80037da:	4611      	mov	r1, r2
 80037dc:	461a      	mov	r2, r3
 80037de:	4603      	mov	r3, r0
 80037e0:	817b      	strh	r3, [r7, #10]
 80037e2:	460b      	mov	r3, r1
 80037e4:	813b      	strh	r3, [r7, #8]
 80037e6:	4613      	mov	r3, r2
 80037e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037ea:	f7ff fbd1 	bl	8002f90 <HAL_GetTick>
 80037ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b20      	cmp	r3, #32
 80037fa:	f040 80d9 	bne.w	80039b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	2319      	movs	r3, #25
 8003804:	2201      	movs	r2, #1
 8003806:	496d      	ldr	r1, [pc, #436]	; (80039bc <HAL_I2C_Mem_Write+0x1ec>)
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f000 fdad 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 800380e:	4603      	mov	r3, r0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d001      	beq.n	8003818 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003814:	2302      	movs	r3, #2
 8003816:	e0cc      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800381e:	2b01      	cmp	r3, #1
 8003820:	d101      	bne.n	8003826 <HAL_I2C_Mem_Write+0x56>
 8003822:	2302      	movs	r3, #2
 8003824:	e0c5      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0301 	and.w	r3, r3, #1
 8003838:	2b01      	cmp	r3, #1
 800383a:	d007      	beq.n	800384c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f042 0201 	orr.w	r2, r2, #1
 800384a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800385a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2221      	movs	r2, #33	; 0x21
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2240      	movs	r2, #64	; 0x40
 8003868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a3a      	ldr	r2, [r7, #32]
 8003876:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800387c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003882:	b29a      	uxth	r2, r3
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	4a4d      	ldr	r2, [pc, #308]	; (80039c0 <HAL_I2C_Mem_Write+0x1f0>)
 800388c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800388e:	88f8      	ldrh	r0, [r7, #6]
 8003890:	893a      	ldrh	r2, [r7, #8]
 8003892:	8979      	ldrh	r1, [r7, #10]
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	9301      	str	r3, [sp, #4]
 8003898:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	4603      	mov	r3, r0
 800389e:	68f8      	ldr	r0, [r7, #12]
 80038a0:	f000 fbe4 	bl	800406c <I2C_RequestMemoryWrite>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d052      	beq.n	8003950 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e081      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038b2:	68f8      	ldr	r0, [r7, #12]
 80038b4:	f000 fe2e 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d00d      	beq.n	80038da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d107      	bne.n	80038d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e06b      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038de:	781a      	ldrb	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ea:	1c5a      	adds	r2, r3, #1
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f4:	3b01      	subs	r3, #1
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003900:	b29b      	uxth	r3, r3
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b04      	cmp	r3, #4
 8003916:	d11b      	bne.n	8003950 <HAL_I2C_Mem_Write+0x180>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391c:	2b00      	cmp	r3, #0
 800391e:	d017      	beq.n	8003950 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003924:	781a      	ldrb	r2, [r3, #0]
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	1c5a      	adds	r2, r3, #1
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800393a:	3b01      	subs	r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003946:	b29b      	uxth	r3, r3
 8003948:	3b01      	subs	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1aa      	bne.n	80038ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003958:	697a      	ldr	r2, [r7, #20]
 800395a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f000 fe1a 	bl	8004596 <I2C_WaitOnBTFFlagUntilTimeout>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00d      	beq.n	8003984 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396c:	2b04      	cmp	r3, #4
 800396e:	d107      	bne.n	8003980 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e016      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003992:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039ac:	2300      	movs	r3, #0
 80039ae:	e000      	b.n	80039b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80039b0:	2302      	movs	r3, #2
  }
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3718      	adds	r7, #24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	00100002 	.word	0x00100002
 80039c0:	ffff0000 	.word	0xffff0000

080039c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08c      	sub	sp, #48	; 0x30
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	4608      	mov	r0, r1
 80039ce:	4611      	mov	r1, r2
 80039d0:	461a      	mov	r2, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	817b      	strh	r3, [r7, #10]
 80039d6:	460b      	mov	r3, r1
 80039d8:	813b      	strh	r3, [r7, #8]
 80039da:	4613      	mov	r3, r2
 80039dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039de:	f7ff fad7 	bl	8002f90 <HAL_GetTick>
 80039e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b20      	cmp	r3, #32
 80039ee:	f040 8208 	bne.w	8003e02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	9300      	str	r3, [sp, #0]
 80039f6:	2319      	movs	r3, #25
 80039f8:	2201      	movs	r2, #1
 80039fa:	497b      	ldr	r1, [pc, #492]	; (8003be8 <HAL_I2C_Mem_Read+0x224>)
 80039fc:	68f8      	ldr	r0, [r7, #12]
 80039fe:	f000 fcb3 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
 8003a0a:	e1fb      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_I2C_Mem_Read+0x56>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e1f4      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f003 0301 	and.w	r3, r3, #1
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d007      	beq.n	8003a40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f042 0201 	orr.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2222      	movs	r2, #34	; 0x22
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2240      	movs	r2, #64	; 0x40
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a76:	b29a      	uxth	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4a5b      	ldr	r2, [pc, #364]	; (8003bec <HAL_I2C_Mem_Read+0x228>)
 8003a80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a82:	88f8      	ldrh	r0, [r7, #6]
 8003a84:	893a      	ldrh	r2, [r7, #8]
 8003a86:	8979      	ldrh	r1, [r7, #10]
 8003a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	4603      	mov	r3, r0
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 fb80 	bl	8004198 <I2C_RequestMemoryRead>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e1b0      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d113      	bne.n	8003ad2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aaa:	2300      	movs	r3, #0
 8003aac:	623b      	str	r3, [r7, #32]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	695b      	ldr	r3, [r3, #20]
 8003ab4:	623b      	str	r3, [r7, #32]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	623b      	str	r3, [r7, #32]
 8003abe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	e184      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d11b      	bne.n	8003b12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ae8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aea:	2300      	movs	r3, #0
 8003aec:	61fb      	str	r3, [r7, #28]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	61fb      	str	r3, [r7, #28]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	61fb      	str	r3, [r7, #28]
 8003afe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	e164      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d11b      	bne.n	8003b52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	61bb      	str	r3, [r7, #24]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695b      	ldr	r3, [r3, #20]
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	699b      	ldr	r3, [r3, #24]
 8003b4c:	61bb      	str	r3, [r7, #24]
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	e144      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b52:	2300      	movs	r3, #0
 8003b54:	617b      	str	r3, [r7, #20]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b68:	e138      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b6e:	2b03      	cmp	r3, #3
 8003b70:	f200 80f1 	bhi.w	8003d56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b78:	2b01      	cmp	r3, #1
 8003b7a:	d123      	bne.n	8003bc4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 fd49 	bl	8004618 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b86:	4603      	mov	r3, r0
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d001      	beq.n	8003b90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e139      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	691a      	ldr	r2, [r3, #16]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9a:	b2d2      	uxtb	r2, r2
 8003b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	1c5a      	adds	r2, r3, #1
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bac:	3b01      	subs	r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	b29a      	uxth	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bc2:	e10b      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bc8:	2b02      	cmp	r3, #2
 8003bca:	d14e      	bne.n	8003c6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	4906      	ldr	r1, [pc, #24]	; (8003bf0 <HAL_I2C_Mem_Read+0x22c>)
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fbc6 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d008      	beq.n	8003bf4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e10e      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
 8003be6:	bf00      	nop
 8003be8:	00100002 	.word	0x00100002
 8003bec:	ffff0000 	.word	0xffff0000
 8003bf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691a      	ldr	r2, [r3, #16]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c0e:	b2d2      	uxtb	r2, r2
 8003c10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c16:	1c5a      	adds	r2, r3, #1
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691a      	ldr	r2, [r3, #16]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c40:	b2d2      	uxtb	r2, r2
 8003c42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c48:	1c5a      	adds	r2, r3, #1
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c52:	3b01      	subs	r3, #1
 8003c54:	b29a      	uxth	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c5e:	b29b      	uxth	r3, r3
 8003c60:	3b01      	subs	r3, #1
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c68:	e0b8      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c70:	2200      	movs	r2, #0
 8003c72:	4966      	ldr	r1, [pc, #408]	; (8003e0c <HAL_I2C_Mem_Read+0x448>)
 8003c74:	68f8      	ldr	r0, [r7, #12]
 8003c76:	f000 fb77 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e0bf      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691a      	ldr	r2, [r3, #16]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca6:	1c5a      	adds	r2, r3, #1
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ccc:	2200      	movs	r2, #0
 8003cce:	494f      	ldr	r1, [pc, #316]	; (8003e0c <HAL_I2C_Mem_Read+0x448>)
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 fb49 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e091      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	691a      	ldr	r2, [r3, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cfa:	b2d2      	uxtb	r2, r2
 8003cfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d02:	1c5a      	adds	r2, r3, #1
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	b29a      	uxth	r2, r3
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	b29a      	uxth	r2, r3
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	691a      	ldr	r2, [r3, #16]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	b29a      	uxth	r2, r3
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	3b01      	subs	r3, #1
 8003d4e:	b29a      	uxth	r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d54:	e042      	b.n	8003ddc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f000 fc5c 	bl	8004618 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d001      	beq.n	8003d6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e04c      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	691a      	ldr	r2, [r3, #16]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d74:	b2d2      	uxtb	r2, r2
 8003d76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	3b01      	subs	r3, #1
 8003d96:	b29a      	uxth	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	695b      	ldr	r3, [r3, #20]
 8003da2:	f003 0304 	and.w	r3, r3, #4
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d118      	bne.n	8003ddc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	691a      	ldr	r2, [r3, #16]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	1c5a      	adds	r2, r3, #1
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	f47f aec2 	bne.w	8003b6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2200      	movs	r2, #0
 8003df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	e000      	b.n	8003e04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e02:	2302      	movs	r3, #2
  }
}
 8003e04:	4618      	mov	r0, r3
 8003e06:	3728      	adds	r7, #40	; 0x28
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	bd80      	pop	{r7, pc}
 8003e0c:	00010004 	.word	0x00010004

08003e10 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b08a      	sub	sp, #40	; 0x28
 8003e14:	af02      	add	r7, sp, #8
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	607a      	str	r2, [r7, #4]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e20:	f7ff f8b6 	bl	8002f90 <HAL_GetTick>
 8003e24:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003e26:	2301      	movs	r3, #1
 8003e28:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b20      	cmp	r3, #32
 8003e34:	f040 8111 	bne.w	800405a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	2319      	movs	r3, #25
 8003e3e:	2201      	movs	r2, #1
 8003e40:	4988      	ldr	r1, [pc, #544]	; (8004064 <HAL_I2C_IsDeviceReady+0x254>)
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f000 fa90 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	e104      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <HAL_I2C_IsDeviceReady+0x50>
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e0fd      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d007      	beq.n	8003e86 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f042 0201 	orr.w	r2, r2, #1
 8003e84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e94:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2224      	movs	r2, #36	; 0x24
 8003e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	4a70      	ldr	r2, [pc, #448]	; (8004068 <HAL_I2C_IsDeviceReady+0x258>)
 8003ea8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003eb8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fa4e 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00d      	beq.n	8003eee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ee0:	d103      	bne.n	8003eea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ee8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e0b6      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003eee:	897b      	ldrh	r3, [r7, #10]
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	461a      	mov	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003efc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003efe:	f7ff f847 	bl	8002f90 <HAL_GetTick>
 8003f02:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	bf0c      	ite	eq
 8003f12:	2301      	moveq	r3, #1
 8003f14:	2300      	movne	r3, #0
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f28:	bf0c      	ite	eq
 8003f2a:	2301      	moveq	r3, #1
 8003f2c:	2300      	movne	r3, #0
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f32:	e025      	b.n	8003f80 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f34:	f7ff f82c 	bl	8002f90 <HAL_GetTick>
 8003f38:	4602      	mov	r2, r0
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	1ad3      	subs	r3, r2, r3
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d302      	bcc.n	8003f4a <HAL_I2C_IsDeviceReady+0x13a>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d103      	bne.n	8003f52 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	22a0      	movs	r2, #160	; 0xa0
 8003f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	bf0c      	ite	eq
 8003f60:	2301      	moveq	r3, #1
 8003f62:	2300      	movne	r3, #0
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	695b      	ldr	r3, [r3, #20]
 8003f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2ba0      	cmp	r3, #160	; 0xa0
 8003f8a:	d005      	beq.n	8003f98 <HAL_I2C_IsDeviceReady+0x188>
 8003f8c:	7dfb      	ldrb	r3, [r7, #23]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d102      	bne.n	8003f98 <HAL_I2C_IsDeviceReady+0x188>
 8003f92:	7dbb      	ldrb	r3, [r7, #22]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d0cd      	beq.n	8003f34 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2220      	movs	r2, #32
 8003f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d129      	bne.n	8004002 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fbc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	613b      	str	r3, [r7, #16]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	695b      	ldr	r3, [r3, #20]
 8003fc8:	613b      	str	r3, [r7, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	2319      	movs	r3, #25
 8003fda:	2201      	movs	r2, #1
 8003fdc:	4921      	ldr	r1, [pc, #132]	; (8004064 <HAL_I2C_IsDeviceReady+0x254>)
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f000 f9c2 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e036      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2220      	movs	r2, #32
 8003ff2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	e02c      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004010:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800401a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	2319      	movs	r3, #25
 8004022:	2201      	movs	r2, #1
 8004024:	490f      	ldr	r1, [pc, #60]	; (8004064 <HAL_I2C_IsDeviceReady+0x254>)
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f99e 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	e012      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	3301      	adds	r3, #1
 800403a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	429a      	cmp	r2, r3
 8004042:	f4ff af32 	bcc.w	8003eaa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e000      	b.n	800405c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800405a:	2302      	movs	r3, #2
  }
}
 800405c:	4618      	mov	r0, r3
 800405e:	3720      	adds	r7, #32
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	00100002 	.word	0x00100002
 8004068:	ffff0000 	.word	0xffff0000

0800406c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b088      	sub	sp, #32
 8004070:	af02      	add	r7, sp, #8
 8004072:	60f8      	str	r0, [r7, #12]
 8004074:	4608      	mov	r0, r1
 8004076:	4611      	mov	r1, r2
 8004078:	461a      	mov	r2, r3
 800407a:	4603      	mov	r3, r0
 800407c:	817b      	strh	r3, [r7, #10]
 800407e:	460b      	mov	r3, r1
 8004080:	813b      	strh	r3, [r7, #8]
 8004082:	4613      	mov	r3, r2
 8004084:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004094:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	6a3b      	ldr	r3, [r7, #32]
 800409c:	2200      	movs	r2, #0
 800409e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f960 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00d      	beq.n	80040ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040bc:	d103      	bne.n	80040c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e05f      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ca:	897b      	ldrh	r3, [r7, #10]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040dc:	6a3a      	ldr	r2, [r7, #32]
 80040de:	492d      	ldr	r1, [pc, #180]	; (8004194 <I2C_RequestMemoryWrite+0x128>)
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f998 	bl	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e04c      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	617b      	str	r3, [r7, #20]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004108:	6a39      	ldr	r1, [r7, #32]
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fa02 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00d      	beq.n	8004132 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800411a:	2b04      	cmp	r3, #4
 800411c:	d107      	bne.n	800412e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800412c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e02b      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	2b01      	cmp	r3, #1
 8004136:	d105      	bne.n	8004144 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004138:	893b      	ldrh	r3, [r7, #8]
 800413a:	b2da      	uxtb	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	611a      	str	r2, [r3, #16]
 8004142:	e021      	b.n	8004188 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004144:	893b      	ldrh	r3, [r7, #8]
 8004146:	0a1b      	lsrs	r3, r3, #8
 8004148:	b29b      	uxth	r3, r3
 800414a:	b2da      	uxtb	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004152:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004154:	6a39      	ldr	r1, [r7, #32]
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f000 f9dc 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00d      	beq.n	800417e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	2b04      	cmp	r3, #4
 8004168:	d107      	bne.n	800417a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004178:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e005      	b.n	800418a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800417e:	893b      	ldrh	r3, [r7, #8]
 8004180:	b2da      	uxtb	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3718      	adds	r7, #24
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	00010002 	.word	0x00010002

08004198 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b088      	sub	sp, #32
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	4608      	mov	r0, r1
 80041a2:	4611      	mov	r1, r2
 80041a4:	461a      	mov	r2, r3
 80041a6:	4603      	mov	r3, r0
 80041a8:	817b      	strh	r3, [r7, #10]
 80041aa:	460b      	mov	r3, r1
 80041ac:	813b      	strh	r3, [r7, #8]
 80041ae:	4613      	mov	r3, r2
 80041b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80041c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80041d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80041d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	2200      	movs	r2, #0
 80041da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80041de:	68f8      	ldr	r0, [r7, #12]
 80041e0:	f000 f8c2 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00d      	beq.n	8004206 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041f8:	d103      	bne.n	8004202 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004200:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e0aa      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004206:	897b      	ldrh	r3, [r7, #10]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004214:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	6a3a      	ldr	r2, [r7, #32]
 800421a:	4952      	ldr	r1, [pc, #328]	; (8004364 <I2C_RequestMemoryRead+0x1cc>)
 800421c:	68f8      	ldr	r0, [r7, #12]
 800421e:	f000 f8fa 	bl	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004228:	2301      	movs	r3, #1
 800422a:	e097      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800422c:	2300      	movs	r3, #0
 800422e:	617b      	str	r3, [r7, #20]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	695b      	ldr	r3, [r3, #20]
 8004236:	617b      	str	r3, [r7, #20]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004244:	6a39      	ldr	r1, [r7, #32]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 f964 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00d      	beq.n	800426e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004256:	2b04      	cmp	r3, #4
 8004258:	d107      	bne.n	800426a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004268:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e076      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d105      	bne.n	8004280 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004274:	893b      	ldrh	r3, [r7, #8]
 8004276:	b2da      	uxtb	r2, r3
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	611a      	str	r2, [r3, #16]
 800427e:	e021      	b.n	80042c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004280:	893b      	ldrh	r3, [r7, #8]
 8004282:	0a1b      	lsrs	r3, r3, #8
 8004284:	b29b      	uxth	r3, r3
 8004286:	b2da      	uxtb	r2, r3
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800428e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004290:	6a39      	ldr	r1, [r7, #32]
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 f93e 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d00d      	beq.n	80042ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d107      	bne.n	80042b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e050      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80042ba:	893b      	ldrh	r3, [r7, #8]
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80042c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042c6:	6a39      	ldr	r1, [r7, #32]
 80042c8:	68f8      	ldr	r0, [r7, #12]
 80042ca:	f000 f923 	bl	8004514 <I2C_WaitOnTXEFlagUntilTimeout>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d00d      	beq.n	80042f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d107      	bne.n	80042ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e035      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004302:	9300      	str	r3, [sp, #0]
 8004304:	6a3b      	ldr	r3, [r7, #32]
 8004306:	2200      	movs	r2, #0
 8004308:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f82b 	bl	8004368 <I2C_WaitOnFlagUntilTimeout>
 8004312:	4603      	mov	r3, r0
 8004314:	2b00      	cmp	r3, #0
 8004316:	d00d      	beq.n	8004334 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004326:	d103      	bne.n	8004330 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800432e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e013      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004334:	897b      	ldrh	r3, [r7, #10]
 8004336:	b2db      	uxtb	r3, r3
 8004338:	f043 0301 	orr.w	r3, r3, #1
 800433c:	b2da      	uxtb	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004346:	6a3a      	ldr	r2, [r7, #32]
 8004348:	4906      	ldr	r1, [pc, #24]	; (8004364 <I2C_RequestMemoryRead+0x1cc>)
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 f863 	bl	8004416 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e000      	b.n	800435c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	3718      	adds	r7, #24
 8004360:	46bd      	mov	sp, r7
 8004362:	bd80      	pop	{r7, pc}
 8004364:	00010002 	.word	0x00010002

08004368 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	4613      	mov	r3, r2
 8004376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004378:	e025      	b.n	80043c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004380:	d021      	beq.n	80043c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004382:	f7fe fe05 	bl	8002f90 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	69bb      	ldr	r3, [r7, #24]
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d302      	bcc.n	8004398 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d116      	bne.n	80043c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2220      	movs	r2, #32
 80043a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	f043 0220 	orr.w	r2, r3, #32
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e023      	b.n	800440e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	0c1b      	lsrs	r3, r3, #16
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b01      	cmp	r3, #1
 80043ce:	d10d      	bne.n	80043ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	43da      	mvns	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4013      	ands	r3, r2
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	bf0c      	ite	eq
 80043e2:	2301      	moveq	r3, #1
 80043e4:	2300      	movne	r3, #0
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	e00c      	b.n	8004406 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	43da      	mvns	r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	4013      	ands	r3, r2
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	bf0c      	ite	eq
 80043fe:	2301      	moveq	r3, #1
 8004400:	2300      	movne	r3, #0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	461a      	mov	r2, r3
 8004406:	79fb      	ldrb	r3, [r7, #7]
 8004408:	429a      	cmp	r2, r3
 800440a:	d0b6      	beq.n	800437a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3710      	adds	r7, #16
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}

08004416 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b084      	sub	sp, #16
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004424:	e051      	b.n	80044ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	695b      	ldr	r3, [r3, #20]
 800442c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004430:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004434:	d123      	bne.n	800447e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004444:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800444e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2200      	movs	r2, #0
 8004454:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2220      	movs	r2, #32
 800445a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446a:	f043 0204 	orr.w	r2, r3, #4
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e046      	b.n	800450c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004484:	d021      	beq.n	80044ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004486:	f7fe fd83 	bl	8002f90 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	687a      	ldr	r2, [r7, #4]
 8004492:	429a      	cmp	r2, r3
 8004494:	d302      	bcc.n	800449c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d116      	bne.n	80044ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b6:	f043 0220 	orr.w	r2, r3, #32
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e020      	b.n	800450c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	0c1b      	lsrs	r3, r3, #16
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d10c      	bne.n	80044ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	43da      	mvns	r2, r3
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	4013      	ands	r3, r2
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	bf14      	ite	ne
 80044e6:	2301      	movne	r3, #1
 80044e8:	2300      	moveq	r3, #0
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	e00b      	b.n	8004506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	43da      	mvns	r2, r3
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	4013      	ands	r3, r2
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	bf14      	ite	ne
 8004500:	2301      	movne	r3, #1
 8004502:	2300      	moveq	r3, #0
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d18d      	bne.n	8004426 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800450a:	2300      	movs	r3, #0
}
 800450c:	4618      	mov	r0, r3
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004520:	e02d      	b.n	800457e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f8ce 	bl	80046c4 <I2C_IsAcknowledgeFailed>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e02d      	b.n	800458e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004538:	d021      	beq.n	800457e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800453a:	f7fe fd29 	bl	8002f90 <HAL_GetTick>
 800453e:	4602      	mov	r2, r0
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	429a      	cmp	r2, r3
 8004548:	d302      	bcc.n	8004550 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d116      	bne.n	800457e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2220      	movs	r2, #32
 800455a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2200      	movs	r2, #0
 8004562:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456a:	f043 0220 	orr.w	r2, r3, #32
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	2200      	movs	r2, #0
 8004576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e007      	b.n	800458e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	695b      	ldr	r3, [r3, #20]
 8004584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004588:	2b80      	cmp	r3, #128	; 0x80
 800458a:	d1ca      	bne.n	8004522 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004596:	b580      	push	{r7, lr}
 8004598:	b084      	sub	sp, #16
 800459a:	af00      	add	r7, sp, #0
 800459c:	60f8      	str	r0, [r7, #12]
 800459e:	60b9      	str	r1, [r7, #8]
 80045a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045a2:	e02d      	b.n	8004600 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 f88d 	bl	80046c4 <I2C_IsAcknowledgeFailed>
 80045aa:	4603      	mov	r3, r0
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d001      	beq.n	80045b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e02d      	b.n	8004610 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ba:	d021      	beq.n	8004600 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045bc:	f7fe fce8 	bl	8002f90 <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	429a      	cmp	r2, r3
 80045ca:	d302      	bcc.n	80045d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d116      	bne.n	8004600 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ec:	f043 0220 	orr.w	r2, r3, #32
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e007      	b.n	8004610 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	f003 0304 	and.w	r3, r3, #4
 800460a:	2b04      	cmp	r3, #4
 800460c:	d1ca      	bne.n	80045a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004624:	e042      	b.n	80046ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	695b      	ldr	r3, [r3, #20]
 800462c:	f003 0310 	and.w	r3, r3, #16
 8004630:	2b10      	cmp	r3, #16
 8004632:	d119      	bne.n	8004668 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f06f 0210 	mvn.w	r2, #16
 800463c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2220      	movs	r2, #32
 8004648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e029      	b.n	80046bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004668:	f7fe fc92 	bl	8002f90 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	68ba      	ldr	r2, [r7, #8]
 8004674:	429a      	cmp	r2, r3
 8004676:	d302      	bcc.n	800467e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d116      	bne.n	80046ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2200      	movs	r2, #0
 8004682:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	2220      	movs	r2, #32
 8004688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004698:	f043 0220 	orr.w	r2, r3, #32
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80046a8:	2301      	movs	r3, #1
 80046aa:	e007      	b.n	80046bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046b6:	2b40      	cmp	r3, #64	; 0x40
 80046b8:	d1b5      	bne.n	8004626 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046da:	d11b      	bne.n	8004714 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80046e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2220      	movs	r2, #32
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004700:	f043 0204 	orr.w	r2, r3, #4
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e000      	b.n	8004716 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
	...

08004724 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d101      	bne.n	8004738 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e0cc      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004738:	4b68      	ldr	r3, [pc, #416]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 030f 	and.w	r3, r3, #15
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	429a      	cmp	r2, r3
 8004744:	d90c      	bls.n	8004760 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004746:	4b65      	ldr	r3, [pc, #404]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 8004748:	683a      	ldr	r2, [r7, #0]
 800474a:	b2d2      	uxtb	r2, r2
 800474c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800474e:	4b63      	ldr	r3, [pc, #396]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 030f 	and.w	r3, r3, #15
 8004756:	683a      	ldr	r2, [r7, #0]
 8004758:	429a      	cmp	r2, r3
 800475a:	d001      	beq.n	8004760 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e0b8      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d020      	beq.n	80047ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 0304 	and.w	r3, r3, #4
 8004774:	2b00      	cmp	r3, #0
 8004776:	d005      	beq.n	8004784 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004778:	4b59      	ldr	r3, [pc, #356]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	4a58      	ldr	r2, [pc, #352]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 800477e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004782:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0308 	and.w	r3, r3, #8
 800478c:	2b00      	cmp	r3, #0
 800478e:	d005      	beq.n	800479c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004790:	4b53      	ldr	r3, [pc, #332]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	4a52      	ldr	r2, [pc, #328]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004796:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800479a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800479c:	4b50      	ldr	r3, [pc, #320]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 800479e:	689b      	ldr	r3, [r3, #8]
 80047a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	494d      	ldr	r1, [pc, #308]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0301 	and.w	r3, r3, #1
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d044      	beq.n	8004844 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d107      	bne.n	80047d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c2:	4b47      	ldr	r3, [pc, #284]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d119      	bne.n	8004802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	e07f      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	2b02      	cmp	r3, #2
 80047d8:	d003      	beq.n	80047e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047de:	2b03      	cmp	r3, #3
 80047e0:	d107      	bne.n	80047f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047e2:	4b3f      	ldr	r3, [pc, #252]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d109      	bne.n	8004802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e06f      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047f2:	4b3b      	ldr	r3, [pc, #236]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 0302 	and.w	r3, r3, #2
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d101      	bne.n	8004802 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e067      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004802:	4b37      	ldr	r3, [pc, #220]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	f023 0203 	bic.w	r2, r3, #3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	4934      	ldr	r1, [pc, #208]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	4313      	orrs	r3, r2
 8004812:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004814:	f7fe fbbc 	bl	8002f90 <HAL_GetTick>
 8004818:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800481a:	e00a      	b.n	8004832 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800481c:	f7fe fbb8 	bl	8002f90 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	f241 3288 	movw	r2, #5000	; 0x1388
 800482a:	4293      	cmp	r3, r2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e04f      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004832:	4b2b      	ldr	r3, [pc, #172]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 020c 	and.w	r2, r3, #12
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	429a      	cmp	r2, r3
 8004842:	d1eb      	bne.n	800481c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004844:	4b25      	ldr	r3, [pc, #148]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 030f 	and.w	r3, r3, #15
 800484c:	683a      	ldr	r2, [r7, #0]
 800484e:	429a      	cmp	r2, r3
 8004850:	d20c      	bcs.n	800486c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004852:	4b22      	ldr	r3, [pc, #136]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 8004854:	683a      	ldr	r2, [r7, #0]
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800485a:	4b20      	ldr	r3, [pc, #128]	; (80048dc <HAL_RCC_ClockConfig+0x1b8>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f003 030f 	and.w	r3, r3, #15
 8004862:	683a      	ldr	r2, [r7, #0]
 8004864:	429a      	cmp	r2, r3
 8004866:	d001      	beq.n	800486c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e032      	b.n	80048d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d008      	beq.n	800488a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004878:	4b19      	ldr	r3, [pc, #100]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	4916      	ldr	r1, [pc, #88]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004886:	4313      	orrs	r3, r2
 8004888:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0308 	and.w	r3, r3, #8
 8004892:	2b00      	cmp	r3, #0
 8004894:	d009      	beq.n	80048aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004896:	4b12      	ldr	r3, [pc, #72]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	490e      	ldr	r1, [pc, #56]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048aa:	f000 f855 	bl	8004958 <HAL_RCC_GetSysClockFreq>
 80048ae:	4602      	mov	r2, r0
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <HAL_RCC_ClockConfig+0x1bc>)
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	091b      	lsrs	r3, r3, #4
 80048b6:	f003 030f 	and.w	r3, r3, #15
 80048ba:	490a      	ldr	r1, [pc, #40]	; (80048e4 <HAL_RCC_ClockConfig+0x1c0>)
 80048bc:	5ccb      	ldrb	r3, [r1, r3]
 80048be:	fa22 f303 	lsr.w	r3, r2, r3
 80048c2:	4a09      	ldr	r2, [pc, #36]	; (80048e8 <HAL_RCC_ClockConfig+0x1c4>)
 80048c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80048c6:	4b09      	ldr	r3, [pc, #36]	; (80048ec <HAL_RCC_ClockConfig+0x1c8>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4618      	mov	r0, r3
 80048cc:	f7fe fb1c 	bl	8002f08 <HAL_InitTick>

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	40023c00 	.word	0x40023c00
 80048e0:	40023800 	.word	0x40023800
 80048e4:	08009c18 	.word	0x08009c18
 80048e8:	20000008 	.word	0x20000008
 80048ec:	2000000c 	.word	0x2000000c

080048f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048f4:	4b03      	ldr	r3, [pc, #12]	; (8004904 <HAL_RCC_GetHCLKFreq+0x14>)
 80048f6:	681b      	ldr	r3, [r3, #0]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000008 	.word	0x20000008

08004908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800490c:	f7ff fff0 	bl	80048f0 <HAL_RCC_GetHCLKFreq>
 8004910:	4602      	mov	r2, r0
 8004912:	4b05      	ldr	r3, [pc, #20]	; (8004928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	0a9b      	lsrs	r3, r3, #10
 8004918:	f003 0307 	and.w	r3, r3, #7
 800491c:	4903      	ldr	r1, [pc, #12]	; (800492c <HAL_RCC_GetPCLK1Freq+0x24>)
 800491e:	5ccb      	ldrb	r3, [r1, r3]
 8004920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004924:	4618      	mov	r0, r3
 8004926:	bd80      	pop	{r7, pc}
 8004928:	40023800 	.word	0x40023800
 800492c:	08009c28 	.word	0x08009c28

08004930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004934:	f7ff ffdc 	bl	80048f0 <HAL_RCC_GetHCLKFreq>
 8004938:	4602      	mov	r2, r0
 800493a:	4b05      	ldr	r3, [pc, #20]	; (8004950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	0b5b      	lsrs	r3, r3, #13
 8004940:	f003 0307 	and.w	r3, r3, #7
 8004944:	4903      	ldr	r1, [pc, #12]	; (8004954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004946:	5ccb      	ldrb	r3, [r1, r3]
 8004948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800494c:	4618      	mov	r0, r3
 800494e:	bd80      	pop	{r7, pc}
 8004950:	40023800 	.word	0x40023800
 8004954:	08009c28 	.word	0x08009c28

08004958 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800495c:	b088      	sub	sp, #32
 800495e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004960:	2300      	movs	r3, #0
 8004962:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004968:	2300      	movs	r3, #0
 800496a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 800496c:	2300      	movs	r3, #0
 800496e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004974:	4bce      	ldr	r3, [pc, #824]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	f003 030c 	and.w	r3, r3, #12
 800497c:	2b0c      	cmp	r3, #12
 800497e:	f200 818d 	bhi.w	8004c9c <HAL_RCC_GetSysClockFreq+0x344>
 8004982:	a201      	add	r2, pc, #4	; (adr r2, 8004988 <HAL_RCC_GetSysClockFreq+0x30>)
 8004984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004988:	080049bd 	.word	0x080049bd
 800498c:	08004c9d 	.word	0x08004c9d
 8004990:	08004c9d 	.word	0x08004c9d
 8004994:	08004c9d 	.word	0x08004c9d
 8004998:	080049c3 	.word	0x080049c3
 800499c:	08004c9d 	.word	0x08004c9d
 80049a0:	08004c9d 	.word	0x08004c9d
 80049a4:	08004c9d 	.word	0x08004c9d
 80049a8:	080049c9 	.word	0x080049c9
 80049ac:	08004c9d 	.word	0x08004c9d
 80049b0:	08004c9d 	.word	0x08004c9d
 80049b4:	08004c9d 	.word	0x08004c9d
 80049b8:	08004b3d 	.word	0x08004b3d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049bc:	4bbd      	ldr	r3, [pc, #756]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80049be:	61bb      	str	r3, [r7, #24]
       break;
 80049c0:	e16f      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049c2:	4bbd      	ldr	r3, [pc, #756]	; (8004cb8 <HAL_RCC_GetSysClockFreq+0x360>)
 80049c4:	61bb      	str	r3, [r7, #24]
      break;
 80049c6:	e16c      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049c8:	4bb9      	ldr	r3, [pc, #740]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049d0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049d2:	4bb7      	ldr	r3, [pc, #732]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d053      	beq.n	8004a86 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049de:	4bb4      	ldr	r3, [pc, #720]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	099b      	lsrs	r3, r3, #6
 80049e4:	461a      	mov	r2, r3
 80049e6:	f04f 0300 	mov.w	r3, #0
 80049ea:	f240 10ff 	movw	r0, #511	; 0x1ff
 80049ee:	f04f 0100 	mov.w	r1, #0
 80049f2:	ea02 0400 	and.w	r4, r2, r0
 80049f6:	603c      	str	r4, [r7, #0]
 80049f8:	400b      	ands	r3, r1
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a00:	4620      	mov	r0, r4
 8004a02:	4629      	mov	r1, r5
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	014b      	lsls	r3, r1, #5
 8004a0e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a12:	0142      	lsls	r2, r0, #5
 8004a14:	4610      	mov	r0, r2
 8004a16:	4619      	mov	r1, r3
 8004a18:	4623      	mov	r3, r4
 8004a1a:	1ac0      	subs	r0, r0, r3
 8004a1c:	462b      	mov	r3, r5
 8004a1e:	eb61 0103 	sbc.w	r1, r1, r3
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	f04f 0300 	mov.w	r3, #0
 8004a2a:	018b      	lsls	r3, r1, #6
 8004a2c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a30:	0182      	lsls	r2, r0, #6
 8004a32:	1a12      	subs	r2, r2, r0
 8004a34:	eb63 0301 	sbc.w	r3, r3, r1
 8004a38:	f04f 0000 	mov.w	r0, #0
 8004a3c:	f04f 0100 	mov.w	r1, #0
 8004a40:	00d9      	lsls	r1, r3, #3
 8004a42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a46:	00d0      	lsls	r0, r2, #3
 8004a48:	4602      	mov	r2, r0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	4621      	mov	r1, r4
 8004a4e:	1852      	adds	r2, r2, r1
 8004a50:	4629      	mov	r1, r5
 8004a52:	eb43 0101 	adc.w	r1, r3, r1
 8004a56:	460b      	mov	r3, r1
 8004a58:	f04f 0000 	mov.w	r0, #0
 8004a5c:	f04f 0100 	mov.w	r1, #0
 8004a60:	0259      	lsls	r1, r3, #9
 8004a62:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a66:	0250      	lsls	r0, r2, #9
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	4610      	mov	r0, r2
 8004a6e:	4619      	mov	r1, r3
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	461a      	mov	r2, r3
 8004a74:	f04f 0300 	mov.w	r3, #0
 8004a78:	f7fc f906 	bl	8000c88 <__aeabi_uldivmod>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	4613      	mov	r3, r2
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	e04c      	b.n	8004b20 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a86:	4b8a      	ldr	r3, [pc, #552]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	099b      	lsrs	r3, r3, #6
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f04f 0300 	mov.w	r3, #0
 8004a92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a96:	f04f 0100 	mov.w	r1, #0
 8004a9a:	ea02 0a00 	and.w	sl, r2, r0
 8004a9e:	ea03 0b01 	and.w	fp, r3, r1
 8004aa2:	4650      	mov	r0, sl
 8004aa4:	4659      	mov	r1, fp
 8004aa6:	f04f 0200 	mov.w	r2, #0
 8004aaa:	f04f 0300 	mov.w	r3, #0
 8004aae:	014b      	lsls	r3, r1, #5
 8004ab0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004ab4:	0142      	lsls	r2, r0, #5
 8004ab6:	4610      	mov	r0, r2
 8004ab8:	4619      	mov	r1, r3
 8004aba:	ebb0 000a 	subs.w	r0, r0, sl
 8004abe:	eb61 010b 	sbc.w	r1, r1, fp
 8004ac2:	f04f 0200 	mov.w	r2, #0
 8004ac6:	f04f 0300 	mov.w	r3, #0
 8004aca:	018b      	lsls	r3, r1, #6
 8004acc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004ad0:	0182      	lsls	r2, r0, #6
 8004ad2:	1a12      	subs	r2, r2, r0
 8004ad4:	eb63 0301 	sbc.w	r3, r3, r1
 8004ad8:	f04f 0000 	mov.w	r0, #0
 8004adc:	f04f 0100 	mov.w	r1, #0
 8004ae0:	00d9      	lsls	r1, r3, #3
 8004ae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004ae6:	00d0      	lsls	r0, r2, #3
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	eb12 020a 	adds.w	r2, r2, sl
 8004af0:	eb43 030b 	adc.w	r3, r3, fp
 8004af4:	f04f 0000 	mov.w	r0, #0
 8004af8:	f04f 0100 	mov.w	r1, #0
 8004afc:	0299      	lsls	r1, r3, #10
 8004afe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004b02:	0290      	lsls	r0, r2, #10
 8004b04:	4602      	mov	r2, r0
 8004b06:	460b      	mov	r3, r1
 8004b08:	4610      	mov	r0, r2
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	f04f 0300 	mov.w	r3, #0
 8004b14:	f7fc f8b8 	bl	8000c88 <__aeabi_uldivmod>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b20:	4b63      	ldr	r3, [pc, #396]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	0c1b      	lsrs	r3, r3, #16
 8004b26:	f003 0303 	and.w	r3, r3, #3
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	005b      	lsls	r3, r3, #1
 8004b2e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004b30:	69fa      	ldr	r2, [r7, #28]
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b38:	61bb      	str	r3, [r7, #24]
      break;
 8004b3a:	e0b2      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b3c:	4b5c      	ldr	r3, [pc, #368]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b44:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b46:	4b5a      	ldr	r3, [pc, #360]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d04d      	beq.n	8004bee <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b52:	4b57      	ldr	r3, [pc, #348]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	099b      	lsrs	r3, r3, #6
 8004b58:	461a      	mov	r2, r3
 8004b5a:	f04f 0300 	mov.w	r3, #0
 8004b5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b62:	f04f 0100 	mov.w	r1, #0
 8004b66:	ea02 0800 	and.w	r8, r2, r0
 8004b6a:	ea03 0901 	and.w	r9, r3, r1
 8004b6e:	4640      	mov	r0, r8
 8004b70:	4649      	mov	r1, r9
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	014b      	lsls	r3, r1, #5
 8004b7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b80:	0142      	lsls	r2, r0, #5
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	ebb0 0008 	subs.w	r0, r0, r8
 8004b8a:	eb61 0109 	sbc.w	r1, r1, r9
 8004b8e:	f04f 0200 	mov.w	r2, #0
 8004b92:	f04f 0300 	mov.w	r3, #0
 8004b96:	018b      	lsls	r3, r1, #6
 8004b98:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b9c:	0182      	lsls	r2, r0, #6
 8004b9e:	1a12      	subs	r2, r2, r0
 8004ba0:	eb63 0301 	sbc.w	r3, r3, r1
 8004ba4:	f04f 0000 	mov.w	r0, #0
 8004ba8:	f04f 0100 	mov.w	r1, #0
 8004bac:	00d9      	lsls	r1, r3, #3
 8004bae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004bb2:	00d0      	lsls	r0, r2, #3
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	eb12 0208 	adds.w	r2, r2, r8
 8004bbc:	eb43 0309 	adc.w	r3, r3, r9
 8004bc0:	f04f 0000 	mov.w	r0, #0
 8004bc4:	f04f 0100 	mov.w	r1, #0
 8004bc8:	0259      	lsls	r1, r3, #9
 8004bca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004bce:	0250      	lsls	r0, r2, #9
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4610      	mov	r0, r2
 8004bd6:	4619      	mov	r1, r3
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	f04f 0300 	mov.w	r3, #0
 8004be0:	f7fc f852 	bl	8000c88 <__aeabi_uldivmod>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	4613      	mov	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
 8004bec:	e04a      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bee:	4b30      	ldr	r3, [pc, #192]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	099b      	lsrs	r3, r3, #6
 8004bf4:	461a      	mov	r2, r3
 8004bf6:	f04f 0300 	mov.w	r3, #0
 8004bfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004bfe:	f04f 0100 	mov.w	r1, #0
 8004c02:	ea02 0400 	and.w	r4, r2, r0
 8004c06:	ea03 0501 	and.w	r5, r3, r1
 8004c0a:	4620      	mov	r0, r4
 8004c0c:	4629      	mov	r1, r5
 8004c0e:	f04f 0200 	mov.w	r2, #0
 8004c12:	f04f 0300 	mov.w	r3, #0
 8004c16:	014b      	lsls	r3, r1, #5
 8004c18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c1c:	0142      	lsls	r2, r0, #5
 8004c1e:	4610      	mov	r0, r2
 8004c20:	4619      	mov	r1, r3
 8004c22:	1b00      	subs	r0, r0, r4
 8004c24:	eb61 0105 	sbc.w	r1, r1, r5
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	018b      	lsls	r3, r1, #6
 8004c32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c36:	0182      	lsls	r2, r0, #6
 8004c38:	1a12      	subs	r2, r2, r0
 8004c3a:	eb63 0301 	sbc.w	r3, r3, r1
 8004c3e:	f04f 0000 	mov.w	r0, #0
 8004c42:	f04f 0100 	mov.w	r1, #0
 8004c46:	00d9      	lsls	r1, r3, #3
 8004c48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c4c:	00d0      	lsls	r0, r2, #3
 8004c4e:	4602      	mov	r2, r0
 8004c50:	460b      	mov	r3, r1
 8004c52:	1912      	adds	r2, r2, r4
 8004c54:	eb45 0303 	adc.w	r3, r5, r3
 8004c58:	f04f 0000 	mov.w	r0, #0
 8004c5c:	f04f 0100 	mov.w	r1, #0
 8004c60:	0299      	lsls	r1, r3, #10
 8004c62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c66:	0290      	lsls	r0, r2, #10
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4610      	mov	r0, r2
 8004c6e:	4619      	mov	r1, r3
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	461a      	mov	r2, r3
 8004c74:	f04f 0300 	mov.w	r3, #0
 8004c78:	f7fc f806 	bl	8000c88 <__aeabi_uldivmod>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4613      	mov	r3, r2
 8004c82:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004c84:	4b0a      	ldr	r3, [pc, #40]	; (8004cb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	0f1b      	lsrs	r3, r3, #28
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004c90:	69fa      	ldr	r2, [r7, #28]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c98:	61bb      	str	r3, [r7, #24]
      break;
 8004c9a:	e002      	b.n	8004ca2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c9c:	4b05      	ldr	r3, [pc, #20]	; (8004cb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c9e:	61bb      	str	r3, [r7, #24]
      break;
 8004ca0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ca2:	69bb      	ldr	r3, [r7, #24]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3720      	adds	r7, #32
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cae:	bf00      	nop
 8004cb0:	40023800 	.word	0x40023800
 8004cb4:	00f42400 	.word	0x00f42400
 8004cb8:	007a1200 	.word	0x007a1200

08004cbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b086      	sub	sp, #24
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e28d      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	f000 8083 	beq.w	8004de2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004cdc:	4b94      	ldr	r3, [pc, #592]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	f003 030c 	and.w	r3, r3, #12
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d019      	beq.n	8004d1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004ce8:	4b91      	ldr	r3, [pc, #580]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004cf0:	2b08      	cmp	r3, #8
 8004cf2:	d106      	bne.n	8004d02 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004cf4:	4b8e      	ldr	r3, [pc, #568]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d00:	d00c      	beq.n	8004d1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d02:	4b8b      	ldr	r3, [pc, #556]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004d0a:	2b0c      	cmp	r3, #12
 8004d0c:	d112      	bne.n	8004d34 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d0e:	4b88      	ldr	r3, [pc, #544]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d1a:	d10b      	bne.n	8004d34 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d1c:	4b84      	ldr	r3, [pc, #528]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d05b      	beq.n	8004de0 <HAL_RCC_OscConfig+0x124>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d157      	bne.n	8004de0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e25a      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d3c:	d106      	bne.n	8004d4c <HAL_RCC_OscConfig+0x90>
 8004d3e:	4b7c      	ldr	r3, [pc, #496]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a7b      	ldr	r2, [pc, #492]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	e01d      	b.n	8004d88 <HAL_RCC_OscConfig+0xcc>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0xb4>
 8004d56:	4b76      	ldr	r3, [pc, #472]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a75      	ldr	r2, [pc, #468]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	4b73      	ldr	r3, [pc, #460]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a72      	ldr	r2, [pc, #456]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0xcc>
 8004d70:	4b6f      	ldr	r3, [pc, #444]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a6e      	ldr	r2, [pc, #440]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	4b6c      	ldr	r3, [pc, #432]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a6b      	ldr	r2, [pc, #428]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d013      	beq.n	8004db8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d90:	f7fe f8fe 	bl	8002f90 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d98:	f7fe f8fa 	bl	8002f90 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b64      	cmp	r3, #100	; 0x64
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e21f      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004daa:	4b61      	ldr	r3, [pc, #388]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0f0      	beq.n	8004d98 <HAL_RCC_OscConfig+0xdc>
 8004db6:	e014      	b.n	8004de2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db8:	f7fe f8ea 	bl	8002f90 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dc0:	f7fe f8e6 	bl	8002f90 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b64      	cmp	r3, #100	; 0x64
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e20b      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dd2:	4b57      	ldr	r3, [pc, #348]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x104>
 8004dde:	e000      	b.n	8004de2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d06f      	beq.n	8004ece <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004dee:	4b50      	ldr	r3, [pc, #320]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f003 030c 	and.w	r3, r3, #12
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d017      	beq.n	8004e2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004dfa:	4b4d      	ldr	r3, [pc, #308]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004e02:	2b08      	cmp	r3, #8
 8004e04:	d105      	bne.n	8004e12 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004e06:	4b4a      	ldr	r3, [pc, #296]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00b      	beq.n	8004e2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e12:	4b47      	ldr	r3, [pc, #284]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004e1a:	2b0c      	cmp	r3, #12
 8004e1c:	d11c      	bne.n	8004e58 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e1e:	4b44      	ldr	r3, [pc, #272]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d116      	bne.n	8004e58 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e2a:	4b41      	ldr	r3, [pc, #260]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d005      	beq.n	8004e42 <HAL_RCC_OscConfig+0x186>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	68db      	ldr	r3, [r3, #12]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d001      	beq.n	8004e42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e1d3      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e42:	4b3b      	ldr	r3, [pc, #236]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	00db      	lsls	r3, r3, #3
 8004e50:	4937      	ldr	r1, [pc, #220]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e52:	4313      	orrs	r3, r2
 8004e54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e56:	e03a      	b.n	8004ece <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d020      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e60:	4b34      	ldr	r3, [pc, #208]	; (8004f34 <HAL_RCC_OscConfig+0x278>)
 8004e62:	2201      	movs	r2, #1
 8004e64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e66:	f7fe f893 	bl	8002f90 <HAL_GetTick>
 8004e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e6c:	e008      	b.n	8004e80 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e6e:	f7fe f88f 	bl	8002f90 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	693b      	ldr	r3, [r7, #16]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d901      	bls.n	8004e80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e1b4      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e80:	4b2b      	ldr	r3, [pc, #172]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d0f0      	beq.n	8004e6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e8c:	4b28      	ldr	r3, [pc, #160]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	691b      	ldr	r3, [r3, #16]
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4925      	ldr	r1, [pc, #148]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	600b      	str	r3, [r1, #0]
 8004ea0:	e015      	b.n	8004ece <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004ea2:	4b24      	ldr	r3, [pc, #144]	; (8004f34 <HAL_RCC_OscConfig+0x278>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea8:	f7fe f872 	bl	8002f90 <HAL_GetTick>
 8004eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eae:	e008      	b.n	8004ec2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004eb0:	f7fe f86e 	bl	8002f90 <HAL_GetTick>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	2b02      	cmp	r3, #2
 8004ebc:	d901      	bls.n	8004ec2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004ebe:	2303      	movs	r3, #3
 8004ec0:	e193      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec2:	4b1b      	ldr	r3, [pc, #108]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 0308 	and.w	r3, r3, #8
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d036      	beq.n	8004f48 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d016      	beq.n	8004f10 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ee2:	4b15      	ldr	r3, [pc, #84]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ee8:	f7fe f852 	bl	8002f90 <HAL_GetTick>
 8004eec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eee:	e008      	b.n	8004f02 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ef0:	f7fe f84e 	bl	8002f90 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	2b02      	cmp	r3, #2
 8004efc:	d901      	bls.n	8004f02 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004efe:	2303      	movs	r3, #3
 8004f00:	e173      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f02:	4b0b      	ldr	r3, [pc, #44]	; (8004f30 <HAL_RCC_OscConfig+0x274>)
 8004f04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f06:	f003 0302 	and.w	r3, r3, #2
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d0f0      	beq.n	8004ef0 <HAL_RCC_OscConfig+0x234>
 8004f0e:	e01b      	b.n	8004f48 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f10:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <HAL_RCC_OscConfig+0x27c>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f16:	f7fe f83b 	bl	8002f90 <HAL_GetTick>
 8004f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f1c:	e00e      	b.n	8004f3c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f1e:	f7fe f837 	bl	8002f90 <HAL_GetTick>
 8004f22:	4602      	mov	r2, r0
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d907      	bls.n	8004f3c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f2c:	2303      	movs	r3, #3
 8004f2e:	e15c      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
 8004f30:	40023800 	.word	0x40023800
 8004f34:	42470000 	.word	0x42470000
 8004f38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f3c:	4b8a      	ldr	r3, [pc, #552]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1ea      	bne.n	8004f1e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0304 	and.w	r3, r3, #4
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	f000 8097 	beq.w	8005084 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f56:	2300      	movs	r3, #0
 8004f58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f5a:	4b83      	ldr	r3, [pc, #524]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10f      	bne.n	8004f86 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f66:	2300      	movs	r3, #0
 8004f68:	60bb      	str	r3, [r7, #8]
 8004f6a:	4b7f      	ldr	r3, [pc, #508]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6e:	4a7e      	ldr	r2, [pc, #504]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f74:	6413      	str	r3, [r2, #64]	; 0x40
 8004f76:	4b7c      	ldr	r3, [pc, #496]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f7e:	60bb      	str	r3, [r7, #8]
 8004f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f82:	2301      	movs	r3, #1
 8004f84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f86:	4b79      	ldr	r3, [pc, #484]	; (800516c <HAL_RCC_OscConfig+0x4b0>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d118      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f92:	4b76      	ldr	r3, [pc, #472]	; (800516c <HAL_RCC_OscConfig+0x4b0>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a75      	ldr	r2, [pc, #468]	; (800516c <HAL_RCC_OscConfig+0x4b0>)
 8004f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f9e:	f7fd fff7 	bl	8002f90 <HAL_GetTick>
 8004fa2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa4:	e008      	b.n	8004fb8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fa6:	f7fd fff3 	bl	8002f90 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d901      	bls.n	8004fb8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e118      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb8:	4b6c      	ldr	r3, [pc, #432]	; (800516c <HAL_RCC_OscConfig+0x4b0>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d0f0      	beq.n	8004fa6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d106      	bne.n	8004fda <HAL_RCC_OscConfig+0x31e>
 8004fcc:	4b66      	ldr	r3, [pc, #408]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fd0:	4a65      	ldr	r2, [pc, #404]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004fd2:	f043 0301 	orr.w	r3, r3, #1
 8004fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8004fd8:	e01c      	b.n	8005014 <HAL_RCC_OscConfig+0x358>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	2b05      	cmp	r3, #5
 8004fe0:	d10c      	bne.n	8004ffc <HAL_RCC_OscConfig+0x340>
 8004fe2:	4b61      	ldr	r3, [pc, #388]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe6:	4a60      	ldr	r2, [pc, #384]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004fe8:	f043 0304 	orr.w	r3, r3, #4
 8004fec:	6713      	str	r3, [r2, #112]	; 0x70
 8004fee:	4b5e      	ldr	r3, [pc, #376]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff2:	4a5d      	ldr	r2, [pc, #372]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004ff4:	f043 0301 	orr.w	r3, r3, #1
 8004ff8:	6713      	str	r3, [r2, #112]	; 0x70
 8004ffa:	e00b      	b.n	8005014 <HAL_RCC_OscConfig+0x358>
 8004ffc:	4b5a      	ldr	r3, [pc, #360]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8004ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005000:	4a59      	ldr	r2, [pc, #356]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8005002:	f023 0301 	bic.w	r3, r3, #1
 8005006:	6713      	str	r3, [r2, #112]	; 0x70
 8005008:	4b57      	ldr	r3, [pc, #348]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 800500a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500c:	4a56      	ldr	r2, [pc, #344]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 800500e:	f023 0304 	bic.w	r3, r3, #4
 8005012:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d015      	beq.n	8005048 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501c:	f7fd ffb8 	bl	8002f90 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005022:	e00a      	b.n	800503a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005024:	f7fd ffb4 	bl	8002f90 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005032:	4293      	cmp	r3, r2
 8005034:	d901      	bls.n	800503a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e0d7      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800503a:	4b4b      	ldr	r3, [pc, #300]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 800503c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800503e:	f003 0302 	and.w	r3, r3, #2
 8005042:	2b00      	cmp	r3, #0
 8005044:	d0ee      	beq.n	8005024 <HAL_RCC_OscConfig+0x368>
 8005046:	e014      	b.n	8005072 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fd ffa2 	bl	8002f90 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800504e:	e00a      	b.n	8005066 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005050:	f7fd ff9e 	bl	8002f90 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	f241 3288 	movw	r2, #5000	; 0x1388
 800505e:	4293      	cmp	r3, r2
 8005060:	d901      	bls.n	8005066 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005062:	2303      	movs	r3, #3
 8005064:	e0c1      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005066:	4b40      	ldr	r3, [pc, #256]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8005068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	2b00      	cmp	r3, #0
 8005070:	d1ee      	bne.n	8005050 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005072:	7dfb      	ldrb	r3, [r7, #23]
 8005074:	2b01      	cmp	r3, #1
 8005076:	d105      	bne.n	8005084 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005078:	4b3b      	ldr	r3, [pc, #236]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 800507a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800507c:	4a3a      	ldr	r2, [pc, #232]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 800507e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005082:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	699b      	ldr	r3, [r3, #24]
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 80ad 	beq.w	80051e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800508e:	4b36      	ldr	r3, [pc, #216]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8005090:	689b      	ldr	r3, [r3, #8]
 8005092:	f003 030c 	and.w	r3, r3, #12
 8005096:	2b08      	cmp	r3, #8
 8005098:	d060      	beq.n	800515c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d145      	bne.n	800512e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050a2:	4b33      	ldr	r3, [pc, #204]	; (8005170 <HAL_RCC_OscConfig+0x4b4>)
 80050a4:	2200      	movs	r2, #0
 80050a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fd ff72 	bl	8002f90 <HAL_GetTick>
 80050ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050b0:	f7fd ff6e 	bl	8002f90 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e093      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c2:	4b29      	ldr	r3, [pc, #164]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1f0      	bne.n	80050b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	69da      	ldr	r2, [r3, #28]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a1b      	ldr	r3, [r3, #32]
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	019b      	lsls	r3, r3, #6
 80050de:	431a      	orrs	r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	085b      	lsrs	r3, r3, #1
 80050e6:	3b01      	subs	r3, #1
 80050e8:	041b      	lsls	r3, r3, #16
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f0:	061b      	lsls	r3, r3, #24
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f8:	071b      	lsls	r3, r3, #28
 80050fa:	491b      	ldr	r1, [pc, #108]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005100:	4b1b      	ldr	r3, [pc, #108]	; (8005170 <HAL_RCC_OscConfig+0x4b4>)
 8005102:	2201      	movs	r2, #1
 8005104:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005106:	f7fd ff43 	bl	8002f90 <HAL_GetTick>
 800510a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800510c:	e008      	b.n	8005120 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800510e:	f7fd ff3f 	bl	8002f90 <HAL_GetTick>
 8005112:	4602      	mov	r2, r0
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	1ad3      	subs	r3, r2, r3
 8005118:	2b02      	cmp	r3, #2
 800511a:	d901      	bls.n	8005120 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800511c:	2303      	movs	r3, #3
 800511e:	e064      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005120:	4b11      	ldr	r3, [pc, #68]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d0f0      	beq.n	800510e <HAL_RCC_OscConfig+0x452>
 800512c:	e05c      	b.n	80051e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800512e:	4b10      	ldr	r3, [pc, #64]	; (8005170 <HAL_RCC_OscConfig+0x4b4>)
 8005130:	2200      	movs	r2, #0
 8005132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005134:	f7fd ff2c 	bl	8002f90 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800513a:	e008      	b.n	800514e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800513c:	f7fd ff28 	bl	8002f90 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	2b02      	cmp	r3, #2
 8005148:	d901      	bls.n	800514e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800514a:	2303      	movs	r3, #3
 800514c:	e04d      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800514e:	4b06      	ldr	r3, [pc, #24]	; (8005168 <HAL_RCC_OscConfig+0x4ac>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f0      	bne.n	800513c <HAL_RCC_OscConfig+0x480>
 800515a:	e045      	b.n	80051e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	699b      	ldr	r3, [r3, #24]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d107      	bne.n	8005174 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e040      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
 8005168:	40023800 	.word	0x40023800
 800516c:	40007000 	.word	0x40007000
 8005170:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005174:	4b1f      	ldr	r3, [pc, #124]	; (80051f4 <HAL_RCC_OscConfig+0x538>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	2b01      	cmp	r3, #1
 8005180:	d030      	beq.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800518c:	429a      	cmp	r2, r3
 800518e:	d129      	bne.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800519a:	429a      	cmp	r2, r3
 800519c:	d122      	bne.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80051a4:	4013      	ands	r3, r2
 80051a6:	687a      	ldr	r2, [r7, #4]
 80051a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80051aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d119      	bne.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ba:	085b      	lsrs	r3, r3, #1
 80051bc:	3b01      	subs	r3, #1
 80051be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051c0:	429a      	cmp	r2, r3
 80051c2:	d10f      	bne.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d107      	bne.n	80051e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d001      	beq.n	80051e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3718      	adds	r7, #24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40023800 	.word	0x40023800

080051f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e03f      	b.n	800528a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d106      	bne.n	8005224 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fd fcdc 	bl	8002bdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2224      	movs	r2, #36	; 0x24
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	68da      	ldr	r2, [r3, #12]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800523a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 f929 	bl	8005494 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	691a      	ldr	r2, [r3, #16]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005250:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695a      	ldr	r2, [r3, #20]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005260:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005270:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2220      	movs	r2, #32
 800527c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2220      	movs	r2, #32
 8005284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b08a      	sub	sp, #40	; 0x28
 8005296:	af02      	add	r7, sp, #8
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	603b      	str	r3, [r7, #0]
 800529e:	4613      	mov	r3, r2
 80052a0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052a2:	2300      	movs	r3, #0
 80052a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d17c      	bne.n	80053ac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d002      	beq.n	80052be <HAL_UART_Transmit+0x2c>
 80052b8:	88fb      	ldrh	r3, [r7, #6]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d101      	bne.n	80052c2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	e075      	b.n	80053ae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_UART_Transmit+0x3e>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e06e      	b.n	80053ae <HAL_UART_Transmit+0x11c>
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2221      	movs	r2, #33	; 0x21
 80052e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052e6:	f7fd fe53 	bl	8002f90 <HAL_GetTick>
 80052ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	88fa      	ldrh	r2, [r7, #6]
 80052f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	88fa      	ldrh	r2, [r7, #6]
 80052f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005300:	d108      	bne.n	8005314 <HAL_UART_Transmit+0x82>
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d104      	bne.n	8005314 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800530a:	2300      	movs	r3, #0
 800530c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	61bb      	str	r3, [r7, #24]
 8005312:	e003      	b.n	800531c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005318:	2300      	movs	r3, #0
 800531a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005324:	e02a      	b.n	800537c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	9300      	str	r3, [sp, #0]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2200      	movs	r2, #0
 800532e:	2180      	movs	r1, #128	; 0x80
 8005330:	68f8      	ldr	r0, [r7, #12]
 8005332:	f000 f840 	bl	80053b6 <UART_WaitOnFlagUntilTimeout>
 8005336:	4603      	mov	r3, r0
 8005338:	2b00      	cmp	r3, #0
 800533a:	d001      	beq.n	8005340 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800533c:	2303      	movs	r3, #3
 800533e:	e036      	b.n	80053ae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10b      	bne.n	800535e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005346:	69bb      	ldr	r3, [r7, #24]
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005354:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	3302      	adds	r3, #2
 800535a:	61bb      	str	r3, [r7, #24]
 800535c:	e007      	b.n	800536e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	781a      	ldrb	r2, [r3, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005368:	69fb      	ldr	r3, [r7, #28]
 800536a:	3301      	adds	r3, #1
 800536c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005372:	b29b      	uxth	r3, r3
 8005374:	3b01      	subs	r3, #1
 8005376:	b29a      	uxth	r2, r3
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1cf      	bne.n	8005326 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2200      	movs	r2, #0
 800538e:	2140      	movs	r1, #64	; 0x40
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 f810 	bl	80053b6 <UART_WaitOnFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800539c:	2303      	movs	r3, #3
 800539e:	e006      	b.n	80053ae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2220      	movs	r2, #32
 80053a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80053a8:	2300      	movs	r3, #0
 80053aa:	e000      	b.n	80053ae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80053ac:	2302      	movs	r3, #2
  }
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3720      	adds	r7, #32
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b090      	sub	sp, #64	; 0x40
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	60f8      	str	r0, [r7, #12]
 80053be:	60b9      	str	r1, [r7, #8]
 80053c0:	603b      	str	r3, [r7, #0]
 80053c2:	4613      	mov	r3, r2
 80053c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053c6:	e050      	b.n	800546a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053ce:	d04c      	beq.n	800546a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80053d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d007      	beq.n	80053e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80053d6:	f7fd fddb 	bl	8002f90 <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d241      	bcs.n	800546a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	330c      	adds	r3, #12
 80053ec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053f0:	e853 3f00 	ldrex	r3, [r3]
 80053f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80053f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80053fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	330c      	adds	r3, #12
 8005404:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005406:	637a      	str	r2, [r7, #52]	; 0x34
 8005408:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800540c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800540e:	e841 2300 	strex	r3, r2, [r1]
 8005412:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005416:	2b00      	cmp	r3, #0
 8005418:	d1e5      	bne.n	80053e6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3314      	adds	r3, #20
 8005420:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	e853 3f00 	ldrex	r3, [r3]
 8005428:	613b      	str	r3, [r7, #16]
   return(result);
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f023 0301 	bic.w	r3, r3, #1
 8005430:	63bb      	str	r3, [r7, #56]	; 0x38
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	3314      	adds	r3, #20
 8005438:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800543a:	623a      	str	r2, [r7, #32]
 800543c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800543e:	69f9      	ldr	r1, [r7, #28]
 8005440:	6a3a      	ldr	r2, [r7, #32]
 8005442:	e841 2300 	strex	r3, r2, [r1]
 8005446:	61bb      	str	r3, [r7, #24]
   return(result);
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d1e5      	bne.n	800541a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2220      	movs	r2, #32
 8005452:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2220      	movs	r2, #32
 800545a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2200      	movs	r2, #0
 8005462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e00f      	b.n	800548a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	4013      	ands	r3, r2
 8005474:	68ba      	ldr	r2, [r7, #8]
 8005476:	429a      	cmp	r2, r3
 8005478:	bf0c      	ite	eq
 800547a:	2301      	moveq	r3, #1
 800547c:	2300      	movne	r3, #0
 800547e:	b2db      	uxtb	r3, r3
 8005480:	461a      	mov	r2, r3
 8005482:	79fb      	ldrb	r3, [r7, #7]
 8005484:	429a      	cmp	r2, r3
 8005486:	d09f      	beq.n	80053c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005488:	2300      	movs	r3, #0
}
 800548a:	4618      	mov	r0, r3
 800548c:	3740      	adds	r7, #64	; 0x40
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
	...

08005494 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005498:	b09f      	sub	sp, #124	; 0x7c
 800549a:	af00      	add	r7, sp, #0
 800549c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800549e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	691b      	ldr	r3, [r3, #16]
 80054a4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80054a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054aa:	68d9      	ldr	r1, [r3, #12]
 80054ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	ea40 0301 	orr.w	r3, r0, r1
 80054b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80054b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	431a      	orrs	r2, r3
 80054c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054c2:	695b      	ldr	r3, [r3, #20]
 80054c4:	431a      	orrs	r2, r3
 80054c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054c8:	69db      	ldr	r3, [r3, #28]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80054ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80054d8:	f021 010c 	bic.w	r1, r1, #12
 80054dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054e2:	430b      	orrs	r3, r1
 80054e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80054e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	695b      	ldr	r3, [r3, #20]
 80054ec:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80054f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054f2:	6999      	ldr	r1, [r3, #24]
 80054f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054f6:	681a      	ldr	r2, [r3, #0]
 80054f8:	ea40 0301 	orr.w	r3, r0, r1
 80054fc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	4bc5      	ldr	r3, [pc, #788]	; (8005818 <UART_SetConfig+0x384>)
 8005504:	429a      	cmp	r2, r3
 8005506:	d004      	beq.n	8005512 <UART_SetConfig+0x7e>
 8005508:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	4bc3      	ldr	r3, [pc, #780]	; (800581c <UART_SetConfig+0x388>)
 800550e:	429a      	cmp	r2, r3
 8005510:	d103      	bne.n	800551a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005512:	f7ff fa0d 	bl	8004930 <HAL_RCC_GetPCLK2Freq>
 8005516:	6778      	str	r0, [r7, #116]	; 0x74
 8005518:	e002      	b.n	8005520 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800551a:	f7ff f9f5 	bl	8004908 <HAL_RCC_GetPCLK1Freq>
 800551e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005520:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005522:	69db      	ldr	r3, [r3, #28]
 8005524:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005528:	f040 80b6 	bne.w	8005698 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800552c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800552e:	461c      	mov	r4, r3
 8005530:	f04f 0500 	mov.w	r5, #0
 8005534:	4622      	mov	r2, r4
 8005536:	462b      	mov	r3, r5
 8005538:	1891      	adds	r1, r2, r2
 800553a:	6439      	str	r1, [r7, #64]	; 0x40
 800553c:	415b      	adcs	r3, r3
 800553e:	647b      	str	r3, [r7, #68]	; 0x44
 8005540:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005544:	1912      	adds	r2, r2, r4
 8005546:	eb45 0303 	adc.w	r3, r5, r3
 800554a:	f04f 0000 	mov.w	r0, #0
 800554e:	f04f 0100 	mov.w	r1, #0
 8005552:	00d9      	lsls	r1, r3, #3
 8005554:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005558:	00d0      	lsls	r0, r2, #3
 800555a:	4602      	mov	r2, r0
 800555c:	460b      	mov	r3, r1
 800555e:	1911      	adds	r1, r2, r4
 8005560:	6639      	str	r1, [r7, #96]	; 0x60
 8005562:	416b      	adcs	r3, r5
 8005564:	667b      	str	r3, [r7, #100]	; 0x64
 8005566:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	461a      	mov	r2, r3
 800556c:	f04f 0300 	mov.w	r3, #0
 8005570:	1891      	adds	r1, r2, r2
 8005572:	63b9      	str	r1, [r7, #56]	; 0x38
 8005574:	415b      	adcs	r3, r3
 8005576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005578:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800557c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005580:	f7fb fb82 	bl	8000c88 <__aeabi_uldivmod>
 8005584:	4602      	mov	r2, r0
 8005586:	460b      	mov	r3, r1
 8005588:	4ba5      	ldr	r3, [pc, #660]	; (8005820 <UART_SetConfig+0x38c>)
 800558a:	fba3 2302 	umull	r2, r3, r3, r2
 800558e:	095b      	lsrs	r3, r3, #5
 8005590:	011e      	lsls	r6, r3, #4
 8005592:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005594:	461c      	mov	r4, r3
 8005596:	f04f 0500 	mov.w	r5, #0
 800559a:	4622      	mov	r2, r4
 800559c:	462b      	mov	r3, r5
 800559e:	1891      	adds	r1, r2, r2
 80055a0:	6339      	str	r1, [r7, #48]	; 0x30
 80055a2:	415b      	adcs	r3, r3
 80055a4:	637b      	str	r3, [r7, #52]	; 0x34
 80055a6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80055aa:	1912      	adds	r2, r2, r4
 80055ac:	eb45 0303 	adc.w	r3, r5, r3
 80055b0:	f04f 0000 	mov.w	r0, #0
 80055b4:	f04f 0100 	mov.w	r1, #0
 80055b8:	00d9      	lsls	r1, r3, #3
 80055ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80055be:	00d0      	lsls	r0, r2, #3
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	1911      	adds	r1, r2, r4
 80055c6:	65b9      	str	r1, [r7, #88]	; 0x58
 80055c8:	416b      	adcs	r3, r5
 80055ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80055cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	461a      	mov	r2, r3
 80055d2:	f04f 0300 	mov.w	r3, #0
 80055d6:	1891      	adds	r1, r2, r2
 80055d8:	62b9      	str	r1, [r7, #40]	; 0x28
 80055da:	415b      	adcs	r3, r3
 80055dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80055de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80055e2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80055e6:	f7fb fb4f 	bl	8000c88 <__aeabi_uldivmod>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4b8c      	ldr	r3, [pc, #560]	; (8005820 <UART_SetConfig+0x38c>)
 80055f0:	fba3 1302 	umull	r1, r3, r3, r2
 80055f4:	095b      	lsrs	r3, r3, #5
 80055f6:	2164      	movs	r1, #100	; 0x64
 80055f8:	fb01 f303 	mul.w	r3, r1, r3
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	00db      	lsls	r3, r3, #3
 8005600:	3332      	adds	r3, #50	; 0x32
 8005602:	4a87      	ldr	r2, [pc, #540]	; (8005820 <UART_SetConfig+0x38c>)
 8005604:	fba2 2303 	umull	r2, r3, r2, r3
 8005608:	095b      	lsrs	r3, r3, #5
 800560a:	005b      	lsls	r3, r3, #1
 800560c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005610:	441e      	add	r6, r3
 8005612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005614:	4618      	mov	r0, r3
 8005616:	f04f 0100 	mov.w	r1, #0
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	1894      	adds	r4, r2, r2
 8005620:	623c      	str	r4, [r7, #32]
 8005622:	415b      	adcs	r3, r3
 8005624:	627b      	str	r3, [r7, #36]	; 0x24
 8005626:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800562a:	1812      	adds	r2, r2, r0
 800562c:	eb41 0303 	adc.w	r3, r1, r3
 8005630:	f04f 0400 	mov.w	r4, #0
 8005634:	f04f 0500 	mov.w	r5, #0
 8005638:	00dd      	lsls	r5, r3, #3
 800563a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800563e:	00d4      	lsls	r4, r2, #3
 8005640:	4622      	mov	r2, r4
 8005642:	462b      	mov	r3, r5
 8005644:	1814      	adds	r4, r2, r0
 8005646:	653c      	str	r4, [r7, #80]	; 0x50
 8005648:	414b      	adcs	r3, r1
 800564a:	657b      	str	r3, [r7, #84]	; 0x54
 800564c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	461a      	mov	r2, r3
 8005652:	f04f 0300 	mov.w	r3, #0
 8005656:	1891      	adds	r1, r2, r2
 8005658:	61b9      	str	r1, [r7, #24]
 800565a:	415b      	adcs	r3, r3
 800565c:	61fb      	str	r3, [r7, #28]
 800565e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005662:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005666:	f7fb fb0f 	bl	8000c88 <__aeabi_uldivmod>
 800566a:	4602      	mov	r2, r0
 800566c:	460b      	mov	r3, r1
 800566e:	4b6c      	ldr	r3, [pc, #432]	; (8005820 <UART_SetConfig+0x38c>)
 8005670:	fba3 1302 	umull	r1, r3, r3, r2
 8005674:	095b      	lsrs	r3, r3, #5
 8005676:	2164      	movs	r1, #100	; 0x64
 8005678:	fb01 f303 	mul.w	r3, r1, r3
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	00db      	lsls	r3, r3, #3
 8005680:	3332      	adds	r3, #50	; 0x32
 8005682:	4a67      	ldr	r2, [pc, #412]	; (8005820 <UART_SetConfig+0x38c>)
 8005684:	fba2 2303 	umull	r2, r3, r2, r3
 8005688:	095b      	lsrs	r3, r3, #5
 800568a:	f003 0207 	and.w	r2, r3, #7
 800568e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4432      	add	r2, r6
 8005694:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005696:	e0b9      	b.n	800580c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005698:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800569a:	461c      	mov	r4, r3
 800569c:	f04f 0500 	mov.w	r5, #0
 80056a0:	4622      	mov	r2, r4
 80056a2:	462b      	mov	r3, r5
 80056a4:	1891      	adds	r1, r2, r2
 80056a6:	6139      	str	r1, [r7, #16]
 80056a8:	415b      	adcs	r3, r3
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80056b0:	1912      	adds	r2, r2, r4
 80056b2:	eb45 0303 	adc.w	r3, r5, r3
 80056b6:	f04f 0000 	mov.w	r0, #0
 80056ba:	f04f 0100 	mov.w	r1, #0
 80056be:	00d9      	lsls	r1, r3, #3
 80056c0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80056c4:	00d0      	lsls	r0, r2, #3
 80056c6:	4602      	mov	r2, r0
 80056c8:	460b      	mov	r3, r1
 80056ca:	eb12 0804 	adds.w	r8, r2, r4
 80056ce:	eb43 0905 	adc.w	r9, r3, r5
 80056d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f04f 0100 	mov.w	r1, #0
 80056dc:	f04f 0200 	mov.w	r2, #0
 80056e0:	f04f 0300 	mov.w	r3, #0
 80056e4:	008b      	lsls	r3, r1, #2
 80056e6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80056ea:	0082      	lsls	r2, r0, #2
 80056ec:	4640      	mov	r0, r8
 80056ee:	4649      	mov	r1, r9
 80056f0:	f7fb faca 	bl	8000c88 <__aeabi_uldivmod>
 80056f4:	4602      	mov	r2, r0
 80056f6:	460b      	mov	r3, r1
 80056f8:	4b49      	ldr	r3, [pc, #292]	; (8005820 <UART_SetConfig+0x38c>)
 80056fa:	fba3 2302 	umull	r2, r3, r3, r2
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	011e      	lsls	r6, r3, #4
 8005702:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005704:	4618      	mov	r0, r3
 8005706:	f04f 0100 	mov.w	r1, #0
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	1894      	adds	r4, r2, r2
 8005710:	60bc      	str	r4, [r7, #8]
 8005712:	415b      	adcs	r3, r3
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800571a:	1812      	adds	r2, r2, r0
 800571c:	eb41 0303 	adc.w	r3, r1, r3
 8005720:	f04f 0400 	mov.w	r4, #0
 8005724:	f04f 0500 	mov.w	r5, #0
 8005728:	00dd      	lsls	r5, r3, #3
 800572a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800572e:	00d4      	lsls	r4, r2, #3
 8005730:	4622      	mov	r2, r4
 8005732:	462b      	mov	r3, r5
 8005734:	1814      	adds	r4, r2, r0
 8005736:	64bc      	str	r4, [r7, #72]	; 0x48
 8005738:	414b      	adcs	r3, r1
 800573a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800573c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	4618      	mov	r0, r3
 8005742:	f04f 0100 	mov.w	r1, #0
 8005746:	f04f 0200 	mov.w	r2, #0
 800574a:	f04f 0300 	mov.w	r3, #0
 800574e:	008b      	lsls	r3, r1, #2
 8005750:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005754:	0082      	lsls	r2, r0, #2
 8005756:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800575a:	f7fb fa95 	bl	8000c88 <__aeabi_uldivmod>
 800575e:	4602      	mov	r2, r0
 8005760:	460b      	mov	r3, r1
 8005762:	4b2f      	ldr	r3, [pc, #188]	; (8005820 <UART_SetConfig+0x38c>)
 8005764:	fba3 1302 	umull	r1, r3, r3, r2
 8005768:	095b      	lsrs	r3, r3, #5
 800576a:	2164      	movs	r1, #100	; 0x64
 800576c:	fb01 f303 	mul.w	r3, r1, r3
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	3332      	adds	r3, #50	; 0x32
 8005776:	4a2a      	ldr	r2, [pc, #168]	; (8005820 <UART_SetConfig+0x38c>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	095b      	lsrs	r3, r3, #5
 800577e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005782:	441e      	add	r6, r3
 8005784:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005786:	4618      	mov	r0, r3
 8005788:	f04f 0100 	mov.w	r1, #0
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	1894      	adds	r4, r2, r2
 8005792:	603c      	str	r4, [r7, #0]
 8005794:	415b      	adcs	r3, r3
 8005796:	607b      	str	r3, [r7, #4]
 8005798:	e9d7 2300 	ldrd	r2, r3, [r7]
 800579c:	1812      	adds	r2, r2, r0
 800579e:	eb41 0303 	adc.w	r3, r1, r3
 80057a2:	f04f 0400 	mov.w	r4, #0
 80057a6:	f04f 0500 	mov.w	r5, #0
 80057aa:	00dd      	lsls	r5, r3, #3
 80057ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80057b0:	00d4      	lsls	r4, r2, #3
 80057b2:	4622      	mov	r2, r4
 80057b4:	462b      	mov	r3, r5
 80057b6:	eb12 0a00 	adds.w	sl, r2, r0
 80057ba:	eb43 0b01 	adc.w	fp, r3, r1
 80057be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f04f 0100 	mov.w	r1, #0
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	008b      	lsls	r3, r1, #2
 80057d2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80057d6:	0082      	lsls	r2, r0, #2
 80057d8:	4650      	mov	r0, sl
 80057da:	4659      	mov	r1, fp
 80057dc:	f7fb fa54 	bl	8000c88 <__aeabi_uldivmod>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4b0e      	ldr	r3, [pc, #56]	; (8005820 <UART_SetConfig+0x38c>)
 80057e6:	fba3 1302 	umull	r1, r3, r3, r2
 80057ea:	095b      	lsrs	r3, r3, #5
 80057ec:	2164      	movs	r1, #100	; 0x64
 80057ee:	fb01 f303 	mul.w	r3, r1, r3
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	011b      	lsls	r3, r3, #4
 80057f6:	3332      	adds	r3, #50	; 0x32
 80057f8:	4a09      	ldr	r2, [pc, #36]	; (8005820 <UART_SetConfig+0x38c>)
 80057fa:	fba2 2303 	umull	r2, r3, r2, r3
 80057fe:	095b      	lsrs	r3, r3, #5
 8005800:	f003 020f 	and.w	r2, r3, #15
 8005804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4432      	add	r2, r6
 800580a:	609a      	str	r2, [r3, #8]
}
 800580c:	bf00      	nop
 800580e:	377c      	adds	r7, #124	; 0x7c
 8005810:	46bd      	mov	sp, r7
 8005812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005816:	bf00      	nop
 8005818:	40011000 	.word	0x40011000
 800581c:	40011400 	.word	0x40011400
 8005820:	51eb851f 	.word	0x51eb851f

08005824 <abs>:
 8005824:	2800      	cmp	r0, #0
 8005826:	bfb8      	it	lt
 8005828:	4240      	neglt	r0, r0
 800582a:	4770      	bx	lr

0800582c <__errno>:
 800582c:	4b01      	ldr	r3, [pc, #4]	; (8005834 <__errno+0x8>)
 800582e:	6818      	ldr	r0, [r3, #0]
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	20000014 	.word	0x20000014

08005838 <__libc_init_array>:
 8005838:	b570      	push	{r4, r5, r6, lr}
 800583a:	4d0d      	ldr	r5, [pc, #52]	; (8005870 <__libc_init_array+0x38>)
 800583c:	4c0d      	ldr	r4, [pc, #52]	; (8005874 <__libc_init_array+0x3c>)
 800583e:	1b64      	subs	r4, r4, r5
 8005840:	10a4      	asrs	r4, r4, #2
 8005842:	2600      	movs	r6, #0
 8005844:	42a6      	cmp	r6, r4
 8005846:	d109      	bne.n	800585c <__libc_init_array+0x24>
 8005848:	4d0b      	ldr	r5, [pc, #44]	; (8005878 <__libc_init_array+0x40>)
 800584a:	4c0c      	ldr	r4, [pc, #48]	; (800587c <__libc_init_array+0x44>)
 800584c:	f004 f8be 	bl	80099cc <_init>
 8005850:	1b64      	subs	r4, r4, r5
 8005852:	10a4      	asrs	r4, r4, #2
 8005854:	2600      	movs	r6, #0
 8005856:	42a6      	cmp	r6, r4
 8005858:	d105      	bne.n	8005866 <__libc_init_array+0x2e>
 800585a:	bd70      	pop	{r4, r5, r6, pc}
 800585c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005860:	4798      	blx	r3
 8005862:	3601      	adds	r6, #1
 8005864:	e7ee      	b.n	8005844 <__libc_init_array+0xc>
 8005866:	f855 3b04 	ldr.w	r3, [r5], #4
 800586a:	4798      	blx	r3
 800586c:	3601      	adds	r6, #1
 800586e:	e7f2      	b.n	8005856 <__libc_init_array+0x1e>
 8005870:	0800a230 	.word	0x0800a230
 8005874:	0800a230 	.word	0x0800a230
 8005878:	0800a230 	.word	0x0800a230
 800587c:	0800a234 	.word	0x0800a234

08005880 <memset>:
 8005880:	4402      	add	r2, r0
 8005882:	4603      	mov	r3, r0
 8005884:	4293      	cmp	r3, r2
 8005886:	d100      	bne.n	800588a <memset+0xa>
 8005888:	4770      	bx	lr
 800588a:	f803 1b01 	strb.w	r1, [r3], #1
 800588e:	e7f9      	b.n	8005884 <memset+0x4>

08005890 <__cvt>:
 8005890:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005894:	ec55 4b10 	vmov	r4, r5, d0
 8005898:	2d00      	cmp	r5, #0
 800589a:	460e      	mov	r6, r1
 800589c:	4619      	mov	r1, r3
 800589e:	462b      	mov	r3, r5
 80058a0:	bfbb      	ittet	lt
 80058a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80058a6:	461d      	movlt	r5, r3
 80058a8:	2300      	movge	r3, #0
 80058aa:	232d      	movlt	r3, #45	; 0x2d
 80058ac:	700b      	strb	r3, [r1, #0]
 80058ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80058b4:	4691      	mov	r9, r2
 80058b6:	f023 0820 	bic.w	r8, r3, #32
 80058ba:	bfbc      	itt	lt
 80058bc:	4622      	movlt	r2, r4
 80058be:	4614      	movlt	r4, r2
 80058c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058c4:	d005      	beq.n	80058d2 <__cvt+0x42>
 80058c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80058ca:	d100      	bne.n	80058ce <__cvt+0x3e>
 80058cc:	3601      	adds	r6, #1
 80058ce:	2102      	movs	r1, #2
 80058d0:	e000      	b.n	80058d4 <__cvt+0x44>
 80058d2:	2103      	movs	r1, #3
 80058d4:	ab03      	add	r3, sp, #12
 80058d6:	9301      	str	r3, [sp, #4]
 80058d8:	ab02      	add	r3, sp, #8
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	ec45 4b10 	vmov	d0, r4, r5
 80058e0:	4653      	mov	r3, sl
 80058e2:	4632      	mov	r2, r6
 80058e4:	f000 fcec 	bl	80062c0 <_dtoa_r>
 80058e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80058ec:	4607      	mov	r7, r0
 80058ee:	d102      	bne.n	80058f6 <__cvt+0x66>
 80058f0:	f019 0f01 	tst.w	r9, #1
 80058f4:	d022      	beq.n	800593c <__cvt+0xac>
 80058f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80058fa:	eb07 0906 	add.w	r9, r7, r6
 80058fe:	d110      	bne.n	8005922 <__cvt+0x92>
 8005900:	783b      	ldrb	r3, [r7, #0]
 8005902:	2b30      	cmp	r3, #48	; 0x30
 8005904:	d10a      	bne.n	800591c <__cvt+0x8c>
 8005906:	2200      	movs	r2, #0
 8005908:	2300      	movs	r3, #0
 800590a:	4620      	mov	r0, r4
 800590c:	4629      	mov	r1, r5
 800590e:	f7fb f8fb 	bl	8000b08 <__aeabi_dcmpeq>
 8005912:	b918      	cbnz	r0, 800591c <__cvt+0x8c>
 8005914:	f1c6 0601 	rsb	r6, r6, #1
 8005918:	f8ca 6000 	str.w	r6, [sl]
 800591c:	f8da 3000 	ldr.w	r3, [sl]
 8005920:	4499      	add	r9, r3
 8005922:	2200      	movs	r2, #0
 8005924:	2300      	movs	r3, #0
 8005926:	4620      	mov	r0, r4
 8005928:	4629      	mov	r1, r5
 800592a:	f7fb f8ed 	bl	8000b08 <__aeabi_dcmpeq>
 800592e:	b108      	cbz	r0, 8005934 <__cvt+0xa4>
 8005930:	f8cd 900c 	str.w	r9, [sp, #12]
 8005934:	2230      	movs	r2, #48	; 0x30
 8005936:	9b03      	ldr	r3, [sp, #12]
 8005938:	454b      	cmp	r3, r9
 800593a:	d307      	bcc.n	800594c <__cvt+0xbc>
 800593c:	9b03      	ldr	r3, [sp, #12]
 800593e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005940:	1bdb      	subs	r3, r3, r7
 8005942:	4638      	mov	r0, r7
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	b004      	add	sp, #16
 8005948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800594c:	1c59      	adds	r1, r3, #1
 800594e:	9103      	str	r1, [sp, #12]
 8005950:	701a      	strb	r2, [r3, #0]
 8005952:	e7f0      	b.n	8005936 <__cvt+0xa6>

08005954 <__exponent>:
 8005954:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005956:	4603      	mov	r3, r0
 8005958:	2900      	cmp	r1, #0
 800595a:	bfb8      	it	lt
 800595c:	4249      	neglt	r1, r1
 800595e:	f803 2b02 	strb.w	r2, [r3], #2
 8005962:	bfb4      	ite	lt
 8005964:	222d      	movlt	r2, #45	; 0x2d
 8005966:	222b      	movge	r2, #43	; 0x2b
 8005968:	2909      	cmp	r1, #9
 800596a:	7042      	strb	r2, [r0, #1]
 800596c:	dd2a      	ble.n	80059c4 <__exponent+0x70>
 800596e:	f10d 0407 	add.w	r4, sp, #7
 8005972:	46a4      	mov	ip, r4
 8005974:	270a      	movs	r7, #10
 8005976:	46a6      	mov	lr, r4
 8005978:	460a      	mov	r2, r1
 800597a:	fb91 f6f7 	sdiv	r6, r1, r7
 800597e:	fb07 1516 	mls	r5, r7, r6, r1
 8005982:	3530      	adds	r5, #48	; 0x30
 8005984:	2a63      	cmp	r2, #99	; 0x63
 8005986:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800598a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800598e:	4631      	mov	r1, r6
 8005990:	dcf1      	bgt.n	8005976 <__exponent+0x22>
 8005992:	3130      	adds	r1, #48	; 0x30
 8005994:	f1ae 0502 	sub.w	r5, lr, #2
 8005998:	f804 1c01 	strb.w	r1, [r4, #-1]
 800599c:	1c44      	adds	r4, r0, #1
 800599e:	4629      	mov	r1, r5
 80059a0:	4561      	cmp	r1, ip
 80059a2:	d30a      	bcc.n	80059ba <__exponent+0x66>
 80059a4:	f10d 0209 	add.w	r2, sp, #9
 80059a8:	eba2 020e 	sub.w	r2, r2, lr
 80059ac:	4565      	cmp	r5, ip
 80059ae:	bf88      	it	hi
 80059b0:	2200      	movhi	r2, #0
 80059b2:	4413      	add	r3, r2
 80059b4:	1a18      	subs	r0, r3, r0
 80059b6:	b003      	add	sp, #12
 80059b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80059ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80059c2:	e7ed      	b.n	80059a0 <__exponent+0x4c>
 80059c4:	2330      	movs	r3, #48	; 0x30
 80059c6:	3130      	adds	r1, #48	; 0x30
 80059c8:	7083      	strb	r3, [r0, #2]
 80059ca:	70c1      	strb	r1, [r0, #3]
 80059cc:	1d03      	adds	r3, r0, #4
 80059ce:	e7f1      	b.n	80059b4 <__exponent+0x60>

080059d0 <_printf_float>:
 80059d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d4:	ed2d 8b02 	vpush	{d8}
 80059d8:	b08d      	sub	sp, #52	; 0x34
 80059da:	460c      	mov	r4, r1
 80059dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80059e0:	4616      	mov	r6, r2
 80059e2:	461f      	mov	r7, r3
 80059e4:	4605      	mov	r5, r0
 80059e6:	f001 fa57 	bl	8006e98 <_localeconv_r>
 80059ea:	f8d0 a000 	ldr.w	sl, [r0]
 80059ee:	4650      	mov	r0, sl
 80059f0:	f7fa fc0e 	bl	8000210 <strlen>
 80059f4:	2300      	movs	r3, #0
 80059f6:	930a      	str	r3, [sp, #40]	; 0x28
 80059f8:	6823      	ldr	r3, [r4, #0]
 80059fa:	9305      	str	r3, [sp, #20]
 80059fc:	f8d8 3000 	ldr.w	r3, [r8]
 8005a00:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a04:	3307      	adds	r3, #7
 8005a06:	f023 0307 	bic.w	r3, r3, #7
 8005a0a:	f103 0208 	add.w	r2, r3, #8
 8005a0e:	f8c8 2000 	str.w	r2, [r8]
 8005a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a16:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005a1a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005a1e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a22:	9307      	str	r3, [sp, #28]
 8005a24:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a28:	ee08 0a10 	vmov	s16, r0
 8005a2c:	4b9f      	ldr	r3, [pc, #636]	; (8005cac <_printf_float+0x2dc>)
 8005a2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a36:	f7fb f899 	bl	8000b6c <__aeabi_dcmpun>
 8005a3a:	bb88      	cbnz	r0, 8005aa0 <_printf_float+0xd0>
 8005a3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a40:	4b9a      	ldr	r3, [pc, #616]	; (8005cac <_printf_float+0x2dc>)
 8005a42:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a46:	f7fb f873 	bl	8000b30 <__aeabi_dcmple>
 8005a4a:	bb48      	cbnz	r0, 8005aa0 <_printf_float+0xd0>
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	2300      	movs	r3, #0
 8005a50:	4640      	mov	r0, r8
 8005a52:	4649      	mov	r1, r9
 8005a54:	f7fb f862 	bl	8000b1c <__aeabi_dcmplt>
 8005a58:	b110      	cbz	r0, 8005a60 <_printf_float+0x90>
 8005a5a:	232d      	movs	r3, #45	; 0x2d
 8005a5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a60:	4b93      	ldr	r3, [pc, #588]	; (8005cb0 <_printf_float+0x2e0>)
 8005a62:	4894      	ldr	r0, [pc, #592]	; (8005cb4 <_printf_float+0x2e4>)
 8005a64:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005a68:	bf94      	ite	ls
 8005a6a:	4698      	movls	r8, r3
 8005a6c:	4680      	movhi	r8, r0
 8005a6e:	2303      	movs	r3, #3
 8005a70:	6123      	str	r3, [r4, #16]
 8005a72:	9b05      	ldr	r3, [sp, #20]
 8005a74:	f023 0204 	bic.w	r2, r3, #4
 8005a78:	6022      	str	r2, [r4, #0]
 8005a7a:	f04f 0900 	mov.w	r9, #0
 8005a7e:	9700      	str	r7, [sp, #0]
 8005a80:	4633      	mov	r3, r6
 8005a82:	aa0b      	add	r2, sp, #44	; 0x2c
 8005a84:	4621      	mov	r1, r4
 8005a86:	4628      	mov	r0, r5
 8005a88:	f000 f9d8 	bl	8005e3c <_printf_common>
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	f040 8090 	bne.w	8005bb2 <_printf_float+0x1e2>
 8005a92:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a96:	b00d      	add	sp, #52	; 0x34
 8005a98:	ecbd 8b02 	vpop	{d8}
 8005a9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa0:	4642      	mov	r2, r8
 8005aa2:	464b      	mov	r3, r9
 8005aa4:	4640      	mov	r0, r8
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	f7fb f860 	bl	8000b6c <__aeabi_dcmpun>
 8005aac:	b140      	cbz	r0, 8005ac0 <_printf_float+0xf0>
 8005aae:	464b      	mov	r3, r9
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	bfbc      	itt	lt
 8005ab4:	232d      	movlt	r3, #45	; 0x2d
 8005ab6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005aba:	487f      	ldr	r0, [pc, #508]	; (8005cb8 <_printf_float+0x2e8>)
 8005abc:	4b7f      	ldr	r3, [pc, #508]	; (8005cbc <_printf_float+0x2ec>)
 8005abe:	e7d1      	b.n	8005a64 <_printf_float+0x94>
 8005ac0:	6863      	ldr	r3, [r4, #4]
 8005ac2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005ac6:	9206      	str	r2, [sp, #24]
 8005ac8:	1c5a      	adds	r2, r3, #1
 8005aca:	d13f      	bne.n	8005b4c <_printf_float+0x17c>
 8005acc:	2306      	movs	r3, #6
 8005ace:	6063      	str	r3, [r4, #4]
 8005ad0:	9b05      	ldr	r3, [sp, #20]
 8005ad2:	6861      	ldr	r1, [r4, #4]
 8005ad4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005ad8:	2300      	movs	r3, #0
 8005ada:	9303      	str	r3, [sp, #12]
 8005adc:	ab0a      	add	r3, sp, #40	; 0x28
 8005ade:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ae2:	ab09      	add	r3, sp, #36	; 0x24
 8005ae4:	ec49 8b10 	vmov	d0, r8, r9
 8005ae8:	9300      	str	r3, [sp, #0]
 8005aea:	6022      	str	r2, [r4, #0]
 8005aec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005af0:	4628      	mov	r0, r5
 8005af2:	f7ff fecd 	bl	8005890 <__cvt>
 8005af6:	9b06      	ldr	r3, [sp, #24]
 8005af8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005afa:	2b47      	cmp	r3, #71	; 0x47
 8005afc:	4680      	mov	r8, r0
 8005afe:	d108      	bne.n	8005b12 <_printf_float+0x142>
 8005b00:	1cc8      	adds	r0, r1, #3
 8005b02:	db02      	blt.n	8005b0a <_printf_float+0x13a>
 8005b04:	6863      	ldr	r3, [r4, #4]
 8005b06:	4299      	cmp	r1, r3
 8005b08:	dd41      	ble.n	8005b8e <_printf_float+0x1be>
 8005b0a:	f1ab 0b02 	sub.w	fp, fp, #2
 8005b0e:	fa5f fb8b 	uxtb.w	fp, fp
 8005b12:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b16:	d820      	bhi.n	8005b5a <_printf_float+0x18a>
 8005b18:	3901      	subs	r1, #1
 8005b1a:	465a      	mov	r2, fp
 8005b1c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b20:	9109      	str	r1, [sp, #36]	; 0x24
 8005b22:	f7ff ff17 	bl	8005954 <__exponent>
 8005b26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b28:	1813      	adds	r3, r2, r0
 8005b2a:	2a01      	cmp	r2, #1
 8005b2c:	4681      	mov	r9, r0
 8005b2e:	6123      	str	r3, [r4, #16]
 8005b30:	dc02      	bgt.n	8005b38 <_printf_float+0x168>
 8005b32:	6822      	ldr	r2, [r4, #0]
 8005b34:	07d2      	lsls	r2, r2, #31
 8005b36:	d501      	bpl.n	8005b3c <_printf_float+0x16c>
 8005b38:	3301      	adds	r3, #1
 8005b3a:	6123      	str	r3, [r4, #16]
 8005b3c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d09c      	beq.n	8005a7e <_printf_float+0xae>
 8005b44:	232d      	movs	r3, #45	; 0x2d
 8005b46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b4a:	e798      	b.n	8005a7e <_printf_float+0xae>
 8005b4c:	9a06      	ldr	r2, [sp, #24]
 8005b4e:	2a47      	cmp	r2, #71	; 0x47
 8005b50:	d1be      	bne.n	8005ad0 <_printf_float+0x100>
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d1bc      	bne.n	8005ad0 <_printf_float+0x100>
 8005b56:	2301      	movs	r3, #1
 8005b58:	e7b9      	b.n	8005ace <_printf_float+0xfe>
 8005b5a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005b5e:	d118      	bne.n	8005b92 <_printf_float+0x1c2>
 8005b60:	2900      	cmp	r1, #0
 8005b62:	6863      	ldr	r3, [r4, #4]
 8005b64:	dd0b      	ble.n	8005b7e <_printf_float+0x1ae>
 8005b66:	6121      	str	r1, [r4, #16]
 8005b68:	b913      	cbnz	r3, 8005b70 <_printf_float+0x1a0>
 8005b6a:	6822      	ldr	r2, [r4, #0]
 8005b6c:	07d0      	lsls	r0, r2, #31
 8005b6e:	d502      	bpl.n	8005b76 <_printf_float+0x1a6>
 8005b70:	3301      	adds	r3, #1
 8005b72:	440b      	add	r3, r1
 8005b74:	6123      	str	r3, [r4, #16]
 8005b76:	65a1      	str	r1, [r4, #88]	; 0x58
 8005b78:	f04f 0900 	mov.w	r9, #0
 8005b7c:	e7de      	b.n	8005b3c <_printf_float+0x16c>
 8005b7e:	b913      	cbnz	r3, 8005b86 <_printf_float+0x1b6>
 8005b80:	6822      	ldr	r2, [r4, #0]
 8005b82:	07d2      	lsls	r2, r2, #31
 8005b84:	d501      	bpl.n	8005b8a <_printf_float+0x1ba>
 8005b86:	3302      	adds	r3, #2
 8005b88:	e7f4      	b.n	8005b74 <_printf_float+0x1a4>
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e7f2      	b.n	8005b74 <_printf_float+0x1a4>
 8005b8e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b94:	4299      	cmp	r1, r3
 8005b96:	db05      	blt.n	8005ba4 <_printf_float+0x1d4>
 8005b98:	6823      	ldr	r3, [r4, #0]
 8005b9a:	6121      	str	r1, [r4, #16]
 8005b9c:	07d8      	lsls	r0, r3, #31
 8005b9e:	d5ea      	bpl.n	8005b76 <_printf_float+0x1a6>
 8005ba0:	1c4b      	adds	r3, r1, #1
 8005ba2:	e7e7      	b.n	8005b74 <_printf_float+0x1a4>
 8005ba4:	2900      	cmp	r1, #0
 8005ba6:	bfd4      	ite	le
 8005ba8:	f1c1 0202 	rsble	r2, r1, #2
 8005bac:	2201      	movgt	r2, #1
 8005bae:	4413      	add	r3, r2
 8005bb0:	e7e0      	b.n	8005b74 <_printf_float+0x1a4>
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	055a      	lsls	r2, r3, #21
 8005bb6:	d407      	bmi.n	8005bc8 <_printf_float+0x1f8>
 8005bb8:	6923      	ldr	r3, [r4, #16]
 8005bba:	4642      	mov	r2, r8
 8005bbc:	4631      	mov	r1, r6
 8005bbe:	4628      	mov	r0, r5
 8005bc0:	47b8      	blx	r7
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	d12c      	bne.n	8005c20 <_printf_float+0x250>
 8005bc6:	e764      	b.n	8005a92 <_printf_float+0xc2>
 8005bc8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005bcc:	f240 80e0 	bls.w	8005d90 <_printf_float+0x3c0>
 8005bd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f7fa ff96 	bl	8000b08 <__aeabi_dcmpeq>
 8005bdc:	2800      	cmp	r0, #0
 8005bde:	d034      	beq.n	8005c4a <_printf_float+0x27a>
 8005be0:	4a37      	ldr	r2, [pc, #220]	; (8005cc0 <_printf_float+0x2f0>)
 8005be2:	2301      	movs	r3, #1
 8005be4:	4631      	mov	r1, r6
 8005be6:	4628      	mov	r0, r5
 8005be8:	47b8      	blx	r7
 8005bea:	3001      	adds	r0, #1
 8005bec:	f43f af51 	beq.w	8005a92 <_printf_float+0xc2>
 8005bf0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005bf4:	429a      	cmp	r2, r3
 8005bf6:	db02      	blt.n	8005bfe <_printf_float+0x22e>
 8005bf8:	6823      	ldr	r3, [r4, #0]
 8005bfa:	07d8      	lsls	r0, r3, #31
 8005bfc:	d510      	bpl.n	8005c20 <_printf_float+0x250>
 8005bfe:	ee18 3a10 	vmov	r3, s16
 8005c02:	4652      	mov	r2, sl
 8005c04:	4631      	mov	r1, r6
 8005c06:	4628      	mov	r0, r5
 8005c08:	47b8      	blx	r7
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	f43f af41 	beq.w	8005a92 <_printf_float+0xc2>
 8005c10:	f04f 0800 	mov.w	r8, #0
 8005c14:	f104 091a 	add.w	r9, r4, #26
 8005c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	4543      	cmp	r3, r8
 8005c1e:	dc09      	bgt.n	8005c34 <_printf_float+0x264>
 8005c20:	6823      	ldr	r3, [r4, #0]
 8005c22:	079b      	lsls	r3, r3, #30
 8005c24:	f100 8105 	bmi.w	8005e32 <_printf_float+0x462>
 8005c28:	68e0      	ldr	r0, [r4, #12]
 8005c2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c2c:	4298      	cmp	r0, r3
 8005c2e:	bfb8      	it	lt
 8005c30:	4618      	movlt	r0, r3
 8005c32:	e730      	b.n	8005a96 <_printf_float+0xc6>
 8005c34:	2301      	movs	r3, #1
 8005c36:	464a      	mov	r2, r9
 8005c38:	4631      	mov	r1, r6
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	47b8      	blx	r7
 8005c3e:	3001      	adds	r0, #1
 8005c40:	f43f af27 	beq.w	8005a92 <_printf_float+0xc2>
 8005c44:	f108 0801 	add.w	r8, r8, #1
 8005c48:	e7e6      	b.n	8005c18 <_printf_float+0x248>
 8005c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	dc39      	bgt.n	8005cc4 <_printf_float+0x2f4>
 8005c50:	4a1b      	ldr	r2, [pc, #108]	; (8005cc0 <_printf_float+0x2f0>)
 8005c52:	2301      	movs	r3, #1
 8005c54:	4631      	mov	r1, r6
 8005c56:	4628      	mov	r0, r5
 8005c58:	47b8      	blx	r7
 8005c5a:	3001      	adds	r0, #1
 8005c5c:	f43f af19 	beq.w	8005a92 <_printf_float+0xc2>
 8005c60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c64:	4313      	orrs	r3, r2
 8005c66:	d102      	bne.n	8005c6e <_printf_float+0x29e>
 8005c68:	6823      	ldr	r3, [r4, #0]
 8005c6a:	07d9      	lsls	r1, r3, #31
 8005c6c:	d5d8      	bpl.n	8005c20 <_printf_float+0x250>
 8005c6e:	ee18 3a10 	vmov	r3, s16
 8005c72:	4652      	mov	r2, sl
 8005c74:	4631      	mov	r1, r6
 8005c76:	4628      	mov	r0, r5
 8005c78:	47b8      	blx	r7
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	f43f af09 	beq.w	8005a92 <_printf_float+0xc2>
 8005c80:	f04f 0900 	mov.w	r9, #0
 8005c84:	f104 0a1a 	add.w	sl, r4, #26
 8005c88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c8a:	425b      	negs	r3, r3
 8005c8c:	454b      	cmp	r3, r9
 8005c8e:	dc01      	bgt.n	8005c94 <_printf_float+0x2c4>
 8005c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c92:	e792      	b.n	8005bba <_printf_float+0x1ea>
 8005c94:	2301      	movs	r3, #1
 8005c96:	4652      	mov	r2, sl
 8005c98:	4631      	mov	r1, r6
 8005c9a:	4628      	mov	r0, r5
 8005c9c:	47b8      	blx	r7
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	f43f aef7 	beq.w	8005a92 <_printf_float+0xc2>
 8005ca4:	f109 0901 	add.w	r9, r9, #1
 8005ca8:	e7ee      	b.n	8005c88 <_printf_float+0x2b8>
 8005caa:	bf00      	nop
 8005cac:	7fefffff 	.word	0x7fefffff
 8005cb0:	08009c34 	.word	0x08009c34
 8005cb4:	08009c38 	.word	0x08009c38
 8005cb8:	08009c40 	.word	0x08009c40
 8005cbc:	08009c3c 	.word	0x08009c3c
 8005cc0:	08009c44 	.word	0x08009c44
 8005cc4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cc6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	bfa8      	it	ge
 8005ccc:	461a      	movge	r2, r3
 8005cce:	2a00      	cmp	r2, #0
 8005cd0:	4691      	mov	r9, r2
 8005cd2:	dc37      	bgt.n	8005d44 <_printf_float+0x374>
 8005cd4:	f04f 0b00 	mov.w	fp, #0
 8005cd8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005cdc:	f104 021a 	add.w	r2, r4, #26
 8005ce0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ce2:	9305      	str	r3, [sp, #20]
 8005ce4:	eba3 0309 	sub.w	r3, r3, r9
 8005ce8:	455b      	cmp	r3, fp
 8005cea:	dc33      	bgt.n	8005d54 <_printf_float+0x384>
 8005cec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	db3b      	blt.n	8005d6c <_printf_float+0x39c>
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	07da      	lsls	r2, r3, #31
 8005cf8:	d438      	bmi.n	8005d6c <_printf_float+0x39c>
 8005cfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cfc:	9b05      	ldr	r3, [sp, #20]
 8005cfe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	eba2 0901 	sub.w	r9, r2, r1
 8005d06:	4599      	cmp	r9, r3
 8005d08:	bfa8      	it	ge
 8005d0a:	4699      	movge	r9, r3
 8005d0c:	f1b9 0f00 	cmp.w	r9, #0
 8005d10:	dc35      	bgt.n	8005d7e <_printf_float+0x3ae>
 8005d12:	f04f 0800 	mov.w	r8, #0
 8005d16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d1a:	f104 0a1a 	add.w	sl, r4, #26
 8005d1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d22:	1a9b      	subs	r3, r3, r2
 8005d24:	eba3 0309 	sub.w	r3, r3, r9
 8005d28:	4543      	cmp	r3, r8
 8005d2a:	f77f af79 	ble.w	8005c20 <_printf_float+0x250>
 8005d2e:	2301      	movs	r3, #1
 8005d30:	4652      	mov	r2, sl
 8005d32:	4631      	mov	r1, r6
 8005d34:	4628      	mov	r0, r5
 8005d36:	47b8      	blx	r7
 8005d38:	3001      	adds	r0, #1
 8005d3a:	f43f aeaa 	beq.w	8005a92 <_printf_float+0xc2>
 8005d3e:	f108 0801 	add.w	r8, r8, #1
 8005d42:	e7ec      	b.n	8005d1e <_printf_float+0x34e>
 8005d44:	4613      	mov	r3, r2
 8005d46:	4631      	mov	r1, r6
 8005d48:	4642      	mov	r2, r8
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	47b8      	blx	r7
 8005d4e:	3001      	adds	r0, #1
 8005d50:	d1c0      	bne.n	8005cd4 <_printf_float+0x304>
 8005d52:	e69e      	b.n	8005a92 <_printf_float+0xc2>
 8005d54:	2301      	movs	r3, #1
 8005d56:	4631      	mov	r1, r6
 8005d58:	4628      	mov	r0, r5
 8005d5a:	9205      	str	r2, [sp, #20]
 8005d5c:	47b8      	blx	r7
 8005d5e:	3001      	adds	r0, #1
 8005d60:	f43f ae97 	beq.w	8005a92 <_printf_float+0xc2>
 8005d64:	9a05      	ldr	r2, [sp, #20]
 8005d66:	f10b 0b01 	add.w	fp, fp, #1
 8005d6a:	e7b9      	b.n	8005ce0 <_printf_float+0x310>
 8005d6c:	ee18 3a10 	vmov	r3, s16
 8005d70:	4652      	mov	r2, sl
 8005d72:	4631      	mov	r1, r6
 8005d74:	4628      	mov	r0, r5
 8005d76:	47b8      	blx	r7
 8005d78:	3001      	adds	r0, #1
 8005d7a:	d1be      	bne.n	8005cfa <_printf_float+0x32a>
 8005d7c:	e689      	b.n	8005a92 <_printf_float+0xc2>
 8005d7e:	9a05      	ldr	r2, [sp, #20]
 8005d80:	464b      	mov	r3, r9
 8005d82:	4442      	add	r2, r8
 8005d84:	4631      	mov	r1, r6
 8005d86:	4628      	mov	r0, r5
 8005d88:	47b8      	blx	r7
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	d1c1      	bne.n	8005d12 <_printf_float+0x342>
 8005d8e:	e680      	b.n	8005a92 <_printf_float+0xc2>
 8005d90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d92:	2a01      	cmp	r2, #1
 8005d94:	dc01      	bgt.n	8005d9a <_printf_float+0x3ca>
 8005d96:	07db      	lsls	r3, r3, #31
 8005d98:	d538      	bpl.n	8005e0c <_printf_float+0x43c>
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	4631      	mov	r1, r6
 8005da0:	4628      	mov	r0, r5
 8005da2:	47b8      	blx	r7
 8005da4:	3001      	adds	r0, #1
 8005da6:	f43f ae74 	beq.w	8005a92 <_printf_float+0xc2>
 8005daa:	ee18 3a10 	vmov	r3, s16
 8005dae:	4652      	mov	r2, sl
 8005db0:	4631      	mov	r1, r6
 8005db2:	4628      	mov	r0, r5
 8005db4:	47b8      	blx	r7
 8005db6:	3001      	adds	r0, #1
 8005db8:	f43f ae6b 	beq.w	8005a92 <_printf_float+0xc2>
 8005dbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f7fa fea0 	bl	8000b08 <__aeabi_dcmpeq>
 8005dc8:	b9d8      	cbnz	r0, 8005e02 <_printf_float+0x432>
 8005dca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dcc:	f108 0201 	add.w	r2, r8, #1
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	4631      	mov	r1, r6
 8005dd4:	4628      	mov	r0, r5
 8005dd6:	47b8      	blx	r7
 8005dd8:	3001      	adds	r0, #1
 8005dda:	d10e      	bne.n	8005dfa <_printf_float+0x42a>
 8005ddc:	e659      	b.n	8005a92 <_printf_float+0xc2>
 8005dde:	2301      	movs	r3, #1
 8005de0:	4652      	mov	r2, sl
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	47b8      	blx	r7
 8005de8:	3001      	adds	r0, #1
 8005dea:	f43f ae52 	beq.w	8005a92 <_printf_float+0xc2>
 8005dee:	f108 0801 	add.w	r8, r8, #1
 8005df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005df4:	3b01      	subs	r3, #1
 8005df6:	4543      	cmp	r3, r8
 8005df8:	dcf1      	bgt.n	8005dde <_printf_float+0x40e>
 8005dfa:	464b      	mov	r3, r9
 8005dfc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e00:	e6dc      	b.n	8005bbc <_printf_float+0x1ec>
 8005e02:	f04f 0800 	mov.w	r8, #0
 8005e06:	f104 0a1a 	add.w	sl, r4, #26
 8005e0a:	e7f2      	b.n	8005df2 <_printf_float+0x422>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	4642      	mov	r2, r8
 8005e10:	e7df      	b.n	8005dd2 <_printf_float+0x402>
 8005e12:	2301      	movs	r3, #1
 8005e14:	464a      	mov	r2, r9
 8005e16:	4631      	mov	r1, r6
 8005e18:	4628      	mov	r0, r5
 8005e1a:	47b8      	blx	r7
 8005e1c:	3001      	adds	r0, #1
 8005e1e:	f43f ae38 	beq.w	8005a92 <_printf_float+0xc2>
 8005e22:	f108 0801 	add.w	r8, r8, #1
 8005e26:	68e3      	ldr	r3, [r4, #12]
 8005e28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e2a:	1a5b      	subs	r3, r3, r1
 8005e2c:	4543      	cmp	r3, r8
 8005e2e:	dcf0      	bgt.n	8005e12 <_printf_float+0x442>
 8005e30:	e6fa      	b.n	8005c28 <_printf_float+0x258>
 8005e32:	f04f 0800 	mov.w	r8, #0
 8005e36:	f104 0919 	add.w	r9, r4, #25
 8005e3a:	e7f4      	b.n	8005e26 <_printf_float+0x456>

08005e3c <_printf_common>:
 8005e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e40:	4616      	mov	r6, r2
 8005e42:	4699      	mov	r9, r3
 8005e44:	688a      	ldr	r2, [r1, #8]
 8005e46:	690b      	ldr	r3, [r1, #16]
 8005e48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	bfb8      	it	lt
 8005e50:	4613      	movlt	r3, r2
 8005e52:	6033      	str	r3, [r6, #0]
 8005e54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005e58:	4607      	mov	r7, r0
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	b10a      	cbz	r2, 8005e62 <_printf_common+0x26>
 8005e5e:	3301      	adds	r3, #1
 8005e60:	6033      	str	r3, [r6, #0]
 8005e62:	6823      	ldr	r3, [r4, #0]
 8005e64:	0699      	lsls	r1, r3, #26
 8005e66:	bf42      	ittt	mi
 8005e68:	6833      	ldrmi	r3, [r6, #0]
 8005e6a:	3302      	addmi	r3, #2
 8005e6c:	6033      	strmi	r3, [r6, #0]
 8005e6e:	6825      	ldr	r5, [r4, #0]
 8005e70:	f015 0506 	ands.w	r5, r5, #6
 8005e74:	d106      	bne.n	8005e84 <_printf_common+0x48>
 8005e76:	f104 0a19 	add.w	sl, r4, #25
 8005e7a:	68e3      	ldr	r3, [r4, #12]
 8005e7c:	6832      	ldr	r2, [r6, #0]
 8005e7e:	1a9b      	subs	r3, r3, r2
 8005e80:	42ab      	cmp	r3, r5
 8005e82:	dc26      	bgt.n	8005ed2 <_printf_common+0x96>
 8005e84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e88:	1e13      	subs	r3, r2, #0
 8005e8a:	6822      	ldr	r2, [r4, #0]
 8005e8c:	bf18      	it	ne
 8005e8e:	2301      	movne	r3, #1
 8005e90:	0692      	lsls	r2, r2, #26
 8005e92:	d42b      	bmi.n	8005eec <_printf_common+0xb0>
 8005e94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e98:	4649      	mov	r1, r9
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	47c0      	blx	r8
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d01e      	beq.n	8005ee0 <_printf_common+0xa4>
 8005ea2:	6823      	ldr	r3, [r4, #0]
 8005ea4:	68e5      	ldr	r5, [r4, #12]
 8005ea6:	6832      	ldr	r2, [r6, #0]
 8005ea8:	f003 0306 	and.w	r3, r3, #6
 8005eac:	2b04      	cmp	r3, #4
 8005eae:	bf08      	it	eq
 8005eb0:	1aad      	subeq	r5, r5, r2
 8005eb2:	68a3      	ldr	r3, [r4, #8]
 8005eb4:	6922      	ldr	r2, [r4, #16]
 8005eb6:	bf0c      	ite	eq
 8005eb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ebc:	2500      	movne	r5, #0
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	bfc4      	itt	gt
 8005ec2:	1a9b      	subgt	r3, r3, r2
 8005ec4:	18ed      	addgt	r5, r5, r3
 8005ec6:	2600      	movs	r6, #0
 8005ec8:	341a      	adds	r4, #26
 8005eca:	42b5      	cmp	r5, r6
 8005ecc:	d11a      	bne.n	8005f04 <_printf_common+0xc8>
 8005ece:	2000      	movs	r0, #0
 8005ed0:	e008      	b.n	8005ee4 <_printf_common+0xa8>
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	4652      	mov	r2, sl
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	4638      	mov	r0, r7
 8005eda:	47c0      	blx	r8
 8005edc:	3001      	adds	r0, #1
 8005ede:	d103      	bne.n	8005ee8 <_printf_common+0xac>
 8005ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ee8:	3501      	adds	r5, #1
 8005eea:	e7c6      	b.n	8005e7a <_printf_common+0x3e>
 8005eec:	18e1      	adds	r1, r4, r3
 8005eee:	1c5a      	adds	r2, r3, #1
 8005ef0:	2030      	movs	r0, #48	; 0x30
 8005ef2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ef6:	4422      	add	r2, r4
 8005ef8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005efc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f00:	3302      	adds	r3, #2
 8005f02:	e7c7      	b.n	8005e94 <_printf_common+0x58>
 8005f04:	2301      	movs	r3, #1
 8005f06:	4622      	mov	r2, r4
 8005f08:	4649      	mov	r1, r9
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	47c0      	blx	r8
 8005f0e:	3001      	adds	r0, #1
 8005f10:	d0e6      	beq.n	8005ee0 <_printf_common+0xa4>
 8005f12:	3601      	adds	r6, #1
 8005f14:	e7d9      	b.n	8005eca <_printf_common+0x8e>
	...

08005f18 <_printf_i>:
 8005f18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1c:	460c      	mov	r4, r1
 8005f1e:	4691      	mov	r9, r2
 8005f20:	7e27      	ldrb	r7, [r4, #24]
 8005f22:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005f24:	2f78      	cmp	r7, #120	; 0x78
 8005f26:	4680      	mov	r8, r0
 8005f28:	469a      	mov	sl, r3
 8005f2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f2e:	d807      	bhi.n	8005f40 <_printf_i+0x28>
 8005f30:	2f62      	cmp	r7, #98	; 0x62
 8005f32:	d80a      	bhi.n	8005f4a <_printf_i+0x32>
 8005f34:	2f00      	cmp	r7, #0
 8005f36:	f000 80d8 	beq.w	80060ea <_printf_i+0x1d2>
 8005f3a:	2f58      	cmp	r7, #88	; 0x58
 8005f3c:	f000 80a3 	beq.w	8006086 <_printf_i+0x16e>
 8005f40:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005f44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005f48:	e03a      	b.n	8005fc0 <_printf_i+0xa8>
 8005f4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005f4e:	2b15      	cmp	r3, #21
 8005f50:	d8f6      	bhi.n	8005f40 <_printf_i+0x28>
 8005f52:	a001      	add	r0, pc, #4	; (adr r0, 8005f58 <_printf_i+0x40>)
 8005f54:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005f58:	08005fb1 	.word	0x08005fb1
 8005f5c:	08005fc5 	.word	0x08005fc5
 8005f60:	08005f41 	.word	0x08005f41
 8005f64:	08005f41 	.word	0x08005f41
 8005f68:	08005f41 	.word	0x08005f41
 8005f6c:	08005f41 	.word	0x08005f41
 8005f70:	08005fc5 	.word	0x08005fc5
 8005f74:	08005f41 	.word	0x08005f41
 8005f78:	08005f41 	.word	0x08005f41
 8005f7c:	08005f41 	.word	0x08005f41
 8005f80:	08005f41 	.word	0x08005f41
 8005f84:	080060d1 	.word	0x080060d1
 8005f88:	08005ff5 	.word	0x08005ff5
 8005f8c:	080060b3 	.word	0x080060b3
 8005f90:	08005f41 	.word	0x08005f41
 8005f94:	08005f41 	.word	0x08005f41
 8005f98:	080060f3 	.word	0x080060f3
 8005f9c:	08005f41 	.word	0x08005f41
 8005fa0:	08005ff5 	.word	0x08005ff5
 8005fa4:	08005f41 	.word	0x08005f41
 8005fa8:	08005f41 	.word	0x08005f41
 8005fac:	080060bb 	.word	0x080060bb
 8005fb0:	680b      	ldr	r3, [r1, #0]
 8005fb2:	1d1a      	adds	r2, r3, #4
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	600a      	str	r2, [r1, #0]
 8005fb8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	e0a3      	b.n	800610c <_printf_i+0x1f4>
 8005fc4:	6825      	ldr	r5, [r4, #0]
 8005fc6:	6808      	ldr	r0, [r1, #0]
 8005fc8:	062e      	lsls	r6, r5, #24
 8005fca:	f100 0304 	add.w	r3, r0, #4
 8005fce:	d50a      	bpl.n	8005fe6 <_printf_i+0xce>
 8005fd0:	6805      	ldr	r5, [r0, #0]
 8005fd2:	600b      	str	r3, [r1, #0]
 8005fd4:	2d00      	cmp	r5, #0
 8005fd6:	da03      	bge.n	8005fe0 <_printf_i+0xc8>
 8005fd8:	232d      	movs	r3, #45	; 0x2d
 8005fda:	426d      	negs	r5, r5
 8005fdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005fe0:	485e      	ldr	r0, [pc, #376]	; (800615c <_printf_i+0x244>)
 8005fe2:	230a      	movs	r3, #10
 8005fe4:	e019      	b.n	800601a <_printf_i+0x102>
 8005fe6:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005fea:	6805      	ldr	r5, [r0, #0]
 8005fec:	600b      	str	r3, [r1, #0]
 8005fee:	bf18      	it	ne
 8005ff0:	b22d      	sxthne	r5, r5
 8005ff2:	e7ef      	b.n	8005fd4 <_printf_i+0xbc>
 8005ff4:	680b      	ldr	r3, [r1, #0]
 8005ff6:	6825      	ldr	r5, [r4, #0]
 8005ff8:	1d18      	adds	r0, r3, #4
 8005ffa:	6008      	str	r0, [r1, #0]
 8005ffc:	0628      	lsls	r0, r5, #24
 8005ffe:	d501      	bpl.n	8006004 <_printf_i+0xec>
 8006000:	681d      	ldr	r5, [r3, #0]
 8006002:	e002      	b.n	800600a <_printf_i+0xf2>
 8006004:	0669      	lsls	r1, r5, #25
 8006006:	d5fb      	bpl.n	8006000 <_printf_i+0xe8>
 8006008:	881d      	ldrh	r5, [r3, #0]
 800600a:	4854      	ldr	r0, [pc, #336]	; (800615c <_printf_i+0x244>)
 800600c:	2f6f      	cmp	r7, #111	; 0x6f
 800600e:	bf0c      	ite	eq
 8006010:	2308      	moveq	r3, #8
 8006012:	230a      	movne	r3, #10
 8006014:	2100      	movs	r1, #0
 8006016:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800601a:	6866      	ldr	r6, [r4, #4]
 800601c:	60a6      	str	r6, [r4, #8]
 800601e:	2e00      	cmp	r6, #0
 8006020:	bfa2      	ittt	ge
 8006022:	6821      	ldrge	r1, [r4, #0]
 8006024:	f021 0104 	bicge.w	r1, r1, #4
 8006028:	6021      	strge	r1, [r4, #0]
 800602a:	b90d      	cbnz	r5, 8006030 <_printf_i+0x118>
 800602c:	2e00      	cmp	r6, #0
 800602e:	d04d      	beq.n	80060cc <_printf_i+0x1b4>
 8006030:	4616      	mov	r6, r2
 8006032:	fbb5 f1f3 	udiv	r1, r5, r3
 8006036:	fb03 5711 	mls	r7, r3, r1, r5
 800603a:	5dc7      	ldrb	r7, [r0, r7]
 800603c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006040:	462f      	mov	r7, r5
 8006042:	42bb      	cmp	r3, r7
 8006044:	460d      	mov	r5, r1
 8006046:	d9f4      	bls.n	8006032 <_printf_i+0x11a>
 8006048:	2b08      	cmp	r3, #8
 800604a:	d10b      	bne.n	8006064 <_printf_i+0x14c>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	07df      	lsls	r7, r3, #31
 8006050:	d508      	bpl.n	8006064 <_printf_i+0x14c>
 8006052:	6923      	ldr	r3, [r4, #16]
 8006054:	6861      	ldr	r1, [r4, #4]
 8006056:	4299      	cmp	r1, r3
 8006058:	bfde      	ittt	le
 800605a:	2330      	movle	r3, #48	; 0x30
 800605c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006060:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006064:	1b92      	subs	r2, r2, r6
 8006066:	6122      	str	r2, [r4, #16]
 8006068:	f8cd a000 	str.w	sl, [sp]
 800606c:	464b      	mov	r3, r9
 800606e:	aa03      	add	r2, sp, #12
 8006070:	4621      	mov	r1, r4
 8006072:	4640      	mov	r0, r8
 8006074:	f7ff fee2 	bl	8005e3c <_printf_common>
 8006078:	3001      	adds	r0, #1
 800607a:	d14c      	bne.n	8006116 <_printf_i+0x1fe>
 800607c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006080:	b004      	add	sp, #16
 8006082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006086:	4835      	ldr	r0, [pc, #212]	; (800615c <_printf_i+0x244>)
 8006088:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	680e      	ldr	r6, [r1, #0]
 8006090:	061f      	lsls	r7, r3, #24
 8006092:	f856 5b04 	ldr.w	r5, [r6], #4
 8006096:	600e      	str	r6, [r1, #0]
 8006098:	d514      	bpl.n	80060c4 <_printf_i+0x1ac>
 800609a:	07d9      	lsls	r1, r3, #31
 800609c:	bf44      	itt	mi
 800609e:	f043 0320 	orrmi.w	r3, r3, #32
 80060a2:	6023      	strmi	r3, [r4, #0]
 80060a4:	b91d      	cbnz	r5, 80060ae <_printf_i+0x196>
 80060a6:	6823      	ldr	r3, [r4, #0]
 80060a8:	f023 0320 	bic.w	r3, r3, #32
 80060ac:	6023      	str	r3, [r4, #0]
 80060ae:	2310      	movs	r3, #16
 80060b0:	e7b0      	b.n	8006014 <_printf_i+0xfc>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	f043 0320 	orr.w	r3, r3, #32
 80060b8:	6023      	str	r3, [r4, #0]
 80060ba:	2378      	movs	r3, #120	; 0x78
 80060bc:	4828      	ldr	r0, [pc, #160]	; (8006160 <_printf_i+0x248>)
 80060be:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060c2:	e7e3      	b.n	800608c <_printf_i+0x174>
 80060c4:	065e      	lsls	r6, r3, #25
 80060c6:	bf48      	it	mi
 80060c8:	b2ad      	uxthmi	r5, r5
 80060ca:	e7e6      	b.n	800609a <_printf_i+0x182>
 80060cc:	4616      	mov	r6, r2
 80060ce:	e7bb      	b.n	8006048 <_printf_i+0x130>
 80060d0:	680b      	ldr	r3, [r1, #0]
 80060d2:	6826      	ldr	r6, [r4, #0]
 80060d4:	6960      	ldr	r0, [r4, #20]
 80060d6:	1d1d      	adds	r5, r3, #4
 80060d8:	600d      	str	r5, [r1, #0]
 80060da:	0635      	lsls	r5, r6, #24
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	d501      	bpl.n	80060e4 <_printf_i+0x1cc>
 80060e0:	6018      	str	r0, [r3, #0]
 80060e2:	e002      	b.n	80060ea <_printf_i+0x1d2>
 80060e4:	0671      	lsls	r1, r6, #25
 80060e6:	d5fb      	bpl.n	80060e0 <_printf_i+0x1c8>
 80060e8:	8018      	strh	r0, [r3, #0]
 80060ea:	2300      	movs	r3, #0
 80060ec:	6123      	str	r3, [r4, #16]
 80060ee:	4616      	mov	r6, r2
 80060f0:	e7ba      	b.n	8006068 <_printf_i+0x150>
 80060f2:	680b      	ldr	r3, [r1, #0]
 80060f4:	1d1a      	adds	r2, r3, #4
 80060f6:	600a      	str	r2, [r1, #0]
 80060f8:	681e      	ldr	r6, [r3, #0]
 80060fa:	6862      	ldr	r2, [r4, #4]
 80060fc:	2100      	movs	r1, #0
 80060fe:	4630      	mov	r0, r6
 8006100:	f7fa f88e 	bl	8000220 <memchr>
 8006104:	b108      	cbz	r0, 800610a <_printf_i+0x1f2>
 8006106:	1b80      	subs	r0, r0, r6
 8006108:	6060      	str	r0, [r4, #4]
 800610a:	6863      	ldr	r3, [r4, #4]
 800610c:	6123      	str	r3, [r4, #16]
 800610e:	2300      	movs	r3, #0
 8006110:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006114:	e7a8      	b.n	8006068 <_printf_i+0x150>
 8006116:	6923      	ldr	r3, [r4, #16]
 8006118:	4632      	mov	r2, r6
 800611a:	4649      	mov	r1, r9
 800611c:	4640      	mov	r0, r8
 800611e:	47d0      	blx	sl
 8006120:	3001      	adds	r0, #1
 8006122:	d0ab      	beq.n	800607c <_printf_i+0x164>
 8006124:	6823      	ldr	r3, [r4, #0]
 8006126:	079b      	lsls	r3, r3, #30
 8006128:	d413      	bmi.n	8006152 <_printf_i+0x23a>
 800612a:	68e0      	ldr	r0, [r4, #12]
 800612c:	9b03      	ldr	r3, [sp, #12]
 800612e:	4298      	cmp	r0, r3
 8006130:	bfb8      	it	lt
 8006132:	4618      	movlt	r0, r3
 8006134:	e7a4      	b.n	8006080 <_printf_i+0x168>
 8006136:	2301      	movs	r3, #1
 8006138:	4632      	mov	r2, r6
 800613a:	4649      	mov	r1, r9
 800613c:	4640      	mov	r0, r8
 800613e:	47d0      	blx	sl
 8006140:	3001      	adds	r0, #1
 8006142:	d09b      	beq.n	800607c <_printf_i+0x164>
 8006144:	3501      	adds	r5, #1
 8006146:	68e3      	ldr	r3, [r4, #12]
 8006148:	9903      	ldr	r1, [sp, #12]
 800614a:	1a5b      	subs	r3, r3, r1
 800614c:	42ab      	cmp	r3, r5
 800614e:	dcf2      	bgt.n	8006136 <_printf_i+0x21e>
 8006150:	e7eb      	b.n	800612a <_printf_i+0x212>
 8006152:	2500      	movs	r5, #0
 8006154:	f104 0619 	add.w	r6, r4, #25
 8006158:	e7f5      	b.n	8006146 <_printf_i+0x22e>
 800615a:	bf00      	nop
 800615c:	08009c46 	.word	0x08009c46
 8006160:	08009c57 	.word	0x08009c57

08006164 <siprintf>:
 8006164:	b40e      	push	{r1, r2, r3}
 8006166:	b500      	push	{lr}
 8006168:	b09c      	sub	sp, #112	; 0x70
 800616a:	ab1d      	add	r3, sp, #116	; 0x74
 800616c:	9002      	str	r0, [sp, #8]
 800616e:	9006      	str	r0, [sp, #24]
 8006170:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006174:	4809      	ldr	r0, [pc, #36]	; (800619c <siprintf+0x38>)
 8006176:	9107      	str	r1, [sp, #28]
 8006178:	9104      	str	r1, [sp, #16]
 800617a:	4909      	ldr	r1, [pc, #36]	; (80061a0 <siprintf+0x3c>)
 800617c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006180:	9105      	str	r1, [sp, #20]
 8006182:	6800      	ldr	r0, [r0, #0]
 8006184:	9301      	str	r3, [sp, #4]
 8006186:	a902      	add	r1, sp, #8
 8006188:	f001 fb34 	bl	80077f4 <_svfiprintf_r>
 800618c:	9b02      	ldr	r3, [sp, #8]
 800618e:	2200      	movs	r2, #0
 8006190:	701a      	strb	r2, [r3, #0]
 8006192:	b01c      	add	sp, #112	; 0x70
 8006194:	f85d eb04 	ldr.w	lr, [sp], #4
 8006198:	b003      	add	sp, #12
 800619a:	4770      	bx	lr
 800619c:	20000014 	.word	0x20000014
 80061a0:	ffff0208 	.word	0xffff0208

080061a4 <quorem>:
 80061a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a8:	6903      	ldr	r3, [r0, #16]
 80061aa:	690c      	ldr	r4, [r1, #16]
 80061ac:	42a3      	cmp	r3, r4
 80061ae:	4607      	mov	r7, r0
 80061b0:	f2c0 8081 	blt.w	80062b6 <quorem+0x112>
 80061b4:	3c01      	subs	r4, #1
 80061b6:	f101 0814 	add.w	r8, r1, #20
 80061ba:	f100 0514 	add.w	r5, r0, #20
 80061be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061c2:	9301      	str	r3, [sp, #4]
 80061c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061cc:	3301      	adds	r3, #1
 80061ce:	429a      	cmp	r2, r3
 80061d0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80061dc:	d331      	bcc.n	8006242 <quorem+0x9e>
 80061de:	f04f 0e00 	mov.w	lr, #0
 80061e2:	4640      	mov	r0, r8
 80061e4:	46ac      	mov	ip, r5
 80061e6:	46f2      	mov	sl, lr
 80061e8:	f850 2b04 	ldr.w	r2, [r0], #4
 80061ec:	b293      	uxth	r3, r2
 80061ee:	fb06 e303 	mla	r3, r6, r3, lr
 80061f2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80061f6:	b29b      	uxth	r3, r3
 80061f8:	ebaa 0303 	sub.w	r3, sl, r3
 80061fc:	0c12      	lsrs	r2, r2, #16
 80061fe:	f8dc a000 	ldr.w	sl, [ip]
 8006202:	fb06 e202 	mla	r2, r6, r2, lr
 8006206:	fa13 f38a 	uxtah	r3, r3, sl
 800620a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800620e:	fa1f fa82 	uxth.w	sl, r2
 8006212:	f8dc 2000 	ldr.w	r2, [ip]
 8006216:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800621a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800621e:	b29b      	uxth	r3, r3
 8006220:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006224:	4581      	cmp	r9, r0
 8006226:	f84c 3b04 	str.w	r3, [ip], #4
 800622a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800622e:	d2db      	bcs.n	80061e8 <quorem+0x44>
 8006230:	f855 300b 	ldr.w	r3, [r5, fp]
 8006234:	b92b      	cbnz	r3, 8006242 <quorem+0x9e>
 8006236:	9b01      	ldr	r3, [sp, #4]
 8006238:	3b04      	subs	r3, #4
 800623a:	429d      	cmp	r5, r3
 800623c:	461a      	mov	r2, r3
 800623e:	d32e      	bcc.n	800629e <quorem+0xfa>
 8006240:	613c      	str	r4, [r7, #16]
 8006242:	4638      	mov	r0, r7
 8006244:	f001 f8c0 	bl	80073c8 <__mcmp>
 8006248:	2800      	cmp	r0, #0
 800624a:	db24      	blt.n	8006296 <quorem+0xf2>
 800624c:	3601      	adds	r6, #1
 800624e:	4628      	mov	r0, r5
 8006250:	f04f 0c00 	mov.w	ip, #0
 8006254:	f858 2b04 	ldr.w	r2, [r8], #4
 8006258:	f8d0 e000 	ldr.w	lr, [r0]
 800625c:	b293      	uxth	r3, r2
 800625e:	ebac 0303 	sub.w	r3, ip, r3
 8006262:	0c12      	lsrs	r2, r2, #16
 8006264:	fa13 f38e 	uxtah	r3, r3, lr
 8006268:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800626c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006270:	b29b      	uxth	r3, r3
 8006272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006276:	45c1      	cmp	r9, r8
 8006278:	f840 3b04 	str.w	r3, [r0], #4
 800627c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006280:	d2e8      	bcs.n	8006254 <quorem+0xb0>
 8006282:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006286:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800628a:	b922      	cbnz	r2, 8006296 <quorem+0xf2>
 800628c:	3b04      	subs	r3, #4
 800628e:	429d      	cmp	r5, r3
 8006290:	461a      	mov	r2, r3
 8006292:	d30a      	bcc.n	80062aa <quorem+0x106>
 8006294:	613c      	str	r4, [r7, #16]
 8006296:	4630      	mov	r0, r6
 8006298:	b003      	add	sp, #12
 800629a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800629e:	6812      	ldr	r2, [r2, #0]
 80062a0:	3b04      	subs	r3, #4
 80062a2:	2a00      	cmp	r2, #0
 80062a4:	d1cc      	bne.n	8006240 <quorem+0x9c>
 80062a6:	3c01      	subs	r4, #1
 80062a8:	e7c7      	b.n	800623a <quorem+0x96>
 80062aa:	6812      	ldr	r2, [r2, #0]
 80062ac:	3b04      	subs	r3, #4
 80062ae:	2a00      	cmp	r2, #0
 80062b0:	d1f0      	bne.n	8006294 <quorem+0xf0>
 80062b2:	3c01      	subs	r4, #1
 80062b4:	e7eb      	b.n	800628e <quorem+0xea>
 80062b6:	2000      	movs	r0, #0
 80062b8:	e7ee      	b.n	8006298 <quorem+0xf4>
 80062ba:	0000      	movs	r0, r0
 80062bc:	0000      	movs	r0, r0
	...

080062c0 <_dtoa_r>:
 80062c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c4:	ed2d 8b02 	vpush	{d8}
 80062c8:	ec57 6b10 	vmov	r6, r7, d0
 80062cc:	b095      	sub	sp, #84	; 0x54
 80062ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80062d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80062d4:	9105      	str	r1, [sp, #20]
 80062d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80062da:	4604      	mov	r4, r0
 80062dc:	9209      	str	r2, [sp, #36]	; 0x24
 80062de:	930f      	str	r3, [sp, #60]	; 0x3c
 80062e0:	b975      	cbnz	r5, 8006300 <_dtoa_r+0x40>
 80062e2:	2010      	movs	r0, #16
 80062e4:	f000 fddc 	bl	8006ea0 <malloc>
 80062e8:	4602      	mov	r2, r0
 80062ea:	6260      	str	r0, [r4, #36]	; 0x24
 80062ec:	b920      	cbnz	r0, 80062f8 <_dtoa_r+0x38>
 80062ee:	4bb2      	ldr	r3, [pc, #712]	; (80065b8 <_dtoa_r+0x2f8>)
 80062f0:	21ea      	movs	r1, #234	; 0xea
 80062f2:	48b2      	ldr	r0, [pc, #712]	; (80065bc <_dtoa_r+0x2fc>)
 80062f4:	f001 fb8e 	bl	8007a14 <__assert_func>
 80062f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80062fc:	6005      	str	r5, [r0, #0]
 80062fe:	60c5      	str	r5, [r0, #12]
 8006300:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006302:	6819      	ldr	r1, [r3, #0]
 8006304:	b151      	cbz	r1, 800631c <_dtoa_r+0x5c>
 8006306:	685a      	ldr	r2, [r3, #4]
 8006308:	604a      	str	r2, [r1, #4]
 800630a:	2301      	movs	r3, #1
 800630c:	4093      	lsls	r3, r2
 800630e:	608b      	str	r3, [r1, #8]
 8006310:	4620      	mov	r0, r4
 8006312:	f000 fe1b 	bl	8006f4c <_Bfree>
 8006316:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006318:	2200      	movs	r2, #0
 800631a:	601a      	str	r2, [r3, #0]
 800631c:	1e3b      	subs	r3, r7, #0
 800631e:	bfb9      	ittee	lt
 8006320:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006324:	9303      	strlt	r3, [sp, #12]
 8006326:	2300      	movge	r3, #0
 8006328:	f8c8 3000 	strge.w	r3, [r8]
 800632c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006330:	4ba3      	ldr	r3, [pc, #652]	; (80065c0 <_dtoa_r+0x300>)
 8006332:	bfbc      	itt	lt
 8006334:	2201      	movlt	r2, #1
 8006336:	f8c8 2000 	strlt.w	r2, [r8]
 800633a:	ea33 0309 	bics.w	r3, r3, r9
 800633e:	d11b      	bne.n	8006378 <_dtoa_r+0xb8>
 8006340:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006342:	f242 730f 	movw	r3, #9999	; 0x270f
 8006346:	6013      	str	r3, [r2, #0]
 8006348:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800634c:	4333      	orrs	r3, r6
 800634e:	f000 857a 	beq.w	8006e46 <_dtoa_r+0xb86>
 8006352:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006354:	b963      	cbnz	r3, 8006370 <_dtoa_r+0xb0>
 8006356:	4b9b      	ldr	r3, [pc, #620]	; (80065c4 <_dtoa_r+0x304>)
 8006358:	e024      	b.n	80063a4 <_dtoa_r+0xe4>
 800635a:	4b9b      	ldr	r3, [pc, #620]	; (80065c8 <_dtoa_r+0x308>)
 800635c:	9300      	str	r3, [sp, #0]
 800635e:	3308      	adds	r3, #8
 8006360:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006362:	6013      	str	r3, [r2, #0]
 8006364:	9800      	ldr	r0, [sp, #0]
 8006366:	b015      	add	sp, #84	; 0x54
 8006368:	ecbd 8b02 	vpop	{d8}
 800636c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006370:	4b94      	ldr	r3, [pc, #592]	; (80065c4 <_dtoa_r+0x304>)
 8006372:	9300      	str	r3, [sp, #0]
 8006374:	3303      	adds	r3, #3
 8006376:	e7f3      	b.n	8006360 <_dtoa_r+0xa0>
 8006378:	ed9d 7b02 	vldr	d7, [sp, #8]
 800637c:	2200      	movs	r2, #0
 800637e:	ec51 0b17 	vmov	r0, r1, d7
 8006382:	2300      	movs	r3, #0
 8006384:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006388:	f7fa fbbe 	bl	8000b08 <__aeabi_dcmpeq>
 800638c:	4680      	mov	r8, r0
 800638e:	b158      	cbz	r0, 80063a8 <_dtoa_r+0xe8>
 8006390:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006392:	2301      	movs	r3, #1
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006398:	2b00      	cmp	r3, #0
 800639a:	f000 8551 	beq.w	8006e40 <_dtoa_r+0xb80>
 800639e:	488b      	ldr	r0, [pc, #556]	; (80065cc <_dtoa_r+0x30c>)
 80063a0:	6018      	str	r0, [r3, #0]
 80063a2:	1e43      	subs	r3, r0, #1
 80063a4:	9300      	str	r3, [sp, #0]
 80063a6:	e7dd      	b.n	8006364 <_dtoa_r+0xa4>
 80063a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80063ac:	aa12      	add	r2, sp, #72	; 0x48
 80063ae:	a913      	add	r1, sp, #76	; 0x4c
 80063b0:	4620      	mov	r0, r4
 80063b2:	f001 f8ad 	bl	8007510 <__d2b>
 80063b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063ba:	4683      	mov	fp, r0
 80063bc:	2d00      	cmp	r5, #0
 80063be:	d07c      	beq.n	80064ba <_dtoa_r+0x1fa>
 80063c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80063c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80063ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80063d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80063d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063da:	4b7d      	ldr	r3, [pc, #500]	; (80065d0 <_dtoa_r+0x310>)
 80063dc:	2200      	movs	r2, #0
 80063de:	4630      	mov	r0, r6
 80063e0:	4639      	mov	r1, r7
 80063e2:	f7f9 ff71 	bl	80002c8 <__aeabi_dsub>
 80063e6:	a36e      	add	r3, pc, #440	; (adr r3, 80065a0 <_dtoa_r+0x2e0>)
 80063e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ec:	f7fa f924 	bl	8000638 <__aeabi_dmul>
 80063f0:	a36d      	add	r3, pc, #436	; (adr r3, 80065a8 <_dtoa_r+0x2e8>)
 80063f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063f6:	f7f9 ff69 	bl	80002cc <__adddf3>
 80063fa:	4606      	mov	r6, r0
 80063fc:	4628      	mov	r0, r5
 80063fe:	460f      	mov	r7, r1
 8006400:	f7fa f8b0 	bl	8000564 <__aeabi_i2d>
 8006404:	a36a      	add	r3, pc, #424	; (adr r3, 80065b0 <_dtoa_r+0x2f0>)
 8006406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800640a:	f7fa f915 	bl	8000638 <__aeabi_dmul>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4630      	mov	r0, r6
 8006414:	4639      	mov	r1, r7
 8006416:	f7f9 ff59 	bl	80002cc <__adddf3>
 800641a:	4606      	mov	r6, r0
 800641c:	460f      	mov	r7, r1
 800641e:	f7fa fbbb 	bl	8000b98 <__aeabi_d2iz>
 8006422:	2200      	movs	r2, #0
 8006424:	4682      	mov	sl, r0
 8006426:	2300      	movs	r3, #0
 8006428:	4630      	mov	r0, r6
 800642a:	4639      	mov	r1, r7
 800642c:	f7fa fb76 	bl	8000b1c <__aeabi_dcmplt>
 8006430:	b148      	cbz	r0, 8006446 <_dtoa_r+0x186>
 8006432:	4650      	mov	r0, sl
 8006434:	f7fa f896 	bl	8000564 <__aeabi_i2d>
 8006438:	4632      	mov	r2, r6
 800643a:	463b      	mov	r3, r7
 800643c:	f7fa fb64 	bl	8000b08 <__aeabi_dcmpeq>
 8006440:	b908      	cbnz	r0, 8006446 <_dtoa_r+0x186>
 8006442:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006446:	f1ba 0f16 	cmp.w	sl, #22
 800644a:	d854      	bhi.n	80064f6 <_dtoa_r+0x236>
 800644c:	4b61      	ldr	r3, [pc, #388]	; (80065d4 <_dtoa_r+0x314>)
 800644e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006456:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800645a:	f7fa fb5f 	bl	8000b1c <__aeabi_dcmplt>
 800645e:	2800      	cmp	r0, #0
 8006460:	d04b      	beq.n	80064fa <_dtoa_r+0x23a>
 8006462:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006466:	2300      	movs	r3, #0
 8006468:	930e      	str	r3, [sp, #56]	; 0x38
 800646a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800646c:	1b5d      	subs	r5, r3, r5
 800646e:	1e6b      	subs	r3, r5, #1
 8006470:	9304      	str	r3, [sp, #16]
 8006472:	bf43      	ittte	mi
 8006474:	2300      	movmi	r3, #0
 8006476:	f1c5 0801 	rsbmi	r8, r5, #1
 800647a:	9304      	strmi	r3, [sp, #16]
 800647c:	f04f 0800 	movpl.w	r8, #0
 8006480:	f1ba 0f00 	cmp.w	sl, #0
 8006484:	db3b      	blt.n	80064fe <_dtoa_r+0x23e>
 8006486:	9b04      	ldr	r3, [sp, #16]
 8006488:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800648c:	4453      	add	r3, sl
 800648e:	9304      	str	r3, [sp, #16]
 8006490:	2300      	movs	r3, #0
 8006492:	9306      	str	r3, [sp, #24]
 8006494:	9b05      	ldr	r3, [sp, #20]
 8006496:	2b09      	cmp	r3, #9
 8006498:	d869      	bhi.n	800656e <_dtoa_r+0x2ae>
 800649a:	2b05      	cmp	r3, #5
 800649c:	bfc4      	itt	gt
 800649e:	3b04      	subgt	r3, #4
 80064a0:	9305      	strgt	r3, [sp, #20]
 80064a2:	9b05      	ldr	r3, [sp, #20]
 80064a4:	f1a3 0302 	sub.w	r3, r3, #2
 80064a8:	bfcc      	ite	gt
 80064aa:	2500      	movgt	r5, #0
 80064ac:	2501      	movle	r5, #1
 80064ae:	2b03      	cmp	r3, #3
 80064b0:	d869      	bhi.n	8006586 <_dtoa_r+0x2c6>
 80064b2:	e8df f003 	tbb	[pc, r3]
 80064b6:	4e2c      	.short	0x4e2c
 80064b8:	5a4c      	.short	0x5a4c
 80064ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80064be:	441d      	add	r5, r3
 80064c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064c4:	2b20      	cmp	r3, #32
 80064c6:	bfc1      	itttt	gt
 80064c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80064cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80064d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80064d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80064d8:	bfda      	itte	le
 80064da:	f1c3 0320 	rsble	r3, r3, #32
 80064de:	fa06 f003 	lslle.w	r0, r6, r3
 80064e2:	4318      	orrgt	r0, r3
 80064e4:	f7fa f82e 	bl	8000544 <__aeabi_ui2d>
 80064e8:	2301      	movs	r3, #1
 80064ea:	4606      	mov	r6, r0
 80064ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80064f0:	3d01      	subs	r5, #1
 80064f2:	9310      	str	r3, [sp, #64]	; 0x40
 80064f4:	e771      	b.n	80063da <_dtoa_r+0x11a>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e7b6      	b.n	8006468 <_dtoa_r+0x1a8>
 80064fa:	900e      	str	r0, [sp, #56]	; 0x38
 80064fc:	e7b5      	b.n	800646a <_dtoa_r+0x1aa>
 80064fe:	f1ca 0300 	rsb	r3, sl, #0
 8006502:	9306      	str	r3, [sp, #24]
 8006504:	2300      	movs	r3, #0
 8006506:	eba8 080a 	sub.w	r8, r8, sl
 800650a:	930d      	str	r3, [sp, #52]	; 0x34
 800650c:	e7c2      	b.n	8006494 <_dtoa_r+0x1d4>
 800650e:	2300      	movs	r3, #0
 8006510:	9308      	str	r3, [sp, #32]
 8006512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	dc39      	bgt.n	800658c <_dtoa_r+0x2cc>
 8006518:	f04f 0901 	mov.w	r9, #1
 800651c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006520:	464b      	mov	r3, r9
 8006522:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006526:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006528:	2200      	movs	r2, #0
 800652a:	6042      	str	r2, [r0, #4]
 800652c:	2204      	movs	r2, #4
 800652e:	f102 0614 	add.w	r6, r2, #20
 8006532:	429e      	cmp	r6, r3
 8006534:	6841      	ldr	r1, [r0, #4]
 8006536:	d92f      	bls.n	8006598 <_dtoa_r+0x2d8>
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fcc7 	bl	8006ecc <_Balloc>
 800653e:	9000      	str	r0, [sp, #0]
 8006540:	2800      	cmp	r0, #0
 8006542:	d14b      	bne.n	80065dc <_dtoa_r+0x31c>
 8006544:	4b24      	ldr	r3, [pc, #144]	; (80065d8 <_dtoa_r+0x318>)
 8006546:	4602      	mov	r2, r0
 8006548:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800654c:	e6d1      	b.n	80062f2 <_dtoa_r+0x32>
 800654e:	2301      	movs	r3, #1
 8006550:	e7de      	b.n	8006510 <_dtoa_r+0x250>
 8006552:	2300      	movs	r3, #0
 8006554:	9308      	str	r3, [sp, #32]
 8006556:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006558:	eb0a 0903 	add.w	r9, sl, r3
 800655c:	f109 0301 	add.w	r3, r9, #1
 8006560:	2b01      	cmp	r3, #1
 8006562:	9301      	str	r3, [sp, #4]
 8006564:	bfb8      	it	lt
 8006566:	2301      	movlt	r3, #1
 8006568:	e7dd      	b.n	8006526 <_dtoa_r+0x266>
 800656a:	2301      	movs	r3, #1
 800656c:	e7f2      	b.n	8006554 <_dtoa_r+0x294>
 800656e:	2501      	movs	r5, #1
 8006570:	2300      	movs	r3, #0
 8006572:	9305      	str	r3, [sp, #20]
 8006574:	9508      	str	r5, [sp, #32]
 8006576:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800657a:	2200      	movs	r2, #0
 800657c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006580:	2312      	movs	r3, #18
 8006582:	9209      	str	r2, [sp, #36]	; 0x24
 8006584:	e7cf      	b.n	8006526 <_dtoa_r+0x266>
 8006586:	2301      	movs	r3, #1
 8006588:	9308      	str	r3, [sp, #32]
 800658a:	e7f4      	b.n	8006576 <_dtoa_r+0x2b6>
 800658c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8006590:	f8cd 9004 	str.w	r9, [sp, #4]
 8006594:	464b      	mov	r3, r9
 8006596:	e7c6      	b.n	8006526 <_dtoa_r+0x266>
 8006598:	3101      	adds	r1, #1
 800659a:	6041      	str	r1, [r0, #4]
 800659c:	0052      	lsls	r2, r2, #1
 800659e:	e7c6      	b.n	800652e <_dtoa_r+0x26e>
 80065a0:	636f4361 	.word	0x636f4361
 80065a4:	3fd287a7 	.word	0x3fd287a7
 80065a8:	8b60c8b3 	.word	0x8b60c8b3
 80065ac:	3fc68a28 	.word	0x3fc68a28
 80065b0:	509f79fb 	.word	0x509f79fb
 80065b4:	3fd34413 	.word	0x3fd34413
 80065b8:	08009c75 	.word	0x08009c75
 80065bc:	08009c8c 	.word	0x08009c8c
 80065c0:	7ff00000 	.word	0x7ff00000
 80065c4:	08009c71 	.word	0x08009c71
 80065c8:	08009c68 	.word	0x08009c68
 80065cc:	08009c45 	.word	0x08009c45
 80065d0:	3ff80000 	.word	0x3ff80000
 80065d4:	08009d88 	.word	0x08009d88
 80065d8:	08009ceb 	.word	0x08009ceb
 80065dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065de:	9a00      	ldr	r2, [sp, #0]
 80065e0:	601a      	str	r2, [r3, #0]
 80065e2:	9b01      	ldr	r3, [sp, #4]
 80065e4:	2b0e      	cmp	r3, #14
 80065e6:	f200 80ad 	bhi.w	8006744 <_dtoa_r+0x484>
 80065ea:	2d00      	cmp	r5, #0
 80065ec:	f000 80aa 	beq.w	8006744 <_dtoa_r+0x484>
 80065f0:	f1ba 0f00 	cmp.w	sl, #0
 80065f4:	dd36      	ble.n	8006664 <_dtoa_r+0x3a4>
 80065f6:	4ac3      	ldr	r2, [pc, #780]	; (8006904 <_dtoa_r+0x644>)
 80065f8:	f00a 030f 	and.w	r3, sl, #15
 80065fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006600:	ed93 7b00 	vldr	d7, [r3]
 8006604:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8006608:	ea4f 172a 	mov.w	r7, sl, asr #4
 800660c:	eeb0 8a47 	vmov.f32	s16, s14
 8006610:	eef0 8a67 	vmov.f32	s17, s15
 8006614:	d016      	beq.n	8006644 <_dtoa_r+0x384>
 8006616:	4bbc      	ldr	r3, [pc, #752]	; (8006908 <_dtoa_r+0x648>)
 8006618:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800661c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006620:	f7fa f934 	bl	800088c <__aeabi_ddiv>
 8006624:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006628:	f007 070f 	and.w	r7, r7, #15
 800662c:	2503      	movs	r5, #3
 800662e:	4eb6      	ldr	r6, [pc, #728]	; (8006908 <_dtoa_r+0x648>)
 8006630:	b957      	cbnz	r7, 8006648 <_dtoa_r+0x388>
 8006632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006636:	ec53 2b18 	vmov	r2, r3, d8
 800663a:	f7fa f927 	bl	800088c <__aeabi_ddiv>
 800663e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006642:	e029      	b.n	8006698 <_dtoa_r+0x3d8>
 8006644:	2502      	movs	r5, #2
 8006646:	e7f2      	b.n	800662e <_dtoa_r+0x36e>
 8006648:	07f9      	lsls	r1, r7, #31
 800664a:	d508      	bpl.n	800665e <_dtoa_r+0x39e>
 800664c:	ec51 0b18 	vmov	r0, r1, d8
 8006650:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006654:	f7f9 fff0 	bl	8000638 <__aeabi_dmul>
 8006658:	ec41 0b18 	vmov	d8, r0, r1
 800665c:	3501      	adds	r5, #1
 800665e:	107f      	asrs	r7, r7, #1
 8006660:	3608      	adds	r6, #8
 8006662:	e7e5      	b.n	8006630 <_dtoa_r+0x370>
 8006664:	f000 80a6 	beq.w	80067b4 <_dtoa_r+0x4f4>
 8006668:	f1ca 0600 	rsb	r6, sl, #0
 800666c:	4ba5      	ldr	r3, [pc, #660]	; (8006904 <_dtoa_r+0x644>)
 800666e:	4fa6      	ldr	r7, [pc, #664]	; (8006908 <_dtoa_r+0x648>)
 8006670:	f006 020f 	and.w	r2, r6, #15
 8006674:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800667c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006680:	f7f9 ffda 	bl	8000638 <__aeabi_dmul>
 8006684:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006688:	1136      	asrs	r6, r6, #4
 800668a:	2300      	movs	r3, #0
 800668c:	2502      	movs	r5, #2
 800668e:	2e00      	cmp	r6, #0
 8006690:	f040 8085 	bne.w	800679e <_dtoa_r+0x4de>
 8006694:	2b00      	cmp	r3, #0
 8006696:	d1d2      	bne.n	800663e <_dtoa_r+0x37e>
 8006698:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800669a:	2b00      	cmp	r3, #0
 800669c:	f000 808c 	beq.w	80067b8 <_dtoa_r+0x4f8>
 80066a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80066a4:	4b99      	ldr	r3, [pc, #612]	; (800690c <_dtoa_r+0x64c>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	4630      	mov	r0, r6
 80066aa:	4639      	mov	r1, r7
 80066ac:	f7fa fa36 	bl	8000b1c <__aeabi_dcmplt>
 80066b0:	2800      	cmp	r0, #0
 80066b2:	f000 8081 	beq.w	80067b8 <_dtoa_r+0x4f8>
 80066b6:	9b01      	ldr	r3, [sp, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d07d      	beq.n	80067b8 <_dtoa_r+0x4f8>
 80066bc:	f1b9 0f00 	cmp.w	r9, #0
 80066c0:	dd3c      	ble.n	800673c <_dtoa_r+0x47c>
 80066c2:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80066c6:	9307      	str	r3, [sp, #28]
 80066c8:	2200      	movs	r2, #0
 80066ca:	4b91      	ldr	r3, [pc, #580]	; (8006910 <_dtoa_r+0x650>)
 80066cc:	4630      	mov	r0, r6
 80066ce:	4639      	mov	r1, r7
 80066d0:	f7f9 ffb2 	bl	8000638 <__aeabi_dmul>
 80066d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066d8:	3501      	adds	r5, #1
 80066da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80066de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80066e2:	4628      	mov	r0, r5
 80066e4:	f7f9 ff3e 	bl	8000564 <__aeabi_i2d>
 80066e8:	4632      	mov	r2, r6
 80066ea:	463b      	mov	r3, r7
 80066ec:	f7f9 ffa4 	bl	8000638 <__aeabi_dmul>
 80066f0:	4b88      	ldr	r3, [pc, #544]	; (8006914 <_dtoa_r+0x654>)
 80066f2:	2200      	movs	r2, #0
 80066f4:	f7f9 fdea 	bl	80002cc <__adddf3>
 80066f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80066fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006700:	9303      	str	r3, [sp, #12]
 8006702:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006704:	2b00      	cmp	r3, #0
 8006706:	d15c      	bne.n	80067c2 <_dtoa_r+0x502>
 8006708:	4b83      	ldr	r3, [pc, #524]	; (8006918 <_dtoa_r+0x658>)
 800670a:	2200      	movs	r2, #0
 800670c:	4630      	mov	r0, r6
 800670e:	4639      	mov	r1, r7
 8006710:	f7f9 fdda 	bl	80002c8 <__aeabi_dsub>
 8006714:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006718:	4606      	mov	r6, r0
 800671a:	460f      	mov	r7, r1
 800671c:	f7fa fa1c 	bl	8000b58 <__aeabi_dcmpgt>
 8006720:	2800      	cmp	r0, #0
 8006722:	f040 8296 	bne.w	8006c52 <_dtoa_r+0x992>
 8006726:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800672a:	4630      	mov	r0, r6
 800672c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006730:	4639      	mov	r1, r7
 8006732:	f7fa f9f3 	bl	8000b1c <__aeabi_dcmplt>
 8006736:	2800      	cmp	r0, #0
 8006738:	f040 8288 	bne.w	8006c4c <_dtoa_r+0x98c>
 800673c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006740:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006744:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006746:	2b00      	cmp	r3, #0
 8006748:	f2c0 8158 	blt.w	80069fc <_dtoa_r+0x73c>
 800674c:	f1ba 0f0e 	cmp.w	sl, #14
 8006750:	f300 8154 	bgt.w	80069fc <_dtoa_r+0x73c>
 8006754:	4b6b      	ldr	r3, [pc, #428]	; (8006904 <_dtoa_r+0x644>)
 8006756:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800675a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800675e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006760:	2b00      	cmp	r3, #0
 8006762:	f280 80e3 	bge.w	800692c <_dtoa_r+0x66c>
 8006766:	9b01      	ldr	r3, [sp, #4]
 8006768:	2b00      	cmp	r3, #0
 800676a:	f300 80df 	bgt.w	800692c <_dtoa_r+0x66c>
 800676e:	f040 826d 	bne.w	8006c4c <_dtoa_r+0x98c>
 8006772:	4b69      	ldr	r3, [pc, #420]	; (8006918 <_dtoa_r+0x658>)
 8006774:	2200      	movs	r2, #0
 8006776:	4640      	mov	r0, r8
 8006778:	4649      	mov	r1, r9
 800677a:	f7f9 ff5d 	bl	8000638 <__aeabi_dmul>
 800677e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006782:	f7fa f9df 	bl	8000b44 <__aeabi_dcmpge>
 8006786:	9e01      	ldr	r6, [sp, #4]
 8006788:	4637      	mov	r7, r6
 800678a:	2800      	cmp	r0, #0
 800678c:	f040 8243 	bne.w	8006c16 <_dtoa_r+0x956>
 8006790:	9d00      	ldr	r5, [sp, #0]
 8006792:	2331      	movs	r3, #49	; 0x31
 8006794:	f805 3b01 	strb.w	r3, [r5], #1
 8006798:	f10a 0a01 	add.w	sl, sl, #1
 800679c:	e23f      	b.n	8006c1e <_dtoa_r+0x95e>
 800679e:	07f2      	lsls	r2, r6, #31
 80067a0:	d505      	bpl.n	80067ae <_dtoa_r+0x4ee>
 80067a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067a6:	f7f9 ff47 	bl	8000638 <__aeabi_dmul>
 80067aa:	3501      	adds	r5, #1
 80067ac:	2301      	movs	r3, #1
 80067ae:	1076      	asrs	r6, r6, #1
 80067b0:	3708      	adds	r7, #8
 80067b2:	e76c      	b.n	800668e <_dtoa_r+0x3ce>
 80067b4:	2502      	movs	r5, #2
 80067b6:	e76f      	b.n	8006698 <_dtoa_r+0x3d8>
 80067b8:	9b01      	ldr	r3, [sp, #4]
 80067ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80067be:	930c      	str	r3, [sp, #48]	; 0x30
 80067c0:	e78d      	b.n	80066de <_dtoa_r+0x41e>
 80067c2:	9900      	ldr	r1, [sp, #0]
 80067c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80067c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80067c8:	4b4e      	ldr	r3, [pc, #312]	; (8006904 <_dtoa_r+0x644>)
 80067ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067ce:	4401      	add	r1, r0
 80067d0:	9102      	str	r1, [sp, #8]
 80067d2:	9908      	ldr	r1, [sp, #32]
 80067d4:	eeb0 8a47 	vmov.f32	s16, s14
 80067d8:	eef0 8a67 	vmov.f32	s17, s15
 80067dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067e4:	2900      	cmp	r1, #0
 80067e6:	d045      	beq.n	8006874 <_dtoa_r+0x5b4>
 80067e8:	494c      	ldr	r1, [pc, #304]	; (800691c <_dtoa_r+0x65c>)
 80067ea:	2000      	movs	r0, #0
 80067ec:	f7fa f84e 	bl	800088c <__aeabi_ddiv>
 80067f0:	ec53 2b18 	vmov	r2, r3, d8
 80067f4:	f7f9 fd68 	bl	80002c8 <__aeabi_dsub>
 80067f8:	9d00      	ldr	r5, [sp, #0]
 80067fa:	ec41 0b18 	vmov	d8, r0, r1
 80067fe:	4639      	mov	r1, r7
 8006800:	4630      	mov	r0, r6
 8006802:	f7fa f9c9 	bl	8000b98 <__aeabi_d2iz>
 8006806:	900c      	str	r0, [sp, #48]	; 0x30
 8006808:	f7f9 feac 	bl	8000564 <__aeabi_i2d>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	4630      	mov	r0, r6
 8006812:	4639      	mov	r1, r7
 8006814:	f7f9 fd58 	bl	80002c8 <__aeabi_dsub>
 8006818:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800681a:	3330      	adds	r3, #48	; 0x30
 800681c:	f805 3b01 	strb.w	r3, [r5], #1
 8006820:	ec53 2b18 	vmov	r2, r3, d8
 8006824:	4606      	mov	r6, r0
 8006826:	460f      	mov	r7, r1
 8006828:	f7fa f978 	bl	8000b1c <__aeabi_dcmplt>
 800682c:	2800      	cmp	r0, #0
 800682e:	d165      	bne.n	80068fc <_dtoa_r+0x63c>
 8006830:	4632      	mov	r2, r6
 8006832:	463b      	mov	r3, r7
 8006834:	4935      	ldr	r1, [pc, #212]	; (800690c <_dtoa_r+0x64c>)
 8006836:	2000      	movs	r0, #0
 8006838:	f7f9 fd46 	bl	80002c8 <__aeabi_dsub>
 800683c:	ec53 2b18 	vmov	r2, r3, d8
 8006840:	f7fa f96c 	bl	8000b1c <__aeabi_dcmplt>
 8006844:	2800      	cmp	r0, #0
 8006846:	f040 80b9 	bne.w	80069bc <_dtoa_r+0x6fc>
 800684a:	9b02      	ldr	r3, [sp, #8]
 800684c:	429d      	cmp	r5, r3
 800684e:	f43f af75 	beq.w	800673c <_dtoa_r+0x47c>
 8006852:	4b2f      	ldr	r3, [pc, #188]	; (8006910 <_dtoa_r+0x650>)
 8006854:	ec51 0b18 	vmov	r0, r1, d8
 8006858:	2200      	movs	r2, #0
 800685a:	f7f9 feed 	bl	8000638 <__aeabi_dmul>
 800685e:	4b2c      	ldr	r3, [pc, #176]	; (8006910 <_dtoa_r+0x650>)
 8006860:	ec41 0b18 	vmov	d8, r0, r1
 8006864:	2200      	movs	r2, #0
 8006866:	4630      	mov	r0, r6
 8006868:	4639      	mov	r1, r7
 800686a:	f7f9 fee5 	bl	8000638 <__aeabi_dmul>
 800686e:	4606      	mov	r6, r0
 8006870:	460f      	mov	r7, r1
 8006872:	e7c4      	b.n	80067fe <_dtoa_r+0x53e>
 8006874:	ec51 0b17 	vmov	r0, r1, d7
 8006878:	f7f9 fede 	bl	8000638 <__aeabi_dmul>
 800687c:	9b02      	ldr	r3, [sp, #8]
 800687e:	9d00      	ldr	r5, [sp, #0]
 8006880:	930c      	str	r3, [sp, #48]	; 0x30
 8006882:	ec41 0b18 	vmov	d8, r0, r1
 8006886:	4639      	mov	r1, r7
 8006888:	4630      	mov	r0, r6
 800688a:	f7fa f985 	bl	8000b98 <__aeabi_d2iz>
 800688e:	9011      	str	r0, [sp, #68]	; 0x44
 8006890:	f7f9 fe68 	bl	8000564 <__aeabi_i2d>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4630      	mov	r0, r6
 800689a:	4639      	mov	r1, r7
 800689c:	f7f9 fd14 	bl	80002c8 <__aeabi_dsub>
 80068a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068a2:	3330      	adds	r3, #48	; 0x30
 80068a4:	f805 3b01 	strb.w	r3, [r5], #1
 80068a8:	9b02      	ldr	r3, [sp, #8]
 80068aa:	429d      	cmp	r5, r3
 80068ac:	4606      	mov	r6, r0
 80068ae:	460f      	mov	r7, r1
 80068b0:	f04f 0200 	mov.w	r2, #0
 80068b4:	d134      	bne.n	8006920 <_dtoa_r+0x660>
 80068b6:	4b19      	ldr	r3, [pc, #100]	; (800691c <_dtoa_r+0x65c>)
 80068b8:	ec51 0b18 	vmov	r0, r1, d8
 80068bc:	f7f9 fd06 	bl	80002cc <__adddf3>
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	4630      	mov	r0, r6
 80068c6:	4639      	mov	r1, r7
 80068c8:	f7fa f946 	bl	8000b58 <__aeabi_dcmpgt>
 80068cc:	2800      	cmp	r0, #0
 80068ce:	d175      	bne.n	80069bc <_dtoa_r+0x6fc>
 80068d0:	ec53 2b18 	vmov	r2, r3, d8
 80068d4:	4911      	ldr	r1, [pc, #68]	; (800691c <_dtoa_r+0x65c>)
 80068d6:	2000      	movs	r0, #0
 80068d8:	f7f9 fcf6 	bl	80002c8 <__aeabi_dsub>
 80068dc:	4602      	mov	r2, r0
 80068de:	460b      	mov	r3, r1
 80068e0:	4630      	mov	r0, r6
 80068e2:	4639      	mov	r1, r7
 80068e4:	f7fa f91a 	bl	8000b1c <__aeabi_dcmplt>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	f43f af27 	beq.w	800673c <_dtoa_r+0x47c>
 80068ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80068f0:	1e6b      	subs	r3, r5, #1
 80068f2:	930c      	str	r3, [sp, #48]	; 0x30
 80068f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068f8:	2b30      	cmp	r3, #48	; 0x30
 80068fa:	d0f8      	beq.n	80068ee <_dtoa_r+0x62e>
 80068fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006900:	e04a      	b.n	8006998 <_dtoa_r+0x6d8>
 8006902:	bf00      	nop
 8006904:	08009d88 	.word	0x08009d88
 8006908:	08009d60 	.word	0x08009d60
 800690c:	3ff00000 	.word	0x3ff00000
 8006910:	40240000 	.word	0x40240000
 8006914:	401c0000 	.word	0x401c0000
 8006918:	40140000 	.word	0x40140000
 800691c:	3fe00000 	.word	0x3fe00000
 8006920:	4baf      	ldr	r3, [pc, #700]	; (8006be0 <_dtoa_r+0x920>)
 8006922:	f7f9 fe89 	bl	8000638 <__aeabi_dmul>
 8006926:	4606      	mov	r6, r0
 8006928:	460f      	mov	r7, r1
 800692a:	e7ac      	b.n	8006886 <_dtoa_r+0x5c6>
 800692c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006930:	9d00      	ldr	r5, [sp, #0]
 8006932:	4642      	mov	r2, r8
 8006934:	464b      	mov	r3, r9
 8006936:	4630      	mov	r0, r6
 8006938:	4639      	mov	r1, r7
 800693a:	f7f9 ffa7 	bl	800088c <__aeabi_ddiv>
 800693e:	f7fa f92b 	bl	8000b98 <__aeabi_d2iz>
 8006942:	9002      	str	r0, [sp, #8]
 8006944:	f7f9 fe0e 	bl	8000564 <__aeabi_i2d>
 8006948:	4642      	mov	r2, r8
 800694a:	464b      	mov	r3, r9
 800694c:	f7f9 fe74 	bl	8000638 <__aeabi_dmul>
 8006950:	4602      	mov	r2, r0
 8006952:	460b      	mov	r3, r1
 8006954:	4630      	mov	r0, r6
 8006956:	4639      	mov	r1, r7
 8006958:	f7f9 fcb6 	bl	80002c8 <__aeabi_dsub>
 800695c:	9e02      	ldr	r6, [sp, #8]
 800695e:	9f01      	ldr	r7, [sp, #4]
 8006960:	3630      	adds	r6, #48	; 0x30
 8006962:	f805 6b01 	strb.w	r6, [r5], #1
 8006966:	9e00      	ldr	r6, [sp, #0]
 8006968:	1bae      	subs	r6, r5, r6
 800696a:	42b7      	cmp	r7, r6
 800696c:	4602      	mov	r2, r0
 800696e:	460b      	mov	r3, r1
 8006970:	d137      	bne.n	80069e2 <_dtoa_r+0x722>
 8006972:	f7f9 fcab 	bl	80002cc <__adddf3>
 8006976:	4642      	mov	r2, r8
 8006978:	464b      	mov	r3, r9
 800697a:	4606      	mov	r6, r0
 800697c:	460f      	mov	r7, r1
 800697e:	f7fa f8eb 	bl	8000b58 <__aeabi_dcmpgt>
 8006982:	b9c8      	cbnz	r0, 80069b8 <_dtoa_r+0x6f8>
 8006984:	4642      	mov	r2, r8
 8006986:	464b      	mov	r3, r9
 8006988:	4630      	mov	r0, r6
 800698a:	4639      	mov	r1, r7
 800698c:	f7fa f8bc 	bl	8000b08 <__aeabi_dcmpeq>
 8006990:	b110      	cbz	r0, 8006998 <_dtoa_r+0x6d8>
 8006992:	9b02      	ldr	r3, [sp, #8]
 8006994:	07d9      	lsls	r1, r3, #31
 8006996:	d40f      	bmi.n	80069b8 <_dtoa_r+0x6f8>
 8006998:	4620      	mov	r0, r4
 800699a:	4659      	mov	r1, fp
 800699c:	f000 fad6 	bl	8006f4c <_Bfree>
 80069a0:	2300      	movs	r3, #0
 80069a2:	702b      	strb	r3, [r5, #0]
 80069a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069a6:	f10a 0001 	add.w	r0, sl, #1
 80069aa:	6018      	str	r0, [r3, #0]
 80069ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f43f acd8 	beq.w	8006364 <_dtoa_r+0xa4>
 80069b4:	601d      	str	r5, [r3, #0]
 80069b6:	e4d5      	b.n	8006364 <_dtoa_r+0xa4>
 80069b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80069bc:	462b      	mov	r3, r5
 80069be:	461d      	mov	r5, r3
 80069c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80069c4:	2a39      	cmp	r2, #57	; 0x39
 80069c6:	d108      	bne.n	80069da <_dtoa_r+0x71a>
 80069c8:	9a00      	ldr	r2, [sp, #0]
 80069ca:	429a      	cmp	r2, r3
 80069cc:	d1f7      	bne.n	80069be <_dtoa_r+0x6fe>
 80069ce:	9a07      	ldr	r2, [sp, #28]
 80069d0:	9900      	ldr	r1, [sp, #0]
 80069d2:	3201      	adds	r2, #1
 80069d4:	9207      	str	r2, [sp, #28]
 80069d6:	2230      	movs	r2, #48	; 0x30
 80069d8:	700a      	strb	r2, [r1, #0]
 80069da:	781a      	ldrb	r2, [r3, #0]
 80069dc:	3201      	adds	r2, #1
 80069de:	701a      	strb	r2, [r3, #0]
 80069e0:	e78c      	b.n	80068fc <_dtoa_r+0x63c>
 80069e2:	4b7f      	ldr	r3, [pc, #508]	; (8006be0 <_dtoa_r+0x920>)
 80069e4:	2200      	movs	r2, #0
 80069e6:	f7f9 fe27 	bl	8000638 <__aeabi_dmul>
 80069ea:	2200      	movs	r2, #0
 80069ec:	2300      	movs	r3, #0
 80069ee:	4606      	mov	r6, r0
 80069f0:	460f      	mov	r7, r1
 80069f2:	f7fa f889 	bl	8000b08 <__aeabi_dcmpeq>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d09b      	beq.n	8006932 <_dtoa_r+0x672>
 80069fa:	e7cd      	b.n	8006998 <_dtoa_r+0x6d8>
 80069fc:	9a08      	ldr	r2, [sp, #32]
 80069fe:	2a00      	cmp	r2, #0
 8006a00:	f000 80c4 	beq.w	8006b8c <_dtoa_r+0x8cc>
 8006a04:	9a05      	ldr	r2, [sp, #20]
 8006a06:	2a01      	cmp	r2, #1
 8006a08:	f300 80a8 	bgt.w	8006b5c <_dtoa_r+0x89c>
 8006a0c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a0e:	2a00      	cmp	r2, #0
 8006a10:	f000 80a0 	beq.w	8006b54 <_dtoa_r+0x894>
 8006a14:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a18:	9e06      	ldr	r6, [sp, #24]
 8006a1a:	4645      	mov	r5, r8
 8006a1c:	9a04      	ldr	r2, [sp, #16]
 8006a1e:	2101      	movs	r1, #1
 8006a20:	441a      	add	r2, r3
 8006a22:	4620      	mov	r0, r4
 8006a24:	4498      	add	r8, r3
 8006a26:	9204      	str	r2, [sp, #16]
 8006a28:	f000 fb4c 	bl	80070c4 <__i2b>
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	2d00      	cmp	r5, #0
 8006a30:	dd0b      	ble.n	8006a4a <_dtoa_r+0x78a>
 8006a32:	9b04      	ldr	r3, [sp, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	dd08      	ble.n	8006a4a <_dtoa_r+0x78a>
 8006a38:	42ab      	cmp	r3, r5
 8006a3a:	9a04      	ldr	r2, [sp, #16]
 8006a3c:	bfa8      	it	ge
 8006a3e:	462b      	movge	r3, r5
 8006a40:	eba8 0803 	sub.w	r8, r8, r3
 8006a44:	1aed      	subs	r5, r5, r3
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	9304      	str	r3, [sp, #16]
 8006a4a:	9b06      	ldr	r3, [sp, #24]
 8006a4c:	b1fb      	cbz	r3, 8006a8e <_dtoa_r+0x7ce>
 8006a4e:	9b08      	ldr	r3, [sp, #32]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	f000 809f 	beq.w	8006b94 <_dtoa_r+0x8d4>
 8006a56:	2e00      	cmp	r6, #0
 8006a58:	dd11      	ble.n	8006a7e <_dtoa_r+0x7be>
 8006a5a:	4639      	mov	r1, r7
 8006a5c:	4632      	mov	r2, r6
 8006a5e:	4620      	mov	r0, r4
 8006a60:	f000 fbec 	bl	800723c <__pow5mult>
 8006a64:	465a      	mov	r2, fp
 8006a66:	4601      	mov	r1, r0
 8006a68:	4607      	mov	r7, r0
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f000 fb40 	bl	80070f0 <__multiply>
 8006a70:	4659      	mov	r1, fp
 8006a72:	9007      	str	r0, [sp, #28]
 8006a74:	4620      	mov	r0, r4
 8006a76:	f000 fa69 	bl	8006f4c <_Bfree>
 8006a7a:	9b07      	ldr	r3, [sp, #28]
 8006a7c:	469b      	mov	fp, r3
 8006a7e:	9b06      	ldr	r3, [sp, #24]
 8006a80:	1b9a      	subs	r2, r3, r6
 8006a82:	d004      	beq.n	8006a8e <_dtoa_r+0x7ce>
 8006a84:	4659      	mov	r1, fp
 8006a86:	4620      	mov	r0, r4
 8006a88:	f000 fbd8 	bl	800723c <__pow5mult>
 8006a8c:	4683      	mov	fp, r0
 8006a8e:	2101      	movs	r1, #1
 8006a90:	4620      	mov	r0, r4
 8006a92:	f000 fb17 	bl	80070c4 <__i2b>
 8006a96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	4606      	mov	r6, r0
 8006a9c:	dd7c      	ble.n	8006b98 <_dtoa_r+0x8d8>
 8006a9e:	461a      	mov	r2, r3
 8006aa0:	4601      	mov	r1, r0
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	f000 fbca 	bl	800723c <__pow5mult>
 8006aa8:	9b05      	ldr	r3, [sp, #20]
 8006aaa:	2b01      	cmp	r3, #1
 8006aac:	4606      	mov	r6, r0
 8006aae:	dd76      	ble.n	8006b9e <_dtoa_r+0x8de>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	9306      	str	r3, [sp, #24]
 8006ab4:	6933      	ldr	r3, [r6, #16]
 8006ab6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006aba:	6918      	ldr	r0, [r3, #16]
 8006abc:	f000 fab2 	bl	8007024 <__hi0bits>
 8006ac0:	f1c0 0020 	rsb	r0, r0, #32
 8006ac4:	9b04      	ldr	r3, [sp, #16]
 8006ac6:	4418      	add	r0, r3
 8006ac8:	f010 001f 	ands.w	r0, r0, #31
 8006acc:	f000 8086 	beq.w	8006bdc <_dtoa_r+0x91c>
 8006ad0:	f1c0 0320 	rsb	r3, r0, #32
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	dd7f      	ble.n	8006bd8 <_dtoa_r+0x918>
 8006ad8:	f1c0 001c 	rsb	r0, r0, #28
 8006adc:	9b04      	ldr	r3, [sp, #16]
 8006ade:	4403      	add	r3, r0
 8006ae0:	4480      	add	r8, r0
 8006ae2:	4405      	add	r5, r0
 8006ae4:	9304      	str	r3, [sp, #16]
 8006ae6:	f1b8 0f00 	cmp.w	r8, #0
 8006aea:	dd05      	ble.n	8006af8 <_dtoa_r+0x838>
 8006aec:	4659      	mov	r1, fp
 8006aee:	4642      	mov	r2, r8
 8006af0:	4620      	mov	r0, r4
 8006af2:	f000 fbfd 	bl	80072f0 <__lshift>
 8006af6:	4683      	mov	fp, r0
 8006af8:	9b04      	ldr	r3, [sp, #16]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	dd05      	ble.n	8006b0a <_dtoa_r+0x84a>
 8006afe:	4631      	mov	r1, r6
 8006b00:	461a      	mov	r2, r3
 8006b02:	4620      	mov	r0, r4
 8006b04:	f000 fbf4 	bl	80072f0 <__lshift>
 8006b08:	4606      	mov	r6, r0
 8006b0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d069      	beq.n	8006be4 <_dtoa_r+0x924>
 8006b10:	4631      	mov	r1, r6
 8006b12:	4658      	mov	r0, fp
 8006b14:	f000 fc58 	bl	80073c8 <__mcmp>
 8006b18:	2800      	cmp	r0, #0
 8006b1a:	da63      	bge.n	8006be4 <_dtoa_r+0x924>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	4659      	mov	r1, fp
 8006b20:	220a      	movs	r2, #10
 8006b22:	4620      	mov	r0, r4
 8006b24:	f000 fa34 	bl	8006f90 <__multadd>
 8006b28:	9b08      	ldr	r3, [sp, #32]
 8006b2a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006b2e:	4683      	mov	fp, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f000 818f 	beq.w	8006e54 <_dtoa_r+0xb94>
 8006b36:	4639      	mov	r1, r7
 8006b38:	2300      	movs	r3, #0
 8006b3a:	220a      	movs	r2, #10
 8006b3c:	4620      	mov	r0, r4
 8006b3e:	f000 fa27 	bl	8006f90 <__multadd>
 8006b42:	f1b9 0f00 	cmp.w	r9, #0
 8006b46:	4607      	mov	r7, r0
 8006b48:	f300 808e 	bgt.w	8006c68 <_dtoa_r+0x9a8>
 8006b4c:	9b05      	ldr	r3, [sp, #20]
 8006b4e:	2b02      	cmp	r3, #2
 8006b50:	dc50      	bgt.n	8006bf4 <_dtoa_r+0x934>
 8006b52:	e089      	b.n	8006c68 <_dtoa_r+0x9a8>
 8006b54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006b56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006b5a:	e75d      	b.n	8006a18 <_dtoa_r+0x758>
 8006b5c:	9b01      	ldr	r3, [sp, #4]
 8006b5e:	1e5e      	subs	r6, r3, #1
 8006b60:	9b06      	ldr	r3, [sp, #24]
 8006b62:	42b3      	cmp	r3, r6
 8006b64:	bfbf      	itttt	lt
 8006b66:	9b06      	ldrlt	r3, [sp, #24]
 8006b68:	9606      	strlt	r6, [sp, #24]
 8006b6a:	1af2      	sublt	r2, r6, r3
 8006b6c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006b6e:	bfb6      	itet	lt
 8006b70:	189b      	addlt	r3, r3, r2
 8006b72:	1b9e      	subge	r6, r3, r6
 8006b74:	930d      	strlt	r3, [sp, #52]	; 0x34
 8006b76:	9b01      	ldr	r3, [sp, #4]
 8006b78:	bfb8      	it	lt
 8006b7a:	2600      	movlt	r6, #0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	bfb5      	itete	lt
 8006b80:	eba8 0503 	sublt.w	r5, r8, r3
 8006b84:	9b01      	ldrge	r3, [sp, #4]
 8006b86:	2300      	movlt	r3, #0
 8006b88:	4645      	movge	r5, r8
 8006b8a:	e747      	b.n	8006a1c <_dtoa_r+0x75c>
 8006b8c:	9e06      	ldr	r6, [sp, #24]
 8006b8e:	9f08      	ldr	r7, [sp, #32]
 8006b90:	4645      	mov	r5, r8
 8006b92:	e74c      	b.n	8006a2e <_dtoa_r+0x76e>
 8006b94:	9a06      	ldr	r2, [sp, #24]
 8006b96:	e775      	b.n	8006a84 <_dtoa_r+0x7c4>
 8006b98:	9b05      	ldr	r3, [sp, #20]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	dc18      	bgt.n	8006bd0 <_dtoa_r+0x910>
 8006b9e:	9b02      	ldr	r3, [sp, #8]
 8006ba0:	b9b3      	cbnz	r3, 8006bd0 <_dtoa_r+0x910>
 8006ba2:	9b03      	ldr	r3, [sp, #12]
 8006ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba8:	b9a3      	cbnz	r3, 8006bd4 <_dtoa_r+0x914>
 8006baa:	9b03      	ldr	r3, [sp, #12]
 8006bac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006bb0:	0d1b      	lsrs	r3, r3, #20
 8006bb2:	051b      	lsls	r3, r3, #20
 8006bb4:	b12b      	cbz	r3, 8006bc2 <_dtoa_r+0x902>
 8006bb6:	9b04      	ldr	r3, [sp, #16]
 8006bb8:	3301      	adds	r3, #1
 8006bba:	9304      	str	r3, [sp, #16]
 8006bbc:	f108 0801 	add.w	r8, r8, #1
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	9306      	str	r3, [sp, #24]
 8006bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f47f af74 	bne.w	8006ab4 <_dtoa_r+0x7f4>
 8006bcc:	2001      	movs	r0, #1
 8006bce:	e779      	b.n	8006ac4 <_dtoa_r+0x804>
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e7f6      	b.n	8006bc2 <_dtoa_r+0x902>
 8006bd4:	9b02      	ldr	r3, [sp, #8]
 8006bd6:	e7f4      	b.n	8006bc2 <_dtoa_r+0x902>
 8006bd8:	d085      	beq.n	8006ae6 <_dtoa_r+0x826>
 8006bda:	4618      	mov	r0, r3
 8006bdc:	301c      	adds	r0, #28
 8006bde:	e77d      	b.n	8006adc <_dtoa_r+0x81c>
 8006be0:	40240000 	.word	0x40240000
 8006be4:	9b01      	ldr	r3, [sp, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	dc38      	bgt.n	8006c5c <_dtoa_r+0x99c>
 8006bea:	9b05      	ldr	r3, [sp, #20]
 8006bec:	2b02      	cmp	r3, #2
 8006bee:	dd35      	ble.n	8006c5c <_dtoa_r+0x99c>
 8006bf0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006bf4:	f1b9 0f00 	cmp.w	r9, #0
 8006bf8:	d10d      	bne.n	8006c16 <_dtoa_r+0x956>
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	464b      	mov	r3, r9
 8006bfe:	2205      	movs	r2, #5
 8006c00:	4620      	mov	r0, r4
 8006c02:	f000 f9c5 	bl	8006f90 <__multadd>
 8006c06:	4601      	mov	r1, r0
 8006c08:	4606      	mov	r6, r0
 8006c0a:	4658      	mov	r0, fp
 8006c0c:	f000 fbdc 	bl	80073c8 <__mcmp>
 8006c10:	2800      	cmp	r0, #0
 8006c12:	f73f adbd 	bgt.w	8006790 <_dtoa_r+0x4d0>
 8006c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c18:	9d00      	ldr	r5, [sp, #0]
 8006c1a:	ea6f 0a03 	mvn.w	sl, r3
 8006c1e:	f04f 0800 	mov.w	r8, #0
 8006c22:	4631      	mov	r1, r6
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 f991 	bl	8006f4c <_Bfree>
 8006c2a:	2f00      	cmp	r7, #0
 8006c2c:	f43f aeb4 	beq.w	8006998 <_dtoa_r+0x6d8>
 8006c30:	f1b8 0f00 	cmp.w	r8, #0
 8006c34:	d005      	beq.n	8006c42 <_dtoa_r+0x982>
 8006c36:	45b8      	cmp	r8, r7
 8006c38:	d003      	beq.n	8006c42 <_dtoa_r+0x982>
 8006c3a:	4641      	mov	r1, r8
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 f985 	bl	8006f4c <_Bfree>
 8006c42:	4639      	mov	r1, r7
 8006c44:	4620      	mov	r0, r4
 8006c46:	f000 f981 	bl	8006f4c <_Bfree>
 8006c4a:	e6a5      	b.n	8006998 <_dtoa_r+0x6d8>
 8006c4c:	2600      	movs	r6, #0
 8006c4e:	4637      	mov	r7, r6
 8006c50:	e7e1      	b.n	8006c16 <_dtoa_r+0x956>
 8006c52:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8006c54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006c58:	4637      	mov	r7, r6
 8006c5a:	e599      	b.n	8006790 <_dtoa_r+0x4d0>
 8006c5c:	9b08      	ldr	r3, [sp, #32]
 8006c5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 80fd 	beq.w	8006e62 <_dtoa_r+0xba2>
 8006c68:	2d00      	cmp	r5, #0
 8006c6a:	dd05      	ble.n	8006c78 <_dtoa_r+0x9b8>
 8006c6c:	4639      	mov	r1, r7
 8006c6e:	462a      	mov	r2, r5
 8006c70:	4620      	mov	r0, r4
 8006c72:	f000 fb3d 	bl	80072f0 <__lshift>
 8006c76:	4607      	mov	r7, r0
 8006c78:	9b06      	ldr	r3, [sp, #24]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d05c      	beq.n	8006d38 <_dtoa_r+0xa78>
 8006c7e:	6879      	ldr	r1, [r7, #4]
 8006c80:	4620      	mov	r0, r4
 8006c82:	f000 f923 	bl	8006ecc <_Balloc>
 8006c86:	4605      	mov	r5, r0
 8006c88:	b928      	cbnz	r0, 8006c96 <_dtoa_r+0x9d6>
 8006c8a:	4b80      	ldr	r3, [pc, #512]	; (8006e8c <_dtoa_r+0xbcc>)
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c92:	f7ff bb2e 	b.w	80062f2 <_dtoa_r+0x32>
 8006c96:	693a      	ldr	r2, [r7, #16]
 8006c98:	3202      	adds	r2, #2
 8006c9a:	0092      	lsls	r2, r2, #2
 8006c9c:	f107 010c 	add.w	r1, r7, #12
 8006ca0:	300c      	adds	r0, #12
 8006ca2:	f000 f905 	bl	8006eb0 <memcpy>
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	4629      	mov	r1, r5
 8006caa:	4620      	mov	r0, r4
 8006cac:	f000 fb20 	bl	80072f0 <__lshift>
 8006cb0:	9b00      	ldr	r3, [sp, #0]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	9301      	str	r3, [sp, #4]
 8006cb6:	9b00      	ldr	r3, [sp, #0]
 8006cb8:	444b      	add	r3, r9
 8006cba:	9307      	str	r3, [sp, #28]
 8006cbc:	9b02      	ldr	r3, [sp, #8]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	46b8      	mov	r8, r7
 8006cc4:	9306      	str	r3, [sp, #24]
 8006cc6:	4607      	mov	r7, r0
 8006cc8:	9b01      	ldr	r3, [sp, #4]
 8006cca:	4631      	mov	r1, r6
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	4658      	mov	r0, fp
 8006cd0:	9302      	str	r3, [sp, #8]
 8006cd2:	f7ff fa67 	bl	80061a4 <quorem>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	3330      	adds	r3, #48	; 0x30
 8006cda:	9004      	str	r0, [sp, #16]
 8006cdc:	4641      	mov	r1, r8
 8006cde:	4658      	mov	r0, fp
 8006ce0:	9308      	str	r3, [sp, #32]
 8006ce2:	f000 fb71 	bl	80073c8 <__mcmp>
 8006ce6:	463a      	mov	r2, r7
 8006ce8:	4681      	mov	r9, r0
 8006cea:	4631      	mov	r1, r6
 8006cec:	4620      	mov	r0, r4
 8006cee:	f000 fb87 	bl	8007400 <__mdiff>
 8006cf2:	68c2      	ldr	r2, [r0, #12]
 8006cf4:	9b08      	ldr	r3, [sp, #32]
 8006cf6:	4605      	mov	r5, r0
 8006cf8:	bb02      	cbnz	r2, 8006d3c <_dtoa_r+0xa7c>
 8006cfa:	4601      	mov	r1, r0
 8006cfc:	4658      	mov	r0, fp
 8006cfe:	f000 fb63 	bl	80073c8 <__mcmp>
 8006d02:	9b08      	ldr	r3, [sp, #32]
 8006d04:	4602      	mov	r2, r0
 8006d06:	4629      	mov	r1, r5
 8006d08:	4620      	mov	r0, r4
 8006d0a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006d0e:	f000 f91d 	bl	8006f4c <_Bfree>
 8006d12:	9b05      	ldr	r3, [sp, #20]
 8006d14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d16:	9d01      	ldr	r5, [sp, #4]
 8006d18:	ea43 0102 	orr.w	r1, r3, r2
 8006d1c:	9b06      	ldr	r3, [sp, #24]
 8006d1e:	430b      	orrs	r3, r1
 8006d20:	9b08      	ldr	r3, [sp, #32]
 8006d22:	d10d      	bne.n	8006d40 <_dtoa_r+0xa80>
 8006d24:	2b39      	cmp	r3, #57	; 0x39
 8006d26:	d029      	beq.n	8006d7c <_dtoa_r+0xabc>
 8006d28:	f1b9 0f00 	cmp.w	r9, #0
 8006d2c:	dd01      	ble.n	8006d32 <_dtoa_r+0xa72>
 8006d2e:	9b04      	ldr	r3, [sp, #16]
 8006d30:	3331      	adds	r3, #49	; 0x31
 8006d32:	9a02      	ldr	r2, [sp, #8]
 8006d34:	7013      	strb	r3, [r2, #0]
 8006d36:	e774      	b.n	8006c22 <_dtoa_r+0x962>
 8006d38:	4638      	mov	r0, r7
 8006d3a:	e7b9      	b.n	8006cb0 <_dtoa_r+0x9f0>
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	e7e2      	b.n	8006d06 <_dtoa_r+0xa46>
 8006d40:	f1b9 0f00 	cmp.w	r9, #0
 8006d44:	db06      	blt.n	8006d54 <_dtoa_r+0xa94>
 8006d46:	9905      	ldr	r1, [sp, #20]
 8006d48:	ea41 0909 	orr.w	r9, r1, r9
 8006d4c:	9906      	ldr	r1, [sp, #24]
 8006d4e:	ea59 0101 	orrs.w	r1, r9, r1
 8006d52:	d120      	bne.n	8006d96 <_dtoa_r+0xad6>
 8006d54:	2a00      	cmp	r2, #0
 8006d56:	ddec      	ble.n	8006d32 <_dtoa_r+0xa72>
 8006d58:	4659      	mov	r1, fp
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	9301      	str	r3, [sp, #4]
 8006d60:	f000 fac6 	bl	80072f0 <__lshift>
 8006d64:	4631      	mov	r1, r6
 8006d66:	4683      	mov	fp, r0
 8006d68:	f000 fb2e 	bl	80073c8 <__mcmp>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	9b01      	ldr	r3, [sp, #4]
 8006d70:	dc02      	bgt.n	8006d78 <_dtoa_r+0xab8>
 8006d72:	d1de      	bne.n	8006d32 <_dtoa_r+0xa72>
 8006d74:	07da      	lsls	r2, r3, #31
 8006d76:	d5dc      	bpl.n	8006d32 <_dtoa_r+0xa72>
 8006d78:	2b39      	cmp	r3, #57	; 0x39
 8006d7a:	d1d8      	bne.n	8006d2e <_dtoa_r+0xa6e>
 8006d7c:	9a02      	ldr	r2, [sp, #8]
 8006d7e:	2339      	movs	r3, #57	; 0x39
 8006d80:	7013      	strb	r3, [r2, #0]
 8006d82:	462b      	mov	r3, r5
 8006d84:	461d      	mov	r5, r3
 8006d86:	3b01      	subs	r3, #1
 8006d88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006d8c:	2a39      	cmp	r2, #57	; 0x39
 8006d8e:	d050      	beq.n	8006e32 <_dtoa_r+0xb72>
 8006d90:	3201      	adds	r2, #1
 8006d92:	701a      	strb	r2, [r3, #0]
 8006d94:	e745      	b.n	8006c22 <_dtoa_r+0x962>
 8006d96:	2a00      	cmp	r2, #0
 8006d98:	dd03      	ble.n	8006da2 <_dtoa_r+0xae2>
 8006d9a:	2b39      	cmp	r3, #57	; 0x39
 8006d9c:	d0ee      	beq.n	8006d7c <_dtoa_r+0xabc>
 8006d9e:	3301      	adds	r3, #1
 8006da0:	e7c7      	b.n	8006d32 <_dtoa_r+0xa72>
 8006da2:	9a01      	ldr	r2, [sp, #4]
 8006da4:	9907      	ldr	r1, [sp, #28]
 8006da6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006daa:	428a      	cmp	r2, r1
 8006dac:	d02a      	beq.n	8006e04 <_dtoa_r+0xb44>
 8006dae:	4659      	mov	r1, fp
 8006db0:	2300      	movs	r3, #0
 8006db2:	220a      	movs	r2, #10
 8006db4:	4620      	mov	r0, r4
 8006db6:	f000 f8eb 	bl	8006f90 <__multadd>
 8006dba:	45b8      	cmp	r8, r7
 8006dbc:	4683      	mov	fp, r0
 8006dbe:	f04f 0300 	mov.w	r3, #0
 8006dc2:	f04f 020a 	mov.w	r2, #10
 8006dc6:	4641      	mov	r1, r8
 8006dc8:	4620      	mov	r0, r4
 8006dca:	d107      	bne.n	8006ddc <_dtoa_r+0xb1c>
 8006dcc:	f000 f8e0 	bl	8006f90 <__multadd>
 8006dd0:	4680      	mov	r8, r0
 8006dd2:	4607      	mov	r7, r0
 8006dd4:	9b01      	ldr	r3, [sp, #4]
 8006dd6:	3301      	adds	r3, #1
 8006dd8:	9301      	str	r3, [sp, #4]
 8006dda:	e775      	b.n	8006cc8 <_dtoa_r+0xa08>
 8006ddc:	f000 f8d8 	bl	8006f90 <__multadd>
 8006de0:	4639      	mov	r1, r7
 8006de2:	4680      	mov	r8, r0
 8006de4:	2300      	movs	r3, #0
 8006de6:	220a      	movs	r2, #10
 8006de8:	4620      	mov	r0, r4
 8006dea:	f000 f8d1 	bl	8006f90 <__multadd>
 8006dee:	4607      	mov	r7, r0
 8006df0:	e7f0      	b.n	8006dd4 <_dtoa_r+0xb14>
 8006df2:	f1b9 0f00 	cmp.w	r9, #0
 8006df6:	9a00      	ldr	r2, [sp, #0]
 8006df8:	bfcc      	ite	gt
 8006dfa:	464d      	movgt	r5, r9
 8006dfc:	2501      	movle	r5, #1
 8006dfe:	4415      	add	r5, r2
 8006e00:	f04f 0800 	mov.w	r8, #0
 8006e04:	4659      	mov	r1, fp
 8006e06:	2201      	movs	r2, #1
 8006e08:	4620      	mov	r0, r4
 8006e0a:	9301      	str	r3, [sp, #4]
 8006e0c:	f000 fa70 	bl	80072f0 <__lshift>
 8006e10:	4631      	mov	r1, r6
 8006e12:	4683      	mov	fp, r0
 8006e14:	f000 fad8 	bl	80073c8 <__mcmp>
 8006e18:	2800      	cmp	r0, #0
 8006e1a:	dcb2      	bgt.n	8006d82 <_dtoa_r+0xac2>
 8006e1c:	d102      	bne.n	8006e24 <_dtoa_r+0xb64>
 8006e1e:	9b01      	ldr	r3, [sp, #4]
 8006e20:	07db      	lsls	r3, r3, #31
 8006e22:	d4ae      	bmi.n	8006d82 <_dtoa_r+0xac2>
 8006e24:	462b      	mov	r3, r5
 8006e26:	461d      	mov	r5, r3
 8006e28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e2c:	2a30      	cmp	r2, #48	; 0x30
 8006e2e:	d0fa      	beq.n	8006e26 <_dtoa_r+0xb66>
 8006e30:	e6f7      	b.n	8006c22 <_dtoa_r+0x962>
 8006e32:	9a00      	ldr	r2, [sp, #0]
 8006e34:	429a      	cmp	r2, r3
 8006e36:	d1a5      	bne.n	8006d84 <_dtoa_r+0xac4>
 8006e38:	f10a 0a01 	add.w	sl, sl, #1
 8006e3c:	2331      	movs	r3, #49	; 0x31
 8006e3e:	e779      	b.n	8006d34 <_dtoa_r+0xa74>
 8006e40:	4b13      	ldr	r3, [pc, #76]	; (8006e90 <_dtoa_r+0xbd0>)
 8006e42:	f7ff baaf 	b.w	80063a4 <_dtoa_r+0xe4>
 8006e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f47f aa86 	bne.w	800635a <_dtoa_r+0x9a>
 8006e4e:	4b11      	ldr	r3, [pc, #68]	; (8006e94 <_dtoa_r+0xbd4>)
 8006e50:	f7ff baa8 	b.w	80063a4 <_dtoa_r+0xe4>
 8006e54:	f1b9 0f00 	cmp.w	r9, #0
 8006e58:	dc03      	bgt.n	8006e62 <_dtoa_r+0xba2>
 8006e5a:	9b05      	ldr	r3, [sp, #20]
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	f73f aec9 	bgt.w	8006bf4 <_dtoa_r+0x934>
 8006e62:	9d00      	ldr	r5, [sp, #0]
 8006e64:	4631      	mov	r1, r6
 8006e66:	4658      	mov	r0, fp
 8006e68:	f7ff f99c 	bl	80061a4 <quorem>
 8006e6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006e70:	f805 3b01 	strb.w	r3, [r5], #1
 8006e74:	9a00      	ldr	r2, [sp, #0]
 8006e76:	1aaa      	subs	r2, r5, r2
 8006e78:	4591      	cmp	r9, r2
 8006e7a:	ddba      	ble.n	8006df2 <_dtoa_r+0xb32>
 8006e7c:	4659      	mov	r1, fp
 8006e7e:	2300      	movs	r3, #0
 8006e80:	220a      	movs	r2, #10
 8006e82:	4620      	mov	r0, r4
 8006e84:	f000 f884 	bl	8006f90 <__multadd>
 8006e88:	4683      	mov	fp, r0
 8006e8a:	e7eb      	b.n	8006e64 <_dtoa_r+0xba4>
 8006e8c:	08009ceb 	.word	0x08009ceb
 8006e90:	08009c44 	.word	0x08009c44
 8006e94:	08009c68 	.word	0x08009c68

08006e98 <_localeconv_r>:
 8006e98:	4800      	ldr	r0, [pc, #0]	; (8006e9c <_localeconv_r+0x4>)
 8006e9a:	4770      	bx	lr
 8006e9c:	20000168 	.word	0x20000168

08006ea0 <malloc>:
 8006ea0:	4b02      	ldr	r3, [pc, #8]	; (8006eac <malloc+0xc>)
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	6818      	ldr	r0, [r3, #0]
 8006ea6:	f000 bbef 	b.w	8007688 <_malloc_r>
 8006eaa:	bf00      	nop
 8006eac:	20000014 	.word	0x20000014

08006eb0 <memcpy>:
 8006eb0:	440a      	add	r2, r1
 8006eb2:	4291      	cmp	r1, r2
 8006eb4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006eb8:	d100      	bne.n	8006ebc <memcpy+0xc>
 8006eba:	4770      	bx	lr
 8006ebc:	b510      	push	{r4, lr}
 8006ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ec2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ec6:	4291      	cmp	r1, r2
 8006ec8:	d1f9      	bne.n	8006ebe <memcpy+0xe>
 8006eca:	bd10      	pop	{r4, pc}

08006ecc <_Balloc>:
 8006ecc:	b570      	push	{r4, r5, r6, lr}
 8006ece:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006ed0:	4604      	mov	r4, r0
 8006ed2:	460d      	mov	r5, r1
 8006ed4:	b976      	cbnz	r6, 8006ef4 <_Balloc+0x28>
 8006ed6:	2010      	movs	r0, #16
 8006ed8:	f7ff ffe2 	bl	8006ea0 <malloc>
 8006edc:	4602      	mov	r2, r0
 8006ede:	6260      	str	r0, [r4, #36]	; 0x24
 8006ee0:	b920      	cbnz	r0, 8006eec <_Balloc+0x20>
 8006ee2:	4b18      	ldr	r3, [pc, #96]	; (8006f44 <_Balloc+0x78>)
 8006ee4:	4818      	ldr	r0, [pc, #96]	; (8006f48 <_Balloc+0x7c>)
 8006ee6:	2166      	movs	r1, #102	; 0x66
 8006ee8:	f000 fd94 	bl	8007a14 <__assert_func>
 8006eec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ef0:	6006      	str	r6, [r0, #0]
 8006ef2:	60c6      	str	r6, [r0, #12]
 8006ef4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006ef6:	68f3      	ldr	r3, [r6, #12]
 8006ef8:	b183      	cbz	r3, 8006f1c <_Balloc+0x50>
 8006efa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006efc:	68db      	ldr	r3, [r3, #12]
 8006efe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006f02:	b9b8      	cbnz	r0, 8006f34 <_Balloc+0x68>
 8006f04:	2101      	movs	r1, #1
 8006f06:	fa01 f605 	lsl.w	r6, r1, r5
 8006f0a:	1d72      	adds	r2, r6, #5
 8006f0c:	0092      	lsls	r2, r2, #2
 8006f0e:	4620      	mov	r0, r4
 8006f10:	f000 fb5a 	bl	80075c8 <_calloc_r>
 8006f14:	b160      	cbz	r0, 8006f30 <_Balloc+0x64>
 8006f16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006f1a:	e00e      	b.n	8006f3a <_Balloc+0x6e>
 8006f1c:	2221      	movs	r2, #33	; 0x21
 8006f1e:	2104      	movs	r1, #4
 8006f20:	4620      	mov	r0, r4
 8006f22:	f000 fb51 	bl	80075c8 <_calloc_r>
 8006f26:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f28:	60f0      	str	r0, [r6, #12]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d1e4      	bne.n	8006efa <_Balloc+0x2e>
 8006f30:	2000      	movs	r0, #0
 8006f32:	bd70      	pop	{r4, r5, r6, pc}
 8006f34:	6802      	ldr	r2, [r0, #0]
 8006f36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006f40:	e7f7      	b.n	8006f32 <_Balloc+0x66>
 8006f42:	bf00      	nop
 8006f44:	08009c75 	.word	0x08009c75
 8006f48:	08009cfc 	.word	0x08009cfc

08006f4c <_Bfree>:
 8006f4c:	b570      	push	{r4, r5, r6, lr}
 8006f4e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006f50:	4605      	mov	r5, r0
 8006f52:	460c      	mov	r4, r1
 8006f54:	b976      	cbnz	r6, 8006f74 <_Bfree+0x28>
 8006f56:	2010      	movs	r0, #16
 8006f58:	f7ff ffa2 	bl	8006ea0 <malloc>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	6268      	str	r0, [r5, #36]	; 0x24
 8006f60:	b920      	cbnz	r0, 8006f6c <_Bfree+0x20>
 8006f62:	4b09      	ldr	r3, [pc, #36]	; (8006f88 <_Bfree+0x3c>)
 8006f64:	4809      	ldr	r0, [pc, #36]	; (8006f8c <_Bfree+0x40>)
 8006f66:	218a      	movs	r1, #138	; 0x8a
 8006f68:	f000 fd54 	bl	8007a14 <__assert_func>
 8006f6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006f70:	6006      	str	r6, [r0, #0]
 8006f72:	60c6      	str	r6, [r0, #12]
 8006f74:	b13c      	cbz	r4, 8006f86 <_Bfree+0x3a>
 8006f76:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006f78:	6862      	ldr	r2, [r4, #4]
 8006f7a:	68db      	ldr	r3, [r3, #12]
 8006f7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006f80:	6021      	str	r1, [r4, #0]
 8006f82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006f86:	bd70      	pop	{r4, r5, r6, pc}
 8006f88:	08009c75 	.word	0x08009c75
 8006f8c:	08009cfc 	.word	0x08009cfc

08006f90 <__multadd>:
 8006f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f94:	690e      	ldr	r6, [r1, #16]
 8006f96:	4607      	mov	r7, r0
 8006f98:	4698      	mov	r8, r3
 8006f9a:	460c      	mov	r4, r1
 8006f9c:	f101 0014 	add.w	r0, r1, #20
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	6805      	ldr	r5, [r0, #0]
 8006fa4:	b2a9      	uxth	r1, r5
 8006fa6:	fb02 8101 	mla	r1, r2, r1, r8
 8006faa:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006fae:	0c2d      	lsrs	r5, r5, #16
 8006fb0:	fb02 c505 	mla	r5, r2, r5, ip
 8006fb4:	b289      	uxth	r1, r1
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006fbc:	429e      	cmp	r6, r3
 8006fbe:	f840 1b04 	str.w	r1, [r0], #4
 8006fc2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8006fc6:	dcec      	bgt.n	8006fa2 <__multadd+0x12>
 8006fc8:	f1b8 0f00 	cmp.w	r8, #0
 8006fcc:	d022      	beq.n	8007014 <__multadd+0x84>
 8006fce:	68a3      	ldr	r3, [r4, #8]
 8006fd0:	42b3      	cmp	r3, r6
 8006fd2:	dc19      	bgt.n	8007008 <__multadd+0x78>
 8006fd4:	6861      	ldr	r1, [r4, #4]
 8006fd6:	4638      	mov	r0, r7
 8006fd8:	3101      	adds	r1, #1
 8006fda:	f7ff ff77 	bl	8006ecc <_Balloc>
 8006fde:	4605      	mov	r5, r0
 8006fe0:	b928      	cbnz	r0, 8006fee <__multadd+0x5e>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	4b0d      	ldr	r3, [pc, #52]	; (800701c <__multadd+0x8c>)
 8006fe6:	480e      	ldr	r0, [pc, #56]	; (8007020 <__multadd+0x90>)
 8006fe8:	21b5      	movs	r1, #181	; 0xb5
 8006fea:	f000 fd13 	bl	8007a14 <__assert_func>
 8006fee:	6922      	ldr	r2, [r4, #16]
 8006ff0:	3202      	adds	r2, #2
 8006ff2:	f104 010c 	add.w	r1, r4, #12
 8006ff6:	0092      	lsls	r2, r2, #2
 8006ff8:	300c      	adds	r0, #12
 8006ffa:	f7ff ff59 	bl	8006eb0 <memcpy>
 8006ffe:	4621      	mov	r1, r4
 8007000:	4638      	mov	r0, r7
 8007002:	f7ff ffa3 	bl	8006f4c <_Bfree>
 8007006:	462c      	mov	r4, r5
 8007008:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800700c:	3601      	adds	r6, #1
 800700e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007012:	6126      	str	r6, [r4, #16]
 8007014:	4620      	mov	r0, r4
 8007016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800701a:	bf00      	nop
 800701c:	08009ceb 	.word	0x08009ceb
 8007020:	08009cfc 	.word	0x08009cfc

08007024 <__hi0bits>:
 8007024:	0c03      	lsrs	r3, r0, #16
 8007026:	041b      	lsls	r3, r3, #16
 8007028:	b9d3      	cbnz	r3, 8007060 <__hi0bits+0x3c>
 800702a:	0400      	lsls	r0, r0, #16
 800702c:	2310      	movs	r3, #16
 800702e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007032:	bf04      	itt	eq
 8007034:	0200      	lsleq	r0, r0, #8
 8007036:	3308      	addeq	r3, #8
 8007038:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800703c:	bf04      	itt	eq
 800703e:	0100      	lsleq	r0, r0, #4
 8007040:	3304      	addeq	r3, #4
 8007042:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007046:	bf04      	itt	eq
 8007048:	0080      	lsleq	r0, r0, #2
 800704a:	3302      	addeq	r3, #2
 800704c:	2800      	cmp	r0, #0
 800704e:	db05      	blt.n	800705c <__hi0bits+0x38>
 8007050:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007054:	f103 0301 	add.w	r3, r3, #1
 8007058:	bf08      	it	eq
 800705a:	2320      	moveq	r3, #32
 800705c:	4618      	mov	r0, r3
 800705e:	4770      	bx	lr
 8007060:	2300      	movs	r3, #0
 8007062:	e7e4      	b.n	800702e <__hi0bits+0xa>

08007064 <__lo0bits>:
 8007064:	6803      	ldr	r3, [r0, #0]
 8007066:	f013 0207 	ands.w	r2, r3, #7
 800706a:	4601      	mov	r1, r0
 800706c:	d00b      	beq.n	8007086 <__lo0bits+0x22>
 800706e:	07da      	lsls	r2, r3, #31
 8007070:	d424      	bmi.n	80070bc <__lo0bits+0x58>
 8007072:	0798      	lsls	r0, r3, #30
 8007074:	bf49      	itett	mi
 8007076:	085b      	lsrmi	r3, r3, #1
 8007078:	089b      	lsrpl	r3, r3, #2
 800707a:	2001      	movmi	r0, #1
 800707c:	600b      	strmi	r3, [r1, #0]
 800707e:	bf5c      	itt	pl
 8007080:	600b      	strpl	r3, [r1, #0]
 8007082:	2002      	movpl	r0, #2
 8007084:	4770      	bx	lr
 8007086:	b298      	uxth	r0, r3
 8007088:	b9b0      	cbnz	r0, 80070b8 <__lo0bits+0x54>
 800708a:	0c1b      	lsrs	r3, r3, #16
 800708c:	2010      	movs	r0, #16
 800708e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007092:	bf04      	itt	eq
 8007094:	0a1b      	lsreq	r3, r3, #8
 8007096:	3008      	addeq	r0, #8
 8007098:	071a      	lsls	r2, r3, #28
 800709a:	bf04      	itt	eq
 800709c:	091b      	lsreq	r3, r3, #4
 800709e:	3004      	addeq	r0, #4
 80070a0:	079a      	lsls	r2, r3, #30
 80070a2:	bf04      	itt	eq
 80070a4:	089b      	lsreq	r3, r3, #2
 80070a6:	3002      	addeq	r0, #2
 80070a8:	07da      	lsls	r2, r3, #31
 80070aa:	d403      	bmi.n	80070b4 <__lo0bits+0x50>
 80070ac:	085b      	lsrs	r3, r3, #1
 80070ae:	f100 0001 	add.w	r0, r0, #1
 80070b2:	d005      	beq.n	80070c0 <__lo0bits+0x5c>
 80070b4:	600b      	str	r3, [r1, #0]
 80070b6:	4770      	bx	lr
 80070b8:	4610      	mov	r0, r2
 80070ba:	e7e8      	b.n	800708e <__lo0bits+0x2a>
 80070bc:	2000      	movs	r0, #0
 80070be:	4770      	bx	lr
 80070c0:	2020      	movs	r0, #32
 80070c2:	4770      	bx	lr

080070c4 <__i2b>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	460c      	mov	r4, r1
 80070c8:	2101      	movs	r1, #1
 80070ca:	f7ff feff 	bl	8006ecc <_Balloc>
 80070ce:	4602      	mov	r2, r0
 80070d0:	b928      	cbnz	r0, 80070de <__i2b+0x1a>
 80070d2:	4b05      	ldr	r3, [pc, #20]	; (80070e8 <__i2b+0x24>)
 80070d4:	4805      	ldr	r0, [pc, #20]	; (80070ec <__i2b+0x28>)
 80070d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80070da:	f000 fc9b 	bl	8007a14 <__assert_func>
 80070de:	2301      	movs	r3, #1
 80070e0:	6144      	str	r4, [r0, #20]
 80070e2:	6103      	str	r3, [r0, #16]
 80070e4:	bd10      	pop	{r4, pc}
 80070e6:	bf00      	nop
 80070e8:	08009ceb 	.word	0x08009ceb
 80070ec:	08009cfc 	.word	0x08009cfc

080070f0 <__multiply>:
 80070f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f4:	4614      	mov	r4, r2
 80070f6:	690a      	ldr	r2, [r1, #16]
 80070f8:	6923      	ldr	r3, [r4, #16]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	bfb8      	it	lt
 80070fe:	460b      	movlt	r3, r1
 8007100:	460d      	mov	r5, r1
 8007102:	bfbc      	itt	lt
 8007104:	4625      	movlt	r5, r4
 8007106:	461c      	movlt	r4, r3
 8007108:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800710c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007110:	68ab      	ldr	r3, [r5, #8]
 8007112:	6869      	ldr	r1, [r5, #4]
 8007114:	eb0a 0709 	add.w	r7, sl, r9
 8007118:	42bb      	cmp	r3, r7
 800711a:	b085      	sub	sp, #20
 800711c:	bfb8      	it	lt
 800711e:	3101      	addlt	r1, #1
 8007120:	f7ff fed4 	bl	8006ecc <_Balloc>
 8007124:	b930      	cbnz	r0, 8007134 <__multiply+0x44>
 8007126:	4602      	mov	r2, r0
 8007128:	4b42      	ldr	r3, [pc, #264]	; (8007234 <__multiply+0x144>)
 800712a:	4843      	ldr	r0, [pc, #268]	; (8007238 <__multiply+0x148>)
 800712c:	f240 115d 	movw	r1, #349	; 0x15d
 8007130:	f000 fc70 	bl	8007a14 <__assert_func>
 8007134:	f100 0614 	add.w	r6, r0, #20
 8007138:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800713c:	4633      	mov	r3, r6
 800713e:	2200      	movs	r2, #0
 8007140:	4543      	cmp	r3, r8
 8007142:	d31e      	bcc.n	8007182 <__multiply+0x92>
 8007144:	f105 0c14 	add.w	ip, r5, #20
 8007148:	f104 0314 	add.w	r3, r4, #20
 800714c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8007150:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007154:	9202      	str	r2, [sp, #8]
 8007156:	ebac 0205 	sub.w	r2, ip, r5
 800715a:	3a15      	subs	r2, #21
 800715c:	f022 0203 	bic.w	r2, r2, #3
 8007160:	3204      	adds	r2, #4
 8007162:	f105 0115 	add.w	r1, r5, #21
 8007166:	458c      	cmp	ip, r1
 8007168:	bf38      	it	cc
 800716a:	2204      	movcc	r2, #4
 800716c:	9201      	str	r2, [sp, #4]
 800716e:	9a02      	ldr	r2, [sp, #8]
 8007170:	9303      	str	r3, [sp, #12]
 8007172:	429a      	cmp	r2, r3
 8007174:	d808      	bhi.n	8007188 <__multiply+0x98>
 8007176:	2f00      	cmp	r7, #0
 8007178:	dc55      	bgt.n	8007226 <__multiply+0x136>
 800717a:	6107      	str	r7, [r0, #16]
 800717c:	b005      	add	sp, #20
 800717e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007182:	f843 2b04 	str.w	r2, [r3], #4
 8007186:	e7db      	b.n	8007140 <__multiply+0x50>
 8007188:	f8b3 a000 	ldrh.w	sl, [r3]
 800718c:	f1ba 0f00 	cmp.w	sl, #0
 8007190:	d020      	beq.n	80071d4 <__multiply+0xe4>
 8007192:	f105 0e14 	add.w	lr, r5, #20
 8007196:	46b1      	mov	r9, r6
 8007198:	2200      	movs	r2, #0
 800719a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800719e:	f8d9 b000 	ldr.w	fp, [r9]
 80071a2:	b2a1      	uxth	r1, r4
 80071a4:	fa1f fb8b 	uxth.w	fp, fp
 80071a8:	fb0a b101 	mla	r1, sl, r1, fp
 80071ac:	4411      	add	r1, r2
 80071ae:	f8d9 2000 	ldr.w	r2, [r9]
 80071b2:	0c24      	lsrs	r4, r4, #16
 80071b4:	0c12      	lsrs	r2, r2, #16
 80071b6:	fb0a 2404 	mla	r4, sl, r4, r2
 80071ba:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80071be:	b289      	uxth	r1, r1
 80071c0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80071c4:	45f4      	cmp	ip, lr
 80071c6:	f849 1b04 	str.w	r1, [r9], #4
 80071ca:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80071ce:	d8e4      	bhi.n	800719a <__multiply+0xaa>
 80071d0:	9901      	ldr	r1, [sp, #4]
 80071d2:	5072      	str	r2, [r6, r1]
 80071d4:	9a03      	ldr	r2, [sp, #12]
 80071d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071da:	3304      	adds	r3, #4
 80071dc:	f1b9 0f00 	cmp.w	r9, #0
 80071e0:	d01f      	beq.n	8007222 <__multiply+0x132>
 80071e2:	6834      	ldr	r4, [r6, #0]
 80071e4:	f105 0114 	add.w	r1, r5, #20
 80071e8:	46b6      	mov	lr, r6
 80071ea:	f04f 0a00 	mov.w	sl, #0
 80071ee:	880a      	ldrh	r2, [r1, #0]
 80071f0:	f8be b002 	ldrh.w	fp, [lr, #2]
 80071f4:	fb09 b202 	mla	r2, r9, r2, fp
 80071f8:	4492      	add	sl, r2
 80071fa:	b2a4      	uxth	r4, r4
 80071fc:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007200:	f84e 4b04 	str.w	r4, [lr], #4
 8007204:	f851 4b04 	ldr.w	r4, [r1], #4
 8007208:	f8be 2000 	ldrh.w	r2, [lr]
 800720c:	0c24      	lsrs	r4, r4, #16
 800720e:	fb09 2404 	mla	r4, r9, r4, r2
 8007212:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007216:	458c      	cmp	ip, r1
 8007218:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800721c:	d8e7      	bhi.n	80071ee <__multiply+0xfe>
 800721e:	9a01      	ldr	r2, [sp, #4]
 8007220:	50b4      	str	r4, [r6, r2]
 8007222:	3604      	adds	r6, #4
 8007224:	e7a3      	b.n	800716e <__multiply+0x7e>
 8007226:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1a5      	bne.n	800717a <__multiply+0x8a>
 800722e:	3f01      	subs	r7, #1
 8007230:	e7a1      	b.n	8007176 <__multiply+0x86>
 8007232:	bf00      	nop
 8007234:	08009ceb 	.word	0x08009ceb
 8007238:	08009cfc 	.word	0x08009cfc

0800723c <__pow5mult>:
 800723c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007240:	4615      	mov	r5, r2
 8007242:	f012 0203 	ands.w	r2, r2, #3
 8007246:	4606      	mov	r6, r0
 8007248:	460f      	mov	r7, r1
 800724a:	d007      	beq.n	800725c <__pow5mult+0x20>
 800724c:	4c25      	ldr	r4, [pc, #148]	; (80072e4 <__pow5mult+0xa8>)
 800724e:	3a01      	subs	r2, #1
 8007250:	2300      	movs	r3, #0
 8007252:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007256:	f7ff fe9b 	bl	8006f90 <__multadd>
 800725a:	4607      	mov	r7, r0
 800725c:	10ad      	asrs	r5, r5, #2
 800725e:	d03d      	beq.n	80072dc <__pow5mult+0xa0>
 8007260:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007262:	b97c      	cbnz	r4, 8007284 <__pow5mult+0x48>
 8007264:	2010      	movs	r0, #16
 8007266:	f7ff fe1b 	bl	8006ea0 <malloc>
 800726a:	4602      	mov	r2, r0
 800726c:	6270      	str	r0, [r6, #36]	; 0x24
 800726e:	b928      	cbnz	r0, 800727c <__pow5mult+0x40>
 8007270:	4b1d      	ldr	r3, [pc, #116]	; (80072e8 <__pow5mult+0xac>)
 8007272:	481e      	ldr	r0, [pc, #120]	; (80072ec <__pow5mult+0xb0>)
 8007274:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007278:	f000 fbcc 	bl	8007a14 <__assert_func>
 800727c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007280:	6004      	str	r4, [r0, #0]
 8007282:	60c4      	str	r4, [r0, #12]
 8007284:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007288:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800728c:	b94c      	cbnz	r4, 80072a2 <__pow5mult+0x66>
 800728e:	f240 2171 	movw	r1, #625	; 0x271
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff ff16 	bl	80070c4 <__i2b>
 8007298:	2300      	movs	r3, #0
 800729a:	f8c8 0008 	str.w	r0, [r8, #8]
 800729e:	4604      	mov	r4, r0
 80072a0:	6003      	str	r3, [r0, #0]
 80072a2:	f04f 0900 	mov.w	r9, #0
 80072a6:	07eb      	lsls	r3, r5, #31
 80072a8:	d50a      	bpl.n	80072c0 <__pow5mult+0x84>
 80072aa:	4639      	mov	r1, r7
 80072ac:	4622      	mov	r2, r4
 80072ae:	4630      	mov	r0, r6
 80072b0:	f7ff ff1e 	bl	80070f0 <__multiply>
 80072b4:	4639      	mov	r1, r7
 80072b6:	4680      	mov	r8, r0
 80072b8:	4630      	mov	r0, r6
 80072ba:	f7ff fe47 	bl	8006f4c <_Bfree>
 80072be:	4647      	mov	r7, r8
 80072c0:	106d      	asrs	r5, r5, #1
 80072c2:	d00b      	beq.n	80072dc <__pow5mult+0xa0>
 80072c4:	6820      	ldr	r0, [r4, #0]
 80072c6:	b938      	cbnz	r0, 80072d8 <__pow5mult+0x9c>
 80072c8:	4622      	mov	r2, r4
 80072ca:	4621      	mov	r1, r4
 80072cc:	4630      	mov	r0, r6
 80072ce:	f7ff ff0f 	bl	80070f0 <__multiply>
 80072d2:	6020      	str	r0, [r4, #0]
 80072d4:	f8c0 9000 	str.w	r9, [r0]
 80072d8:	4604      	mov	r4, r0
 80072da:	e7e4      	b.n	80072a6 <__pow5mult+0x6a>
 80072dc:	4638      	mov	r0, r7
 80072de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072e2:	bf00      	nop
 80072e4:	08009e50 	.word	0x08009e50
 80072e8:	08009c75 	.word	0x08009c75
 80072ec:	08009cfc 	.word	0x08009cfc

080072f0 <__lshift>:
 80072f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072f4:	460c      	mov	r4, r1
 80072f6:	6849      	ldr	r1, [r1, #4]
 80072f8:	6923      	ldr	r3, [r4, #16]
 80072fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072fe:	68a3      	ldr	r3, [r4, #8]
 8007300:	4607      	mov	r7, r0
 8007302:	4691      	mov	r9, r2
 8007304:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007308:	f108 0601 	add.w	r6, r8, #1
 800730c:	42b3      	cmp	r3, r6
 800730e:	db0b      	blt.n	8007328 <__lshift+0x38>
 8007310:	4638      	mov	r0, r7
 8007312:	f7ff fddb 	bl	8006ecc <_Balloc>
 8007316:	4605      	mov	r5, r0
 8007318:	b948      	cbnz	r0, 800732e <__lshift+0x3e>
 800731a:	4602      	mov	r2, r0
 800731c:	4b28      	ldr	r3, [pc, #160]	; (80073c0 <__lshift+0xd0>)
 800731e:	4829      	ldr	r0, [pc, #164]	; (80073c4 <__lshift+0xd4>)
 8007320:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007324:	f000 fb76 	bl	8007a14 <__assert_func>
 8007328:	3101      	adds	r1, #1
 800732a:	005b      	lsls	r3, r3, #1
 800732c:	e7ee      	b.n	800730c <__lshift+0x1c>
 800732e:	2300      	movs	r3, #0
 8007330:	f100 0114 	add.w	r1, r0, #20
 8007334:	f100 0210 	add.w	r2, r0, #16
 8007338:	4618      	mov	r0, r3
 800733a:	4553      	cmp	r3, sl
 800733c:	db33      	blt.n	80073a6 <__lshift+0xb6>
 800733e:	6920      	ldr	r0, [r4, #16]
 8007340:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007344:	f104 0314 	add.w	r3, r4, #20
 8007348:	f019 091f 	ands.w	r9, r9, #31
 800734c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007350:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007354:	d02b      	beq.n	80073ae <__lshift+0xbe>
 8007356:	f1c9 0e20 	rsb	lr, r9, #32
 800735a:	468a      	mov	sl, r1
 800735c:	2200      	movs	r2, #0
 800735e:	6818      	ldr	r0, [r3, #0]
 8007360:	fa00 f009 	lsl.w	r0, r0, r9
 8007364:	4302      	orrs	r2, r0
 8007366:	f84a 2b04 	str.w	r2, [sl], #4
 800736a:	f853 2b04 	ldr.w	r2, [r3], #4
 800736e:	459c      	cmp	ip, r3
 8007370:	fa22 f20e 	lsr.w	r2, r2, lr
 8007374:	d8f3      	bhi.n	800735e <__lshift+0x6e>
 8007376:	ebac 0304 	sub.w	r3, ip, r4
 800737a:	3b15      	subs	r3, #21
 800737c:	f023 0303 	bic.w	r3, r3, #3
 8007380:	3304      	adds	r3, #4
 8007382:	f104 0015 	add.w	r0, r4, #21
 8007386:	4584      	cmp	ip, r0
 8007388:	bf38      	it	cc
 800738a:	2304      	movcc	r3, #4
 800738c:	50ca      	str	r2, [r1, r3]
 800738e:	b10a      	cbz	r2, 8007394 <__lshift+0xa4>
 8007390:	f108 0602 	add.w	r6, r8, #2
 8007394:	3e01      	subs	r6, #1
 8007396:	4638      	mov	r0, r7
 8007398:	612e      	str	r6, [r5, #16]
 800739a:	4621      	mov	r1, r4
 800739c:	f7ff fdd6 	bl	8006f4c <_Bfree>
 80073a0:	4628      	mov	r0, r5
 80073a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80073aa:	3301      	adds	r3, #1
 80073ac:	e7c5      	b.n	800733a <__lshift+0x4a>
 80073ae:	3904      	subs	r1, #4
 80073b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80073b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80073b8:	459c      	cmp	ip, r3
 80073ba:	d8f9      	bhi.n	80073b0 <__lshift+0xc0>
 80073bc:	e7ea      	b.n	8007394 <__lshift+0xa4>
 80073be:	bf00      	nop
 80073c0:	08009ceb 	.word	0x08009ceb
 80073c4:	08009cfc 	.word	0x08009cfc

080073c8 <__mcmp>:
 80073c8:	b530      	push	{r4, r5, lr}
 80073ca:	6902      	ldr	r2, [r0, #16]
 80073cc:	690c      	ldr	r4, [r1, #16]
 80073ce:	1b12      	subs	r2, r2, r4
 80073d0:	d10e      	bne.n	80073f0 <__mcmp+0x28>
 80073d2:	f100 0314 	add.w	r3, r0, #20
 80073d6:	3114      	adds	r1, #20
 80073d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80073dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80073e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80073e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80073e8:	42a5      	cmp	r5, r4
 80073ea:	d003      	beq.n	80073f4 <__mcmp+0x2c>
 80073ec:	d305      	bcc.n	80073fa <__mcmp+0x32>
 80073ee:	2201      	movs	r2, #1
 80073f0:	4610      	mov	r0, r2
 80073f2:	bd30      	pop	{r4, r5, pc}
 80073f4:	4283      	cmp	r3, r0
 80073f6:	d3f3      	bcc.n	80073e0 <__mcmp+0x18>
 80073f8:	e7fa      	b.n	80073f0 <__mcmp+0x28>
 80073fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80073fe:	e7f7      	b.n	80073f0 <__mcmp+0x28>

08007400 <__mdiff>:
 8007400:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007404:	460c      	mov	r4, r1
 8007406:	4606      	mov	r6, r0
 8007408:	4611      	mov	r1, r2
 800740a:	4620      	mov	r0, r4
 800740c:	4617      	mov	r7, r2
 800740e:	f7ff ffdb 	bl	80073c8 <__mcmp>
 8007412:	1e05      	subs	r5, r0, #0
 8007414:	d110      	bne.n	8007438 <__mdiff+0x38>
 8007416:	4629      	mov	r1, r5
 8007418:	4630      	mov	r0, r6
 800741a:	f7ff fd57 	bl	8006ecc <_Balloc>
 800741e:	b930      	cbnz	r0, 800742e <__mdiff+0x2e>
 8007420:	4b39      	ldr	r3, [pc, #228]	; (8007508 <__mdiff+0x108>)
 8007422:	4602      	mov	r2, r0
 8007424:	f240 2132 	movw	r1, #562	; 0x232
 8007428:	4838      	ldr	r0, [pc, #224]	; (800750c <__mdiff+0x10c>)
 800742a:	f000 faf3 	bl	8007a14 <__assert_func>
 800742e:	2301      	movs	r3, #1
 8007430:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007434:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007438:	bfa4      	itt	ge
 800743a:	463b      	movge	r3, r7
 800743c:	4627      	movge	r7, r4
 800743e:	4630      	mov	r0, r6
 8007440:	6879      	ldr	r1, [r7, #4]
 8007442:	bfa6      	itte	ge
 8007444:	461c      	movge	r4, r3
 8007446:	2500      	movge	r5, #0
 8007448:	2501      	movlt	r5, #1
 800744a:	f7ff fd3f 	bl	8006ecc <_Balloc>
 800744e:	b920      	cbnz	r0, 800745a <__mdiff+0x5a>
 8007450:	4b2d      	ldr	r3, [pc, #180]	; (8007508 <__mdiff+0x108>)
 8007452:	4602      	mov	r2, r0
 8007454:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007458:	e7e6      	b.n	8007428 <__mdiff+0x28>
 800745a:	693e      	ldr	r6, [r7, #16]
 800745c:	60c5      	str	r5, [r0, #12]
 800745e:	6925      	ldr	r5, [r4, #16]
 8007460:	f107 0114 	add.w	r1, r7, #20
 8007464:	f104 0914 	add.w	r9, r4, #20
 8007468:	f100 0e14 	add.w	lr, r0, #20
 800746c:	f107 0210 	add.w	r2, r7, #16
 8007470:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8007474:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8007478:	46f2      	mov	sl, lr
 800747a:	2700      	movs	r7, #0
 800747c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007480:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007484:	fa1f f883 	uxth.w	r8, r3
 8007488:	fa17 f78b 	uxtah	r7, r7, fp
 800748c:	0c1b      	lsrs	r3, r3, #16
 800748e:	eba7 0808 	sub.w	r8, r7, r8
 8007492:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007496:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800749a:	fa1f f888 	uxth.w	r8, r8
 800749e:	141f      	asrs	r7, r3, #16
 80074a0:	454d      	cmp	r5, r9
 80074a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80074a6:	f84a 3b04 	str.w	r3, [sl], #4
 80074aa:	d8e7      	bhi.n	800747c <__mdiff+0x7c>
 80074ac:	1b2b      	subs	r3, r5, r4
 80074ae:	3b15      	subs	r3, #21
 80074b0:	f023 0303 	bic.w	r3, r3, #3
 80074b4:	3304      	adds	r3, #4
 80074b6:	3415      	adds	r4, #21
 80074b8:	42a5      	cmp	r5, r4
 80074ba:	bf38      	it	cc
 80074bc:	2304      	movcc	r3, #4
 80074be:	4419      	add	r1, r3
 80074c0:	4473      	add	r3, lr
 80074c2:	469e      	mov	lr, r3
 80074c4:	460d      	mov	r5, r1
 80074c6:	4565      	cmp	r5, ip
 80074c8:	d30e      	bcc.n	80074e8 <__mdiff+0xe8>
 80074ca:	f10c 0203 	add.w	r2, ip, #3
 80074ce:	1a52      	subs	r2, r2, r1
 80074d0:	f022 0203 	bic.w	r2, r2, #3
 80074d4:	3903      	subs	r1, #3
 80074d6:	458c      	cmp	ip, r1
 80074d8:	bf38      	it	cc
 80074da:	2200      	movcc	r2, #0
 80074dc:	441a      	add	r2, r3
 80074de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80074e2:	b17b      	cbz	r3, 8007504 <__mdiff+0x104>
 80074e4:	6106      	str	r6, [r0, #16]
 80074e6:	e7a5      	b.n	8007434 <__mdiff+0x34>
 80074e8:	f855 8b04 	ldr.w	r8, [r5], #4
 80074ec:	fa17 f488 	uxtah	r4, r7, r8
 80074f0:	1422      	asrs	r2, r4, #16
 80074f2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 80074f6:	b2a4      	uxth	r4, r4
 80074f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80074fc:	f84e 4b04 	str.w	r4, [lr], #4
 8007500:	1417      	asrs	r7, r2, #16
 8007502:	e7e0      	b.n	80074c6 <__mdiff+0xc6>
 8007504:	3e01      	subs	r6, #1
 8007506:	e7ea      	b.n	80074de <__mdiff+0xde>
 8007508:	08009ceb 	.word	0x08009ceb
 800750c:	08009cfc 	.word	0x08009cfc

08007510 <__d2b>:
 8007510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007514:	4689      	mov	r9, r1
 8007516:	2101      	movs	r1, #1
 8007518:	ec57 6b10 	vmov	r6, r7, d0
 800751c:	4690      	mov	r8, r2
 800751e:	f7ff fcd5 	bl	8006ecc <_Balloc>
 8007522:	4604      	mov	r4, r0
 8007524:	b930      	cbnz	r0, 8007534 <__d2b+0x24>
 8007526:	4602      	mov	r2, r0
 8007528:	4b25      	ldr	r3, [pc, #148]	; (80075c0 <__d2b+0xb0>)
 800752a:	4826      	ldr	r0, [pc, #152]	; (80075c4 <__d2b+0xb4>)
 800752c:	f240 310a 	movw	r1, #778	; 0x30a
 8007530:	f000 fa70 	bl	8007a14 <__assert_func>
 8007534:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800753c:	bb35      	cbnz	r5, 800758c <__d2b+0x7c>
 800753e:	2e00      	cmp	r6, #0
 8007540:	9301      	str	r3, [sp, #4]
 8007542:	d028      	beq.n	8007596 <__d2b+0x86>
 8007544:	4668      	mov	r0, sp
 8007546:	9600      	str	r6, [sp, #0]
 8007548:	f7ff fd8c 	bl	8007064 <__lo0bits>
 800754c:	9900      	ldr	r1, [sp, #0]
 800754e:	b300      	cbz	r0, 8007592 <__d2b+0x82>
 8007550:	9a01      	ldr	r2, [sp, #4]
 8007552:	f1c0 0320 	rsb	r3, r0, #32
 8007556:	fa02 f303 	lsl.w	r3, r2, r3
 800755a:	430b      	orrs	r3, r1
 800755c:	40c2      	lsrs	r2, r0
 800755e:	6163      	str	r3, [r4, #20]
 8007560:	9201      	str	r2, [sp, #4]
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	61a3      	str	r3, [r4, #24]
 8007566:	2b00      	cmp	r3, #0
 8007568:	bf14      	ite	ne
 800756a:	2202      	movne	r2, #2
 800756c:	2201      	moveq	r2, #1
 800756e:	6122      	str	r2, [r4, #16]
 8007570:	b1d5      	cbz	r5, 80075a8 <__d2b+0x98>
 8007572:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007576:	4405      	add	r5, r0
 8007578:	f8c9 5000 	str.w	r5, [r9]
 800757c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007580:	f8c8 0000 	str.w	r0, [r8]
 8007584:	4620      	mov	r0, r4
 8007586:	b003      	add	sp, #12
 8007588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800758c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007590:	e7d5      	b.n	800753e <__d2b+0x2e>
 8007592:	6161      	str	r1, [r4, #20]
 8007594:	e7e5      	b.n	8007562 <__d2b+0x52>
 8007596:	a801      	add	r0, sp, #4
 8007598:	f7ff fd64 	bl	8007064 <__lo0bits>
 800759c:	9b01      	ldr	r3, [sp, #4]
 800759e:	6163      	str	r3, [r4, #20]
 80075a0:	2201      	movs	r2, #1
 80075a2:	6122      	str	r2, [r4, #16]
 80075a4:	3020      	adds	r0, #32
 80075a6:	e7e3      	b.n	8007570 <__d2b+0x60>
 80075a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80075ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80075b0:	f8c9 0000 	str.w	r0, [r9]
 80075b4:	6918      	ldr	r0, [r3, #16]
 80075b6:	f7ff fd35 	bl	8007024 <__hi0bits>
 80075ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80075be:	e7df      	b.n	8007580 <__d2b+0x70>
 80075c0:	08009ceb 	.word	0x08009ceb
 80075c4:	08009cfc 	.word	0x08009cfc

080075c8 <_calloc_r>:
 80075c8:	b513      	push	{r0, r1, r4, lr}
 80075ca:	434a      	muls	r2, r1
 80075cc:	4611      	mov	r1, r2
 80075ce:	9201      	str	r2, [sp, #4]
 80075d0:	f000 f85a 	bl	8007688 <_malloc_r>
 80075d4:	4604      	mov	r4, r0
 80075d6:	b118      	cbz	r0, 80075e0 <_calloc_r+0x18>
 80075d8:	9a01      	ldr	r2, [sp, #4]
 80075da:	2100      	movs	r1, #0
 80075dc:	f7fe f950 	bl	8005880 <memset>
 80075e0:	4620      	mov	r0, r4
 80075e2:	b002      	add	sp, #8
 80075e4:	bd10      	pop	{r4, pc}
	...

080075e8 <_free_r>:
 80075e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075ea:	2900      	cmp	r1, #0
 80075ec:	d048      	beq.n	8007680 <_free_r+0x98>
 80075ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075f2:	9001      	str	r0, [sp, #4]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	f1a1 0404 	sub.w	r4, r1, #4
 80075fa:	bfb8      	it	lt
 80075fc:	18e4      	addlt	r4, r4, r3
 80075fe:	f000 fa65 	bl	8007acc <__malloc_lock>
 8007602:	4a20      	ldr	r2, [pc, #128]	; (8007684 <_free_r+0x9c>)
 8007604:	9801      	ldr	r0, [sp, #4]
 8007606:	6813      	ldr	r3, [r2, #0]
 8007608:	4615      	mov	r5, r2
 800760a:	b933      	cbnz	r3, 800761a <_free_r+0x32>
 800760c:	6063      	str	r3, [r4, #4]
 800760e:	6014      	str	r4, [r2, #0]
 8007610:	b003      	add	sp, #12
 8007612:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007616:	f000 ba5f 	b.w	8007ad8 <__malloc_unlock>
 800761a:	42a3      	cmp	r3, r4
 800761c:	d90b      	bls.n	8007636 <_free_r+0x4e>
 800761e:	6821      	ldr	r1, [r4, #0]
 8007620:	1862      	adds	r2, r4, r1
 8007622:	4293      	cmp	r3, r2
 8007624:	bf04      	itt	eq
 8007626:	681a      	ldreq	r2, [r3, #0]
 8007628:	685b      	ldreq	r3, [r3, #4]
 800762a:	6063      	str	r3, [r4, #4]
 800762c:	bf04      	itt	eq
 800762e:	1852      	addeq	r2, r2, r1
 8007630:	6022      	streq	r2, [r4, #0]
 8007632:	602c      	str	r4, [r5, #0]
 8007634:	e7ec      	b.n	8007610 <_free_r+0x28>
 8007636:	461a      	mov	r2, r3
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	b10b      	cbz	r3, 8007640 <_free_r+0x58>
 800763c:	42a3      	cmp	r3, r4
 800763e:	d9fa      	bls.n	8007636 <_free_r+0x4e>
 8007640:	6811      	ldr	r1, [r2, #0]
 8007642:	1855      	adds	r5, r2, r1
 8007644:	42a5      	cmp	r5, r4
 8007646:	d10b      	bne.n	8007660 <_free_r+0x78>
 8007648:	6824      	ldr	r4, [r4, #0]
 800764a:	4421      	add	r1, r4
 800764c:	1854      	adds	r4, r2, r1
 800764e:	42a3      	cmp	r3, r4
 8007650:	6011      	str	r1, [r2, #0]
 8007652:	d1dd      	bne.n	8007610 <_free_r+0x28>
 8007654:	681c      	ldr	r4, [r3, #0]
 8007656:	685b      	ldr	r3, [r3, #4]
 8007658:	6053      	str	r3, [r2, #4]
 800765a:	4421      	add	r1, r4
 800765c:	6011      	str	r1, [r2, #0]
 800765e:	e7d7      	b.n	8007610 <_free_r+0x28>
 8007660:	d902      	bls.n	8007668 <_free_r+0x80>
 8007662:	230c      	movs	r3, #12
 8007664:	6003      	str	r3, [r0, #0]
 8007666:	e7d3      	b.n	8007610 <_free_r+0x28>
 8007668:	6825      	ldr	r5, [r4, #0]
 800766a:	1961      	adds	r1, r4, r5
 800766c:	428b      	cmp	r3, r1
 800766e:	bf04      	itt	eq
 8007670:	6819      	ldreq	r1, [r3, #0]
 8007672:	685b      	ldreq	r3, [r3, #4]
 8007674:	6063      	str	r3, [r4, #4]
 8007676:	bf04      	itt	eq
 8007678:	1949      	addeq	r1, r1, r5
 800767a:	6021      	streq	r1, [r4, #0]
 800767c:	6054      	str	r4, [r2, #4]
 800767e:	e7c7      	b.n	8007610 <_free_r+0x28>
 8007680:	b003      	add	sp, #12
 8007682:	bd30      	pop	{r4, r5, pc}
 8007684:	20000228 	.word	0x20000228

08007688 <_malloc_r>:
 8007688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768a:	1ccd      	adds	r5, r1, #3
 800768c:	f025 0503 	bic.w	r5, r5, #3
 8007690:	3508      	adds	r5, #8
 8007692:	2d0c      	cmp	r5, #12
 8007694:	bf38      	it	cc
 8007696:	250c      	movcc	r5, #12
 8007698:	2d00      	cmp	r5, #0
 800769a:	4606      	mov	r6, r0
 800769c:	db01      	blt.n	80076a2 <_malloc_r+0x1a>
 800769e:	42a9      	cmp	r1, r5
 80076a0:	d903      	bls.n	80076aa <_malloc_r+0x22>
 80076a2:	230c      	movs	r3, #12
 80076a4:	6033      	str	r3, [r6, #0]
 80076a6:	2000      	movs	r0, #0
 80076a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076aa:	f000 fa0f 	bl	8007acc <__malloc_lock>
 80076ae:	4921      	ldr	r1, [pc, #132]	; (8007734 <_malloc_r+0xac>)
 80076b0:	680a      	ldr	r2, [r1, #0]
 80076b2:	4614      	mov	r4, r2
 80076b4:	b99c      	cbnz	r4, 80076de <_malloc_r+0x56>
 80076b6:	4f20      	ldr	r7, [pc, #128]	; (8007738 <_malloc_r+0xb0>)
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	b923      	cbnz	r3, 80076c6 <_malloc_r+0x3e>
 80076bc:	4621      	mov	r1, r4
 80076be:	4630      	mov	r0, r6
 80076c0:	f000 f998 	bl	80079f4 <_sbrk_r>
 80076c4:	6038      	str	r0, [r7, #0]
 80076c6:	4629      	mov	r1, r5
 80076c8:	4630      	mov	r0, r6
 80076ca:	f000 f993 	bl	80079f4 <_sbrk_r>
 80076ce:	1c43      	adds	r3, r0, #1
 80076d0:	d123      	bne.n	800771a <_malloc_r+0x92>
 80076d2:	230c      	movs	r3, #12
 80076d4:	6033      	str	r3, [r6, #0]
 80076d6:	4630      	mov	r0, r6
 80076d8:	f000 f9fe 	bl	8007ad8 <__malloc_unlock>
 80076dc:	e7e3      	b.n	80076a6 <_malloc_r+0x1e>
 80076de:	6823      	ldr	r3, [r4, #0]
 80076e0:	1b5b      	subs	r3, r3, r5
 80076e2:	d417      	bmi.n	8007714 <_malloc_r+0x8c>
 80076e4:	2b0b      	cmp	r3, #11
 80076e6:	d903      	bls.n	80076f0 <_malloc_r+0x68>
 80076e8:	6023      	str	r3, [r4, #0]
 80076ea:	441c      	add	r4, r3
 80076ec:	6025      	str	r5, [r4, #0]
 80076ee:	e004      	b.n	80076fa <_malloc_r+0x72>
 80076f0:	6863      	ldr	r3, [r4, #4]
 80076f2:	42a2      	cmp	r2, r4
 80076f4:	bf0c      	ite	eq
 80076f6:	600b      	streq	r3, [r1, #0]
 80076f8:	6053      	strne	r3, [r2, #4]
 80076fa:	4630      	mov	r0, r6
 80076fc:	f000 f9ec 	bl	8007ad8 <__malloc_unlock>
 8007700:	f104 000b 	add.w	r0, r4, #11
 8007704:	1d23      	adds	r3, r4, #4
 8007706:	f020 0007 	bic.w	r0, r0, #7
 800770a:	1ac2      	subs	r2, r0, r3
 800770c:	d0cc      	beq.n	80076a8 <_malloc_r+0x20>
 800770e:	1a1b      	subs	r3, r3, r0
 8007710:	50a3      	str	r3, [r4, r2]
 8007712:	e7c9      	b.n	80076a8 <_malloc_r+0x20>
 8007714:	4622      	mov	r2, r4
 8007716:	6864      	ldr	r4, [r4, #4]
 8007718:	e7cc      	b.n	80076b4 <_malloc_r+0x2c>
 800771a:	1cc4      	adds	r4, r0, #3
 800771c:	f024 0403 	bic.w	r4, r4, #3
 8007720:	42a0      	cmp	r0, r4
 8007722:	d0e3      	beq.n	80076ec <_malloc_r+0x64>
 8007724:	1a21      	subs	r1, r4, r0
 8007726:	4630      	mov	r0, r6
 8007728:	f000 f964 	bl	80079f4 <_sbrk_r>
 800772c:	3001      	adds	r0, #1
 800772e:	d1dd      	bne.n	80076ec <_malloc_r+0x64>
 8007730:	e7cf      	b.n	80076d2 <_malloc_r+0x4a>
 8007732:	bf00      	nop
 8007734:	20000228 	.word	0x20000228
 8007738:	2000022c 	.word	0x2000022c

0800773c <__ssputs_r>:
 800773c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007740:	688e      	ldr	r6, [r1, #8]
 8007742:	429e      	cmp	r6, r3
 8007744:	4682      	mov	sl, r0
 8007746:	460c      	mov	r4, r1
 8007748:	4690      	mov	r8, r2
 800774a:	461f      	mov	r7, r3
 800774c:	d838      	bhi.n	80077c0 <__ssputs_r+0x84>
 800774e:	898a      	ldrh	r2, [r1, #12]
 8007750:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007754:	d032      	beq.n	80077bc <__ssputs_r+0x80>
 8007756:	6825      	ldr	r5, [r4, #0]
 8007758:	6909      	ldr	r1, [r1, #16]
 800775a:	eba5 0901 	sub.w	r9, r5, r1
 800775e:	6965      	ldr	r5, [r4, #20]
 8007760:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007764:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007768:	3301      	adds	r3, #1
 800776a:	444b      	add	r3, r9
 800776c:	106d      	asrs	r5, r5, #1
 800776e:	429d      	cmp	r5, r3
 8007770:	bf38      	it	cc
 8007772:	461d      	movcc	r5, r3
 8007774:	0553      	lsls	r3, r2, #21
 8007776:	d531      	bpl.n	80077dc <__ssputs_r+0xa0>
 8007778:	4629      	mov	r1, r5
 800777a:	f7ff ff85 	bl	8007688 <_malloc_r>
 800777e:	4606      	mov	r6, r0
 8007780:	b950      	cbnz	r0, 8007798 <__ssputs_r+0x5c>
 8007782:	230c      	movs	r3, #12
 8007784:	f8ca 3000 	str.w	r3, [sl]
 8007788:	89a3      	ldrh	r3, [r4, #12]
 800778a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800778e:	81a3      	strh	r3, [r4, #12]
 8007790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007794:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007798:	6921      	ldr	r1, [r4, #16]
 800779a:	464a      	mov	r2, r9
 800779c:	f7ff fb88 	bl	8006eb0 <memcpy>
 80077a0:	89a3      	ldrh	r3, [r4, #12]
 80077a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077aa:	81a3      	strh	r3, [r4, #12]
 80077ac:	6126      	str	r6, [r4, #16]
 80077ae:	6165      	str	r5, [r4, #20]
 80077b0:	444e      	add	r6, r9
 80077b2:	eba5 0509 	sub.w	r5, r5, r9
 80077b6:	6026      	str	r6, [r4, #0]
 80077b8:	60a5      	str	r5, [r4, #8]
 80077ba:	463e      	mov	r6, r7
 80077bc:	42be      	cmp	r6, r7
 80077be:	d900      	bls.n	80077c2 <__ssputs_r+0x86>
 80077c0:	463e      	mov	r6, r7
 80077c2:	4632      	mov	r2, r6
 80077c4:	6820      	ldr	r0, [r4, #0]
 80077c6:	4641      	mov	r1, r8
 80077c8:	f000 f966 	bl	8007a98 <memmove>
 80077cc:	68a3      	ldr	r3, [r4, #8]
 80077ce:	6822      	ldr	r2, [r4, #0]
 80077d0:	1b9b      	subs	r3, r3, r6
 80077d2:	4432      	add	r2, r6
 80077d4:	60a3      	str	r3, [r4, #8]
 80077d6:	6022      	str	r2, [r4, #0]
 80077d8:	2000      	movs	r0, #0
 80077da:	e7db      	b.n	8007794 <__ssputs_r+0x58>
 80077dc:	462a      	mov	r2, r5
 80077de:	f000 f981 	bl	8007ae4 <_realloc_r>
 80077e2:	4606      	mov	r6, r0
 80077e4:	2800      	cmp	r0, #0
 80077e6:	d1e1      	bne.n	80077ac <__ssputs_r+0x70>
 80077e8:	6921      	ldr	r1, [r4, #16]
 80077ea:	4650      	mov	r0, sl
 80077ec:	f7ff fefc 	bl	80075e8 <_free_r>
 80077f0:	e7c7      	b.n	8007782 <__ssputs_r+0x46>
	...

080077f4 <_svfiprintf_r>:
 80077f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f8:	4698      	mov	r8, r3
 80077fa:	898b      	ldrh	r3, [r1, #12]
 80077fc:	061b      	lsls	r3, r3, #24
 80077fe:	b09d      	sub	sp, #116	; 0x74
 8007800:	4607      	mov	r7, r0
 8007802:	460d      	mov	r5, r1
 8007804:	4614      	mov	r4, r2
 8007806:	d50e      	bpl.n	8007826 <_svfiprintf_r+0x32>
 8007808:	690b      	ldr	r3, [r1, #16]
 800780a:	b963      	cbnz	r3, 8007826 <_svfiprintf_r+0x32>
 800780c:	2140      	movs	r1, #64	; 0x40
 800780e:	f7ff ff3b 	bl	8007688 <_malloc_r>
 8007812:	6028      	str	r0, [r5, #0]
 8007814:	6128      	str	r0, [r5, #16]
 8007816:	b920      	cbnz	r0, 8007822 <_svfiprintf_r+0x2e>
 8007818:	230c      	movs	r3, #12
 800781a:	603b      	str	r3, [r7, #0]
 800781c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007820:	e0d1      	b.n	80079c6 <_svfiprintf_r+0x1d2>
 8007822:	2340      	movs	r3, #64	; 0x40
 8007824:	616b      	str	r3, [r5, #20]
 8007826:	2300      	movs	r3, #0
 8007828:	9309      	str	r3, [sp, #36]	; 0x24
 800782a:	2320      	movs	r3, #32
 800782c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007830:	f8cd 800c 	str.w	r8, [sp, #12]
 8007834:	2330      	movs	r3, #48	; 0x30
 8007836:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80079e0 <_svfiprintf_r+0x1ec>
 800783a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800783e:	f04f 0901 	mov.w	r9, #1
 8007842:	4623      	mov	r3, r4
 8007844:	469a      	mov	sl, r3
 8007846:	f813 2b01 	ldrb.w	r2, [r3], #1
 800784a:	b10a      	cbz	r2, 8007850 <_svfiprintf_r+0x5c>
 800784c:	2a25      	cmp	r2, #37	; 0x25
 800784e:	d1f9      	bne.n	8007844 <_svfiprintf_r+0x50>
 8007850:	ebba 0b04 	subs.w	fp, sl, r4
 8007854:	d00b      	beq.n	800786e <_svfiprintf_r+0x7a>
 8007856:	465b      	mov	r3, fp
 8007858:	4622      	mov	r2, r4
 800785a:	4629      	mov	r1, r5
 800785c:	4638      	mov	r0, r7
 800785e:	f7ff ff6d 	bl	800773c <__ssputs_r>
 8007862:	3001      	adds	r0, #1
 8007864:	f000 80aa 	beq.w	80079bc <_svfiprintf_r+0x1c8>
 8007868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800786a:	445a      	add	r2, fp
 800786c:	9209      	str	r2, [sp, #36]	; 0x24
 800786e:	f89a 3000 	ldrb.w	r3, [sl]
 8007872:	2b00      	cmp	r3, #0
 8007874:	f000 80a2 	beq.w	80079bc <_svfiprintf_r+0x1c8>
 8007878:	2300      	movs	r3, #0
 800787a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800787e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007882:	f10a 0a01 	add.w	sl, sl, #1
 8007886:	9304      	str	r3, [sp, #16]
 8007888:	9307      	str	r3, [sp, #28]
 800788a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800788e:	931a      	str	r3, [sp, #104]	; 0x68
 8007890:	4654      	mov	r4, sl
 8007892:	2205      	movs	r2, #5
 8007894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007898:	4851      	ldr	r0, [pc, #324]	; (80079e0 <_svfiprintf_r+0x1ec>)
 800789a:	f7f8 fcc1 	bl	8000220 <memchr>
 800789e:	9a04      	ldr	r2, [sp, #16]
 80078a0:	b9d8      	cbnz	r0, 80078da <_svfiprintf_r+0xe6>
 80078a2:	06d0      	lsls	r0, r2, #27
 80078a4:	bf44      	itt	mi
 80078a6:	2320      	movmi	r3, #32
 80078a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078ac:	0711      	lsls	r1, r2, #28
 80078ae:	bf44      	itt	mi
 80078b0:	232b      	movmi	r3, #43	; 0x2b
 80078b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078b6:	f89a 3000 	ldrb.w	r3, [sl]
 80078ba:	2b2a      	cmp	r3, #42	; 0x2a
 80078bc:	d015      	beq.n	80078ea <_svfiprintf_r+0xf6>
 80078be:	9a07      	ldr	r2, [sp, #28]
 80078c0:	4654      	mov	r4, sl
 80078c2:	2000      	movs	r0, #0
 80078c4:	f04f 0c0a 	mov.w	ip, #10
 80078c8:	4621      	mov	r1, r4
 80078ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078ce:	3b30      	subs	r3, #48	; 0x30
 80078d0:	2b09      	cmp	r3, #9
 80078d2:	d94e      	bls.n	8007972 <_svfiprintf_r+0x17e>
 80078d4:	b1b0      	cbz	r0, 8007904 <_svfiprintf_r+0x110>
 80078d6:	9207      	str	r2, [sp, #28]
 80078d8:	e014      	b.n	8007904 <_svfiprintf_r+0x110>
 80078da:	eba0 0308 	sub.w	r3, r0, r8
 80078de:	fa09 f303 	lsl.w	r3, r9, r3
 80078e2:	4313      	orrs	r3, r2
 80078e4:	9304      	str	r3, [sp, #16]
 80078e6:	46a2      	mov	sl, r4
 80078e8:	e7d2      	b.n	8007890 <_svfiprintf_r+0x9c>
 80078ea:	9b03      	ldr	r3, [sp, #12]
 80078ec:	1d19      	adds	r1, r3, #4
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	9103      	str	r1, [sp, #12]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	bfbb      	ittet	lt
 80078f6:	425b      	neglt	r3, r3
 80078f8:	f042 0202 	orrlt.w	r2, r2, #2
 80078fc:	9307      	strge	r3, [sp, #28]
 80078fe:	9307      	strlt	r3, [sp, #28]
 8007900:	bfb8      	it	lt
 8007902:	9204      	strlt	r2, [sp, #16]
 8007904:	7823      	ldrb	r3, [r4, #0]
 8007906:	2b2e      	cmp	r3, #46	; 0x2e
 8007908:	d10c      	bne.n	8007924 <_svfiprintf_r+0x130>
 800790a:	7863      	ldrb	r3, [r4, #1]
 800790c:	2b2a      	cmp	r3, #42	; 0x2a
 800790e:	d135      	bne.n	800797c <_svfiprintf_r+0x188>
 8007910:	9b03      	ldr	r3, [sp, #12]
 8007912:	1d1a      	adds	r2, r3, #4
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	9203      	str	r2, [sp, #12]
 8007918:	2b00      	cmp	r3, #0
 800791a:	bfb8      	it	lt
 800791c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007920:	3402      	adds	r4, #2
 8007922:	9305      	str	r3, [sp, #20]
 8007924:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80079f0 <_svfiprintf_r+0x1fc>
 8007928:	7821      	ldrb	r1, [r4, #0]
 800792a:	2203      	movs	r2, #3
 800792c:	4650      	mov	r0, sl
 800792e:	f7f8 fc77 	bl	8000220 <memchr>
 8007932:	b140      	cbz	r0, 8007946 <_svfiprintf_r+0x152>
 8007934:	2340      	movs	r3, #64	; 0x40
 8007936:	eba0 000a 	sub.w	r0, r0, sl
 800793a:	fa03 f000 	lsl.w	r0, r3, r0
 800793e:	9b04      	ldr	r3, [sp, #16]
 8007940:	4303      	orrs	r3, r0
 8007942:	3401      	adds	r4, #1
 8007944:	9304      	str	r3, [sp, #16]
 8007946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800794a:	4826      	ldr	r0, [pc, #152]	; (80079e4 <_svfiprintf_r+0x1f0>)
 800794c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007950:	2206      	movs	r2, #6
 8007952:	f7f8 fc65 	bl	8000220 <memchr>
 8007956:	2800      	cmp	r0, #0
 8007958:	d038      	beq.n	80079cc <_svfiprintf_r+0x1d8>
 800795a:	4b23      	ldr	r3, [pc, #140]	; (80079e8 <_svfiprintf_r+0x1f4>)
 800795c:	bb1b      	cbnz	r3, 80079a6 <_svfiprintf_r+0x1b2>
 800795e:	9b03      	ldr	r3, [sp, #12]
 8007960:	3307      	adds	r3, #7
 8007962:	f023 0307 	bic.w	r3, r3, #7
 8007966:	3308      	adds	r3, #8
 8007968:	9303      	str	r3, [sp, #12]
 800796a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800796c:	4433      	add	r3, r6
 800796e:	9309      	str	r3, [sp, #36]	; 0x24
 8007970:	e767      	b.n	8007842 <_svfiprintf_r+0x4e>
 8007972:	fb0c 3202 	mla	r2, ip, r2, r3
 8007976:	460c      	mov	r4, r1
 8007978:	2001      	movs	r0, #1
 800797a:	e7a5      	b.n	80078c8 <_svfiprintf_r+0xd4>
 800797c:	2300      	movs	r3, #0
 800797e:	3401      	adds	r4, #1
 8007980:	9305      	str	r3, [sp, #20]
 8007982:	4619      	mov	r1, r3
 8007984:	f04f 0c0a 	mov.w	ip, #10
 8007988:	4620      	mov	r0, r4
 800798a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800798e:	3a30      	subs	r2, #48	; 0x30
 8007990:	2a09      	cmp	r2, #9
 8007992:	d903      	bls.n	800799c <_svfiprintf_r+0x1a8>
 8007994:	2b00      	cmp	r3, #0
 8007996:	d0c5      	beq.n	8007924 <_svfiprintf_r+0x130>
 8007998:	9105      	str	r1, [sp, #20]
 800799a:	e7c3      	b.n	8007924 <_svfiprintf_r+0x130>
 800799c:	fb0c 2101 	mla	r1, ip, r1, r2
 80079a0:	4604      	mov	r4, r0
 80079a2:	2301      	movs	r3, #1
 80079a4:	e7f0      	b.n	8007988 <_svfiprintf_r+0x194>
 80079a6:	ab03      	add	r3, sp, #12
 80079a8:	9300      	str	r3, [sp, #0]
 80079aa:	462a      	mov	r2, r5
 80079ac:	4b0f      	ldr	r3, [pc, #60]	; (80079ec <_svfiprintf_r+0x1f8>)
 80079ae:	a904      	add	r1, sp, #16
 80079b0:	4638      	mov	r0, r7
 80079b2:	f7fe f80d 	bl	80059d0 <_printf_float>
 80079b6:	1c42      	adds	r2, r0, #1
 80079b8:	4606      	mov	r6, r0
 80079ba:	d1d6      	bne.n	800796a <_svfiprintf_r+0x176>
 80079bc:	89ab      	ldrh	r3, [r5, #12]
 80079be:	065b      	lsls	r3, r3, #25
 80079c0:	f53f af2c 	bmi.w	800781c <_svfiprintf_r+0x28>
 80079c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079c6:	b01d      	add	sp, #116	; 0x74
 80079c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079cc:	ab03      	add	r3, sp, #12
 80079ce:	9300      	str	r3, [sp, #0]
 80079d0:	462a      	mov	r2, r5
 80079d2:	4b06      	ldr	r3, [pc, #24]	; (80079ec <_svfiprintf_r+0x1f8>)
 80079d4:	a904      	add	r1, sp, #16
 80079d6:	4638      	mov	r0, r7
 80079d8:	f7fe fa9e 	bl	8005f18 <_printf_i>
 80079dc:	e7eb      	b.n	80079b6 <_svfiprintf_r+0x1c2>
 80079de:	bf00      	nop
 80079e0:	08009e5c 	.word	0x08009e5c
 80079e4:	08009e66 	.word	0x08009e66
 80079e8:	080059d1 	.word	0x080059d1
 80079ec:	0800773d 	.word	0x0800773d
 80079f0:	08009e62 	.word	0x08009e62

080079f4 <_sbrk_r>:
 80079f4:	b538      	push	{r3, r4, r5, lr}
 80079f6:	4d06      	ldr	r5, [pc, #24]	; (8007a10 <_sbrk_r+0x1c>)
 80079f8:	2300      	movs	r3, #0
 80079fa:	4604      	mov	r4, r0
 80079fc:	4608      	mov	r0, r1
 80079fe:	602b      	str	r3, [r5, #0]
 8007a00:	f7fb f9ee 	bl	8002de0 <_sbrk>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d102      	bne.n	8007a0e <_sbrk_r+0x1a>
 8007a08:	682b      	ldr	r3, [r5, #0]
 8007a0a:	b103      	cbz	r3, 8007a0e <_sbrk_r+0x1a>
 8007a0c:	6023      	str	r3, [r4, #0]
 8007a0e:	bd38      	pop	{r3, r4, r5, pc}
 8007a10:	200002cc 	.word	0x200002cc

08007a14 <__assert_func>:
 8007a14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a16:	4614      	mov	r4, r2
 8007a18:	461a      	mov	r2, r3
 8007a1a:	4b09      	ldr	r3, [pc, #36]	; (8007a40 <__assert_func+0x2c>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4605      	mov	r5, r0
 8007a20:	68d8      	ldr	r0, [r3, #12]
 8007a22:	b14c      	cbz	r4, 8007a38 <__assert_func+0x24>
 8007a24:	4b07      	ldr	r3, [pc, #28]	; (8007a44 <__assert_func+0x30>)
 8007a26:	9100      	str	r1, [sp, #0]
 8007a28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007a2c:	4906      	ldr	r1, [pc, #24]	; (8007a48 <__assert_func+0x34>)
 8007a2e:	462b      	mov	r3, r5
 8007a30:	f000 f80e 	bl	8007a50 <fiprintf>
 8007a34:	f000 faa4 	bl	8007f80 <abort>
 8007a38:	4b04      	ldr	r3, [pc, #16]	; (8007a4c <__assert_func+0x38>)
 8007a3a:	461c      	mov	r4, r3
 8007a3c:	e7f3      	b.n	8007a26 <__assert_func+0x12>
 8007a3e:	bf00      	nop
 8007a40:	20000014 	.word	0x20000014
 8007a44:	08009e6d 	.word	0x08009e6d
 8007a48:	08009e7a 	.word	0x08009e7a
 8007a4c:	08009ea8 	.word	0x08009ea8

08007a50 <fiprintf>:
 8007a50:	b40e      	push	{r1, r2, r3}
 8007a52:	b503      	push	{r0, r1, lr}
 8007a54:	4601      	mov	r1, r0
 8007a56:	ab03      	add	r3, sp, #12
 8007a58:	4805      	ldr	r0, [pc, #20]	; (8007a70 <fiprintf+0x20>)
 8007a5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a5e:	6800      	ldr	r0, [r0, #0]
 8007a60:	9301      	str	r3, [sp, #4]
 8007a62:	f000 f88f 	bl	8007b84 <_vfiprintf_r>
 8007a66:	b002      	add	sp, #8
 8007a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a6c:	b003      	add	sp, #12
 8007a6e:	4770      	bx	lr
 8007a70:	20000014 	.word	0x20000014

08007a74 <__ascii_mbtowc>:
 8007a74:	b082      	sub	sp, #8
 8007a76:	b901      	cbnz	r1, 8007a7a <__ascii_mbtowc+0x6>
 8007a78:	a901      	add	r1, sp, #4
 8007a7a:	b142      	cbz	r2, 8007a8e <__ascii_mbtowc+0x1a>
 8007a7c:	b14b      	cbz	r3, 8007a92 <__ascii_mbtowc+0x1e>
 8007a7e:	7813      	ldrb	r3, [r2, #0]
 8007a80:	600b      	str	r3, [r1, #0]
 8007a82:	7812      	ldrb	r2, [r2, #0]
 8007a84:	1e10      	subs	r0, r2, #0
 8007a86:	bf18      	it	ne
 8007a88:	2001      	movne	r0, #1
 8007a8a:	b002      	add	sp, #8
 8007a8c:	4770      	bx	lr
 8007a8e:	4610      	mov	r0, r2
 8007a90:	e7fb      	b.n	8007a8a <__ascii_mbtowc+0x16>
 8007a92:	f06f 0001 	mvn.w	r0, #1
 8007a96:	e7f8      	b.n	8007a8a <__ascii_mbtowc+0x16>

08007a98 <memmove>:
 8007a98:	4288      	cmp	r0, r1
 8007a9a:	b510      	push	{r4, lr}
 8007a9c:	eb01 0402 	add.w	r4, r1, r2
 8007aa0:	d902      	bls.n	8007aa8 <memmove+0x10>
 8007aa2:	4284      	cmp	r4, r0
 8007aa4:	4623      	mov	r3, r4
 8007aa6:	d807      	bhi.n	8007ab8 <memmove+0x20>
 8007aa8:	1e43      	subs	r3, r0, #1
 8007aaa:	42a1      	cmp	r1, r4
 8007aac:	d008      	beq.n	8007ac0 <memmove+0x28>
 8007aae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ab2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ab6:	e7f8      	b.n	8007aaa <memmove+0x12>
 8007ab8:	4402      	add	r2, r0
 8007aba:	4601      	mov	r1, r0
 8007abc:	428a      	cmp	r2, r1
 8007abe:	d100      	bne.n	8007ac2 <memmove+0x2a>
 8007ac0:	bd10      	pop	{r4, pc}
 8007ac2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ac6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007aca:	e7f7      	b.n	8007abc <memmove+0x24>

08007acc <__malloc_lock>:
 8007acc:	4801      	ldr	r0, [pc, #4]	; (8007ad4 <__malloc_lock+0x8>)
 8007ace:	f000 bc17 	b.w	8008300 <__retarget_lock_acquire_recursive>
 8007ad2:	bf00      	nop
 8007ad4:	200002d4 	.word	0x200002d4

08007ad8 <__malloc_unlock>:
 8007ad8:	4801      	ldr	r0, [pc, #4]	; (8007ae0 <__malloc_unlock+0x8>)
 8007ada:	f000 bc12 	b.w	8008302 <__retarget_lock_release_recursive>
 8007ade:	bf00      	nop
 8007ae0:	200002d4 	.word	0x200002d4

08007ae4 <_realloc_r>:
 8007ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae6:	4607      	mov	r7, r0
 8007ae8:	4614      	mov	r4, r2
 8007aea:	460e      	mov	r6, r1
 8007aec:	b921      	cbnz	r1, 8007af8 <_realloc_r+0x14>
 8007aee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007af2:	4611      	mov	r1, r2
 8007af4:	f7ff bdc8 	b.w	8007688 <_malloc_r>
 8007af8:	b922      	cbnz	r2, 8007b04 <_realloc_r+0x20>
 8007afa:	f7ff fd75 	bl	80075e8 <_free_r>
 8007afe:	4625      	mov	r5, r4
 8007b00:	4628      	mov	r0, r5
 8007b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b04:	f000 fc62 	bl	80083cc <_malloc_usable_size_r>
 8007b08:	42a0      	cmp	r0, r4
 8007b0a:	d20f      	bcs.n	8007b2c <_realloc_r+0x48>
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	4638      	mov	r0, r7
 8007b10:	f7ff fdba 	bl	8007688 <_malloc_r>
 8007b14:	4605      	mov	r5, r0
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d0f2      	beq.n	8007b00 <_realloc_r+0x1c>
 8007b1a:	4631      	mov	r1, r6
 8007b1c:	4622      	mov	r2, r4
 8007b1e:	f7ff f9c7 	bl	8006eb0 <memcpy>
 8007b22:	4631      	mov	r1, r6
 8007b24:	4638      	mov	r0, r7
 8007b26:	f7ff fd5f 	bl	80075e8 <_free_r>
 8007b2a:	e7e9      	b.n	8007b00 <_realloc_r+0x1c>
 8007b2c:	4635      	mov	r5, r6
 8007b2e:	e7e7      	b.n	8007b00 <_realloc_r+0x1c>

08007b30 <__sfputc_r>:
 8007b30:	6893      	ldr	r3, [r2, #8]
 8007b32:	3b01      	subs	r3, #1
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	b410      	push	{r4}
 8007b38:	6093      	str	r3, [r2, #8]
 8007b3a:	da08      	bge.n	8007b4e <__sfputc_r+0x1e>
 8007b3c:	6994      	ldr	r4, [r2, #24]
 8007b3e:	42a3      	cmp	r3, r4
 8007b40:	db01      	blt.n	8007b46 <__sfputc_r+0x16>
 8007b42:	290a      	cmp	r1, #10
 8007b44:	d103      	bne.n	8007b4e <__sfputc_r+0x1e>
 8007b46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b4a:	f000 b94b 	b.w	8007de4 <__swbuf_r>
 8007b4e:	6813      	ldr	r3, [r2, #0]
 8007b50:	1c58      	adds	r0, r3, #1
 8007b52:	6010      	str	r0, [r2, #0]
 8007b54:	7019      	strb	r1, [r3, #0]
 8007b56:	4608      	mov	r0, r1
 8007b58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <__sfputs_r>:
 8007b5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b60:	4606      	mov	r6, r0
 8007b62:	460f      	mov	r7, r1
 8007b64:	4614      	mov	r4, r2
 8007b66:	18d5      	adds	r5, r2, r3
 8007b68:	42ac      	cmp	r4, r5
 8007b6a:	d101      	bne.n	8007b70 <__sfputs_r+0x12>
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	e007      	b.n	8007b80 <__sfputs_r+0x22>
 8007b70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b74:	463a      	mov	r2, r7
 8007b76:	4630      	mov	r0, r6
 8007b78:	f7ff ffda 	bl	8007b30 <__sfputc_r>
 8007b7c:	1c43      	adds	r3, r0, #1
 8007b7e:	d1f3      	bne.n	8007b68 <__sfputs_r+0xa>
 8007b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b84 <_vfiprintf_r>:
 8007b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b88:	460d      	mov	r5, r1
 8007b8a:	b09d      	sub	sp, #116	; 0x74
 8007b8c:	4614      	mov	r4, r2
 8007b8e:	4698      	mov	r8, r3
 8007b90:	4606      	mov	r6, r0
 8007b92:	b118      	cbz	r0, 8007b9c <_vfiprintf_r+0x18>
 8007b94:	6983      	ldr	r3, [r0, #24]
 8007b96:	b90b      	cbnz	r3, 8007b9c <_vfiprintf_r+0x18>
 8007b98:	f000 fb14 	bl	80081c4 <__sinit>
 8007b9c:	4b89      	ldr	r3, [pc, #548]	; (8007dc4 <_vfiprintf_r+0x240>)
 8007b9e:	429d      	cmp	r5, r3
 8007ba0:	d11b      	bne.n	8007bda <_vfiprintf_r+0x56>
 8007ba2:	6875      	ldr	r5, [r6, #4]
 8007ba4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ba6:	07d9      	lsls	r1, r3, #31
 8007ba8:	d405      	bmi.n	8007bb6 <_vfiprintf_r+0x32>
 8007baa:	89ab      	ldrh	r3, [r5, #12]
 8007bac:	059a      	lsls	r2, r3, #22
 8007bae:	d402      	bmi.n	8007bb6 <_vfiprintf_r+0x32>
 8007bb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bb2:	f000 fba5 	bl	8008300 <__retarget_lock_acquire_recursive>
 8007bb6:	89ab      	ldrh	r3, [r5, #12]
 8007bb8:	071b      	lsls	r3, r3, #28
 8007bba:	d501      	bpl.n	8007bc0 <_vfiprintf_r+0x3c>
 8007bbc:	692b      	ldr	r3, [r5, #16]
 8007bbe:	b9eb      	cbnz	r3, 8007bfc <_vfiprintf_r+0x78>
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	4630      	mov	r0, r6
 8007bc4:	f000 f96e 	bl	8007ea4 <__swsetup_r>
 8007bc8:	b1c0      	cbz	r0, 8007bfc <_vfiprintf_r+0x78>
 8007bca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007bcc:	07dc      	lsls	r4, r3, #31
 8007bce:	d50e      	bpl.n	8007bee <_vfiprintf_r+0x6a>
 8007bd0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bd4:	b01d      	add	sp, #116	; 0x74
 8007bd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bda:	4b7b      	ldr	r3, [pc, #492]	; (8007dc8 <_vfiprintf_r+0x244>)
 8007bdc:	429d      	cmp	r5, r3
 8007bde:	d101      	bne.n	8007be4 <_vfiprintf_r+0x60>
 8007be0:	68b5      	ldr	r5, [r6, #8]
 8007be2:	e7df      	b.n	8007ba4 <_vfiprintf_r+0x20>
 8007be4:	4b79      	ldr	r3, [pc, #484]	; (8007dcc <_vfiprintf_r+0x248>)
 8007be6:	429d      	cmp	r5, r3
 8007be8:	bf08      	it	eq
 8007bea:	68f5      	ldreq	r5, [r6, #12]
 8007bec:	e7da      	b.n	8007ba4 <_vfiprintf_r+0x20>
 8007bee:	89ab      	ldrh	r3, [r5, #12]
 8007bf0:	0598      	lsls	r0, r3, #22
 8007bf2:	d4ed      	bmi.n	8007bd0 <_vfiprintf_r+0x4c>
 8007bf4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007bf6:	f000 fb84 	bl	8008302 <__retarget_lock_release_recursive>
 8007bfa:	e7e9      	b.n	8007bd0 <_vfiprintf_r+0x4c>
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	9309      	str	r3, [sp, #36]	; 0x24
 8007c00:	2320      	movs	r3, #32
 8007c02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c06:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c0a:	2330      	movs	r3, #48	; 0x30
 8007c0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007dd0 <_vfiprintf_r+0x24c>
 8007c10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c14:	f04f 0901 	mov.w	r9, #1
 8007c18:	4623      	mov	r3, r4
 8007c1a:	469a      	mov	sl, r3
 8007c1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c20:	b10a      	cbz	r2, 8007c26 <_vfiprintf_r+0xa2>
 8007c22:	2a25      	cmp	r2, #37	; 0x25
 8007c24:	d1f9      	bne.n	8007c1a <_vfiprintf_r+0x96>
 8007c26:	ebba 0b04 	subs.w	fp, sl, r4
 8007c2a:	d00b      	beq.n	8007c44 <_vfiprintf_r+0xc0>
 8007c2c:	465b      	mov	r3, fp
 8007c2e:	4622      	mov	r2, r4
 8007c30:	4629      	mov	r1, r5
 8007c32:	4630      	mov	r0, r6
 8007c34:	f7ff ff93 	bl	8007b5e <__sfputs_r>
 8007c38:	3001      	adds	r0, #1
 8007c3a:	f000 80aa 	beq.w	8007d92 <_vfiprintf_r+0x20e>
 8007c3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c40:	445a      	add	r2, fp
 8007c42:	9209      	str	r2, [sp, #36]	; 0x24
 8007c44:	f89a 3000 	ldrb.w	r3, [sl]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 80a2 	beq.w	8007d92 <_vfiprintf_r+0x20e>
 8007c4e:	2300      	movs	r3, #0
 8007c50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c58:	f10a 0a01 	add.w	sl, sl, #1
 8007c5c:	9304      	str	r3, [sp, #16]
 8007c5e:	9307      	str	r3, [sp, #28]
 8007c60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c64:	931a      	str	r3, [sp, #104]	; 0x68
 8007c66:	4654      	mov	r4, sl
 8007c68:	2205      	movs	r2, #5
 8007c6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c6e:	4858      	ldr	r0, [pc, #352]	; (8007dd0 <_vfiprintf_r+0x24c>)
 8007c70:	f7f8 fad6 	bl	8000220 <memchr>
 8007c74:	9a04      	ldr	r2, [sp, #16]
 8007c76:	b9d8      	cbnz	r0, 8007cb0 <_vfiprintf_r+0x12c>
 8007c78:	06d1      	lsls	r1, r2, #27
 8007c7a:	bf44      	itt	mi
 8007c7c:	2320      	movmi	r3, #32
 8007c7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c82:	0713      	lsls	r3, r2, #28
 8007c84:	bf44      	itt	mi
 8007c86:	232b      	movmi	r3, #43	; 0x2b
 8007c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c90:	2b2a      	cmp	r3, #42	; 0x2a
 8007c92:	d015      	beq.n	8007cc0 <_vfiprintf_r+0x13c>
 8007c94:	9a07      	ldr	r2, [sp, #28]
 8007c96:	4654      	mov	r4, sl
 8007c98:	2000      	movs	r0, #0
 8007c9a:	f04f 0c0a 	mov.w	ip, #10
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ca4:	3b30      	subs	r3, #48	; 0x30
 8007ca6:	2b09      	cmp	r3, #9
 8007ca8:	d94e      	bls.n	8007d48 <_vfiprintf_r+0x1c4>
 8007caa:	b1b0      	cbz	r0, 8007cda <_vfiprintf_r+0x156>
 8007cac:	9207      	str	r2, [sp, #28]
 8007cae:	e014      	b.n	8007cda <_vfiprintf_r+0x156>
 8007cb0:	eba0 0308 	sub.w	r3, r0, r8
 8007cb4:	fa09 f303 	lsl.w	r3, r9, r3
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	9304      	str	r3, [sp, #16]
 8007cbc:	46a2      	mov	sl, r4
 8007cbe:	e7d2      	b.n	8007c66 <_vfiprintf_r+0xe2>
 8007cc0:	9b03      	ldr	r3, [sp, #12]
 8007cc2:	1d19      	adds	r1, r3, #4
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	9103      	str	r1, [sp, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	bfbb      	ittet	lt
 8007ccc:	425b      	neglt	r3, r3
 8007cce:	f042 0202 	orrlt.w	r2, r2, #2
 8007cd2:	9307      	strge	r3, [sp, #28]
 8007cd4:	9307      	strlt	r3, [sp, #28]
 8007cd6:	bfb8      	it	lt
 8007cd8:	9204      	strlt	r2, [sp, #16]
 8007cda:	7823      	ldrb	r3, [r4, #0]
 8007cdc:	2b2e      	cmp	r3, #46	; 0x2e
 8007cde:	d10c      	bne.n	8007cfa <_vfiprintf_r+0x176>
 8007ce0:	7863      	ldrb	r3, [r4, #1]
 8007ce2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ce4:	d135      	bne.n	8007d52 <_vfiprintf_r+0x1ce>
 8007ce6:	9b03      	ldr	r3, [sp, #12]
 8007ce8:	1d1a      	adds	r2, r3, #4
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	9203      	str	r2, [sp, #12]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	bfb8      	it	lt
 8007cf2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007cf6:	3402      	adds	r4, #2
 8007cf8:	9305      	str	r3, [sp, #20]
 8007cfa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007de0 <_vfiprintf_r+0x25c>
 8007cfe:	7821      	ldrb	r1, [r4, #0]
 8007d00:	2203      	movs	r2, #3
 8007d02:	4650      	mov	r0, sl
 8007d04:	f7f8 fa8c 	bl	8000220 <memchr>
 8007d08:	b140      	cbz	r0, 8007d1c <_vfiprintf_r+0x198>
 8007d0a:	2340      	movs	r3, #64	; 0x40
 8007d0c:	eba0 000a 	sub.w	r0, r0, sl
 8007d10:	fa03 f000 	lsl.w	r0, r3, r0
 8007d14:	9b04      	ldr	r3, [sp, #16]
 8007d16:	4303      	orrs	r3, r0
 8007d18:	3401      	adds	r4, #1
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d20:	482c      	ldr	r0, [pc, #176]	; (8007dd4 <_vfiprintf_r+0x250>)
 8007d22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d26:	2206      	movs	r2, #6
 8007d28:	f7f8 fa7a 	bl	8000220 <memchr>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	d03f      	beq.n	8007db0 <_vfiprintf_r+0x22c>
 8007d30:	4b29      	ldr	r3, [pc, #164]	; (8007dd8 <_vfiprintf_r+0x254>)
 8007d32:	bb1b      	cbnz	r3, 8007d7c <_vfiprintf_r+0x1f8>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	3307      	adds	r3, #7
 8007d38:	f023 0307 	bic.w	r3, r3, #7
 8007d3c:	3308      	adds	r3, #8
 8007d3e:	9303      	str	r3, [sp, #12]
 8007d40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d42:	443b      	add	r3, r7
 8007d44:	9309      	str	r3, [sp, #36]	; 0x24
 8007d46:	e767      	b.n	8007c18 <_vfiprintf_r+0x94>
 8007d48:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d4c:	460c      	mov	r4, r1
 8007d4e:	2001      	movs	r0, #1
 8007d50:	e7a5      	b.n	8007c9e <_vfiprintf_r+0x11a>
 8007d52:	2300      	movs	r3, #0
 8007d54:	3401      	adds	r4, #1
 8007d56:	9305      	str	r3, [sp, #20]
 8007d58:	4619      	mov	r1, r3
 8007d5a:	f04f 0c0a 	mov.w	ip, #10
 8007d5e:	4620      	mov	r0, r4
 8007d60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d64:	3a30      	subs	r2, #48	; 0x30
 8007d66:	2a09      	cmp	r2, #9
 8007d68:	d903      	bls.n	8007d72 <_vfiprintf_r+0x1ee>
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d0c5      	beq.n	8007cfa <_vfiprintf_r+0x176>
 8007d6e:	9105      	str	r1, [sp, #20]
 8007d70:	e7c3      	b.n	8007cfa <_vfiprintf_r+0x176>
 8007d72:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d76:	4604      	mov	r4, r0
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e7f0      	b.n	8007d5e <_vfiprintf_r+0x1da>
 8007d7c:	ab03      	add	r3, sp, #12
 8007d7e:	9300      	str	r3, [sp, #0]
 8007d80:	462a      	mov	r2, r5
 8007d82:	4b16      	ldr	r3, [pc, #88]	; (8007ddc <_vfiprintf_r+0x258>)
 8007d84:	a904      	add	r1, sp, #16
 8007d86:	4630      	mov	r0, r6
 8007d88:	f7fd fe22 	bl	80059d0 <_printf_float>
 8007d8c:	4607      	mov	r7, r0
 8007d8e:	1c78      	adds	r0, r7, #1
 8007d90:	d1d6      	bne.n	8007d40 <_vfiprintf_r+0x1bc>
 8007d92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007d94:	07d9      	lsls	r1, r3, #31
 8007d96:	d405      	bmi.n	8007da4 <_vfiprintf_r+0x220>
 8007d98:	89ab      	ldrh	r3, [r5, #12]
 8007d9a:	059a      	lsls	r2, r3, #22
 8007d9c:	d402      	bmi.n	8007da4 <_vfiprintf_r+0x220>
 8007d9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007da0:	f000 faaf 	bl	8008302 <__retarget_lock_release_recursive>
 8007da4:	89ab      	ldrh	r3, [r5, #12]
 8007da6:	065b      	lsls	r3, r3, #25
 8007da8:	f53f af12 	bmi.w	8007bd0 <_vfiprintf_r+0x4c>
 8007dac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007dae:	e711      	b.n	8007bd4 <_vfiprintf_r+0x50>
 8007db0:	ab03      	add	r3, sp, #12
 8007db2:	9300      	str	r3, [sp, #0]
 8007db4:	462a      	mov	r2, r5
 8007db6:	4b09      	ldr	r3, [pc, #36]	; (8007ddc <_vfiprintf_r+0x258>)
 8007db8:	a904      	add	r1, sp, #16
 8007dba:	4630      	mov	r0, r6
 8007dbc:	f7fe f8ac 	bl	8005f18 <_printf_i>
 8007dc0:	e7e4      	b.n	8007d8c <_vfiprintf_r+0x208>
 8007dc2:	bf00      	nop
 8007dc4:	08009fd4 	.word	0x08009fd4
 8007dc8:	08009ff4 	.word	0x08009ff4
 8007dcc:	08009fb4 	.word	0x08009fb4
 8007dd0:	08009e5c 	.word	0x08009e5c
 8007dd4:	08009e66 	.word	0x08009e66
 8007dd8:	080059d1 	.word	0x080059d1
 8007ddc:	08007b5f 	.word	0x08007b5f
 8007de0:	08009e62 	.word	0x08009e62

08007de4 <__swbuf_r>:
 8007de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007de6:	460e      	mov	r6, r1
 8007de8:	4614      	mov	r4, r2
 8007dea:	4605      	mov	r5, r0
 8007dec:	b118      	cbz	r0, 8007df6 <__swbuf_r+0x12>
 8007dee:	6983      	ldr	r3, [r0, #24]
 8007df0:	b90b      	cbnz	r3, 8007df6 <__swbuf_r+0x12>
 8007df2:	f000 f9e7 	bl	80081c4 <__sinit>
 8007df6:	4b21      	ldr	r3, [pc, #132]	; (8007e7c <__swbuf_r+0x98>)
 8007df8:	429c      	cmp	r4, r3
 8007dfa:	d12b      	bne.n	8007e54 <__swbuf_r+0x70>
 8007dfc:	686c      	ldr	r4, [r5, #4]
 8007dfe:	69a3      	ldr	r3, [r4, #24]
 8007e00:	60a3      	str	r3, [r4, #8]
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	071a      	lsls	r2, r3, #28
 8007e06:	d52f      	bpl.n	8007e68 <__swbuf_r+0x84>
 8007e08:	6923      	ldr	r3, [r4, #16]
 8007e0a:	b36b      	cbz	r3, 8007e68 <__swbuf_r+0x84>
 8007e0c:	6923      	ldr	r3, [r4, #16]
 8007e0e:	6820      	ldr	r0, [r4, #0]
 8007e10:	1ac0      	subs	r0, r0, r3
 8007e12:	6963      	ldr	r3, [r4, #20]
 8007e14:	b2f6      	uxtb	r6, r6
 8007e16:	4283      	cmp	r3, r0
 8007e18:	4637      	mov	r7, r6
 8007e1a:	dc04      	bgt.n	8007e26 <__swbuf_r+0x42>
 8007e1c:	4621      	mov	r1, r4
 8007e1e:	4628      	mov	r0, r5
 8007e20:	f000 f93c 	bl	800809c <_fflush_r>
 8007e24:	bb30      	cbnz	r0, 8007e74 <__swbuf_r+0x90>
 8007e26:	68a3      	ldr	r3, [r4, #8]
 8007e28:	3b01      	subs	r3, #1
 8007e2a:	60a3      	str	r3, [r4, #8]
 8007e2c:	6823      	ldr	r3, [r4, #0]
 8007e2e:	1c5a      	adds	r2, r3, #1
 8007e30:	6022      	str	r2, [r4, #0]
 8007e32:	701e      	strb	r6, [r3, #0]
 8007e34:	6963      	ldr	r3, [r4, #20]
 8007e36:	3001      	adds	r0, #1
 8007e38:	4283      	cmp	r3, r0
 8007e3a:	d004      	beq.n	8007e46 <__swbuf_r+0x62>
 8007e3c:	89a3      	ldrh	r3, [r4, #12]
 8007e3e:	07db      	lsls	r3, r3, #31
 8007e40:	d506      	bpl.n	8007e50 <__swbuf_r+0x6c>
 8007e42:	2e0a      	cmp	r6, #10
 8007e44:	d104      	bne.n	8007e50 <__swbuf_r+0x6c>
 8007e46:	4621      	mov	r1, r4
 8007e48:	4628      	mov	r0, r5
 8007e4a:	f000 f927 	bl	800809c <_fflush_r>
 8007e4e:	b988      	cbnz	r0, 8007e74 <__swbuf_r+0x90>
 8007e50:	4638      	mov	r0, r7
 8007e52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e54:	4b0a      	ldr	r3, [pc, #40]	; (8007e80 <__swbuf_r+0x9c>)
 8007e56:	429c      	cmp	r4, r3
 8007e58:	d101      	bne.n	8007e5e <__swbuf_r+0x7a>
 8007e5a:	68ac      	ldr	r4, [r5, #8]
 8007e5c:	e7cf      	b.n	8007dfe <__swbuf_r+0x1a>
 8007e5e:	4b09      	ldr	r3, [pc, #36]	; (8007e84 <__swbuf_r+0xa0>)
 8007e60:	429c      	cmp	r4, r3
 8007e62:	bf08      	it	eq
 8007e64:	68ec      	ldreq	r4, [r5, #12]
 8007e66:	e7ca      	b.n	8007dfe <__swbuf_r+0x1a>
 8007e68:	4621      	mov	r1, r4
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	f000 f81a 	bl	8007ea4 <__swsetup_r>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	d0cb      	beq.n	8007e0c <__swbuf_r+0x28>
 8007e74:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007e78:	e7ea      	b.n	8007e50 <__swbuf_r+0x6c>
 8007e7a:	bf00      	nop
 8007e7c:	08009fd4 	.word	0x08009fd4
 8007e80:	08009ff4 	.word	0x08009ff4
 8007e84:	08009fb4 	.word	0x08009fb4

08007e88 <__ascii_wctomb>:
 8007e88:	b149      	cbz	r1, 8007e9e <__ascii_wctomb+0x16>
 8007e8a:	2aff      	cmp	r2, #255	; 0xff
 8007e8c:	bf85      	ittet	hi
 8007e8e:	238a      	movhi	r3, #138	; 0x8a
 8007e90:	6003      	strhi	r3, [r0, #0]
 8007e92:	700a      	strbls	r2, [r1, #0]
 8007e94:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007e98:	bf98      	it	ls
 8007e9a:	2001      	movls	r0, #1
 8007e9c:	4770      	bx	lr
 8007e9e:	4608      	mov	r0, r1
 8007ea0:	4770      	bx	lr
	...

08007ea4 <__swsetup_r>:
 8007ea4:	4b32      	ldr	r3, [pc, #200]	; (8007f70 <__swsetup_r+0xcc>)
 8007ea6:	b570      	push	{r4, r5, r6, lr}
 8007ea8:	681d      	ldr	r5, [r3, #0]
 8007eaa:	4606      	mov	r6, r0
 8007eac:	460c      	mov	r4, r1
 8007eae:	b125      	cbz	r5, 8007eba <__swsetup_r+0x16>
 8007eb0:	69ab      	ldr	r3, [r5, #24]
 8007eb2:	b913      	cbnz	r3, 8007eba <__swsetup_r+0x16>
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	f000 f985 	bl	80081c4 <__sinit>
 8007eba:	4b2e      	ldr	r3, [pc, #184]	; (8007f74 <__swsetup_r+0xd0>)
 8007ebc:	429c      	cmp	r4, r3
 8007ebe:	d10f      	bne.n	8007ee0 <__swsetup_r+0x3c>
 8007ec0:	686c      	ldr	r4, [r5, #4]
 8007ec2:	89a3      	ldrh	r3, [r4, #12]
 8007ec4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ec8:	0719      	lsls	r1, r3, #28
 8007eca:	d42c      	bmi.n	8007f26 <__swsetup_r+0x82>
 8007ecc:	06dd      	lsls	r5, r3, #27
 8007ece:	d411      	bmi.n	8007ef4 <__swsetup_r+0x50>
 8007ed0:	2309      	movs	r3, #9
 8007ed2:	6033      	str	r3, [r6, #0]
 8007ed4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007ed8:	81a3      	strh	r3, [r4, #12]
 8007eda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007ede:	e03e      	b.n	8007f5e <__swsetup_r+0xba>
 8007ee0:	4b25      	ldr	r3, [pc, #148]	; (8007f78 <__swsetup_r+0xd4>)
 8007ee2:	429c      	cmp	r4, r3
 8007ee4:	d101      	bne.n	8007eea <__swsetup_r+0x46>
 8007ee6:	68ac      	ldr	r4, [r5, #8]
 8007ee8:	e7eb      	b.n	8007ec2 <__swsetup_r+0x1e>
 8007eea:	4b24      	ldr	r3, [pc, #144]	; (8007f7c <__swsetup_r+0xd8>)
 8007eec:	429c      	cmp	r4, r3
 8007eee:	bf08      	it	eq
 8007ef0:	68ec      	ldreq	r4, [r5, #12]
 8007ef2:	e7e6      	b.n	8007ec2 <__swsetup_r+0x1e>
 8007ef4:	0758      	lsls	r0, r3, #29
 8007ef6:	d512      	bpl.n	8007f1e <__swsetup_r+0x7a>
 8007ef8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007efa:	b141      	cbz	r1, 8007f0e <__swsetup_r+0x6a>
 8007efc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f00:	4299      	cmp	r1, r3
 8007f02:	d002      	beq.n	8007f0a <__swsetup_r+0x66>
 8007f04:	4630      	mov	r0, r6
 8007f06:	f7ff fb6f 	bl	80075e8 <_free_r>
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	6363      	str	r3, [r4, #52]	; 0x34
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f14:	81a3      	strh	r3, [r4, #12]
 8007f16:	2300      	movs	r3, #0
 8007f18:	6063      	str	r3, [r4, #4]
 8007f1a:	6923      	ldr	r3, [r4, #16]
 8007f1c:	6023      	str	r3, [r4, #0]
 8007f1e:	89a3      	ldrh	r3, [r4, #12]
 8007f20:	f043 0308 	orr.w	r3, r3, #8
 8007f24:	81a3      	strh	r3, [r4, #12]
 8007f26:	6923      	ldr	r3, [r4, #16]
 8007f28:	b94b      	cbnz	r3, 8007f3e <__swsetup_r+0x9a>
 8007f2a:	89a3      	ldrh	r3, [r4, #12]
 8007f2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f34:	d003      	beq.n	8007f3e <__swsetup_r+0x9a>
 8007f36:	4621      	mov	r1, r4
 8007f38:	4630      	mov	r0, r6
 8007f3a:	f000 fa07 	bl	800834c <__smakebuf_r>
 8007f3e:	89a0      	ldrh	r0, [r4, #12]
 8007f40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f44:	f010 0301 	ands.w	r3, r0, #1
 8007f48:	d00a      	beq.n	8007f60 <__swsetup_r+0xbc>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	60a3      	str	r3, [r4, #8]
 8007f4e:	6963      	ldr	r3, [r4, #20]
 8007f50:	425b      	negs	r3, r3
 8007f52:	61a3      	str	r3, [r4, #24]
 8007f54:	6923      	ldr	r3, [r4, #16]
 8007f56:	b943      	cbnz	r3, 8007f6a <__swsetup_r+0xc6>
 8007f58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007f5c:	d1ba      	bne.n	8007ed4 <__swsetup_r+0x30>
 8007f5e:	bd70      	pop	{r4, r5, r6, pc}
 8007f60:	0781      	lsls	r1, r0, #30
 8007f62:	bf58      	it	pl
 8007f64:	6963      	ldrpl	r3, [r4, #20]
 8007f66:	60a3      	str	r3, [r4, #8]
 8007f68:	e7f4      	b.n	8007f54 <__swsetup_r+0xb0>
 8007f6a:	2000      	movs	r0, #0
 8007f6c:	e7f7      	b.n	8007f5e <__swsetup_r+0xba>
 8007f6e:	bf00      	nop
 8007f70:	20000014 	.word	0x20000014
 8007f74:	08009fd4 	.word	0x08009fd4
 8007f78:	08009ff4 	.word	0x08009ff4
 8007f7c:	08009fb4 	.word	0x08009fb4

08007f80 <abort>:
 8007f80:	b508      	push	{r3, lr}
 8007f82:	2006      	movs	r0, #6
 8007f84:	f000 fa52 	bl	800842c <raise>
 8007f88:	2001      	movs	r0, #1
 8007f8a:	f7fa feb1 	bl	8002cf0 <_exit>
	...

08007f90 <__sflush_r>:
 8007f90:	898a      	ldrh	r2, [r1, #12]
 8007f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f96:	4605      	mov	r5, r0
 8007f98:	0710      	lsls	r0, r2, #28
 8007f9a:	460c      	mov	r4, r1
 8007f9c:	d458      	bmi.n	8008050 <__sflush_r+0xc0>
 8007f9e:	684b      	ldr	r3, [r1, #4]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	dc05      	bgt.n	8007fb0 <__sflush_r+0x20>
 8007fa4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	dc02      	bgt.n	8007fb0 <__sflush_r+0x20>
 8007faa:	2000      	movs	r0, #0
 8007fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007fb2:	2e00      	cmp	r6, #0
 8007fb4:	d0f9      	beq.n	8007faa <__sflush_r+0x1a>
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007fbc:	682f      	ldr	r7, [r5, #0]
 8007fbe:	602b      	str	r3, [r5, #0]
 8007fc0:	d032      	beq.n	8008028 <__sflush_r+0x98>
 8007fc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007fc4:	89a3      	ldrh	r3, [r4, #12]
 8007fc6:	075a      	lsls	r2, r3, #29
 8007fc8:	d505      	bpl.n	8007fd6 <__sflush_r+0x46>
 8007fca:	6863      	ldr	r3, [r4, #4]
 8007fcc:	1ac0      	subs	r0, r0, r3
 8007fce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007fd0:	b10b      	cbz	r3, 8007fd6 <__sflush_r+0x46>
 8007fd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007fd4:	1ac0      	subs	r0, r0, r3
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	4602      	mov	r2, r0
 8007fda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007fdc:	6a21      	ldr	r1, [r4, #32]
 8007fde:	4628      	mov	r0, r5
 8007fe0:	47b0      	blx	r6
 8007fe2:	1c43      	adds	r3, r0, #1
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	d106      	bne.n	8007ff6 <__sflush_r+0x66>
 8007fe8:	6829      	ldr	r1, [r5, #0]
 8007fea:	291d      	cmp	r1, #29
 8007fec:	d82c      	bhi.n	8008048 <__sflush_r+0xb8>
 8007fee:	4a2a      	ldr	r2, [pc, #168]	; (8008098 <__sflush_r+0x108>)
 8007ff0:	40ca      	lsrs	r2, r1
 8007ff2:	07d6      	lsls	r6, r2, #31
 8007ff4:	d528      	bpl.n	8008048 <__sflush_r+0xb8>
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	6062      	str	r2, [r4, #4]
 8007ffa:	04d9      	lsls	r1, r3, #19
 8007ffc:	6922      	ldr	r2, [r4, #16]
 8007ffe:	6022      	str	r2, [r4, #0]
 8008000:	d504      	bpl.n	800800c <__sflush_r+0x7c>
 8008002:	1c42      	adds	r2, r0, #1
 8008004:	d101      	bne.n	800800a <__sflush_r+0x7a>
 8008006:	682b      	ldr	r3, [r5, #0]
 8008008:	b903      	cbnz	r3, 800800c <__sflush_r+0x7c>
 800800a:	6560      	str	r0, [r4, #84]	; 0x54
 800800c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800800e:	602f      	str	r7, [r5, #0]
 8008010:	2900      	cmp	r1, #0
 8008012:	d0ca      	beq.n	8007faa <__sflush_r+0x1a>
 8008014:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008018:	4299      	cmp	r1, r3
 800801a:	d002      	beq.n	8008022 <__sflush_r+0x92>
 800801c:	4628      	mov	r0, r5
 800801e:	f7ff fae3 	bl	80075e8 <_free_r>
 8008022:	2000      	movs	r0, #0
 8008024:	6360      	str	r0, [r4, #52]	; 0x34
 8008026:	e7c1      	b.n	8007fac <__sflush_r+0x1c>
 8008028:	6a21      	ldr	r1, [r4, #32]
 800802a:	2301      	movs	r3, #1
 800802c:	4628      	mov	r0, r5
 800802e:	47b0      	blx	r6
 8008030:	1c41      	adds	r1, r0, #1
 8008032:	d1c7      	bne.n	8007fc4 <__sflush_r+0x34>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d0c4      	beq.n	8007fc4 <__sflush_r+0x34>
 800803a:	2b1d      	cmp	r3, #29
 800803c:	d001      	beq.n	8008042 <__sflush_r+0xb2>
 800803e:	2b16      	cmp	r3, #22
 8008040:	d101      	bne.n	8008046 <__sflush_r+0xb6>
 8008042:	602f      	str	r7, [r5, #0]
 8008044:	e7b1      	b.n	8007faa <__sflush_r+0x1a>
 8008046:	89a3      	ldrh	r3, [r4, #12]
 8008048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800804c:	81a3      	strh	r3, [r4, #12]
 800804e:	e7ad      	b.n	8007fac <__sflush_r+0x1c>
 8008050:	690f      	ldr	r7, [r1, #16]
 8008052:	2f00      	cmp	r7, #0
 8008054:	d0a9      	beq.n	8007faa <__sflush_r+0x1a>
 8008056:	0793      	lsls	r3, r2, #30
 8008058:	680e      	ldr	r6, [r1, #0]
 800805a:	bf08      	it	eq
 800805c:	694b      	ldreq	r3, [r1, #20]
 800805e:	600f      	str	r7, [r1, #0]
 8008060:	bf18      	it	ne
 8008062:	2300      	movne	r3, #0
 8008064:	eba6 0807 	sub.w	r8, r6, r7
 8008068:	608b      	str	r3, [r1, #8]
 800806a:	f1b8 0f00 	cmp.w	r8, #0
 800806e:	dd9c      	ble.n	8007faa <__sflush_r+0x1a>
 8008070:	6a21      	ldr	r1, [r4, #32]
 8008072:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008074:	4643      	mov	r3, r8
 8008076:	463a      	mov	r2, r7
 8008078:	4628      	mov	r0, r5
 800807a:	47b0      	blx	r6
 800807c:	2800      	cmp	r0, #0
 800807e:	dc06      	bgt.n	800808e <__sflush_r+0xfe>
 8008080:	89a3      	ldrh	r3, [r4, #12]
 8008082:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008086:	81a3      	strh	r3, [r4, #12]
 8008088:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800808c:	e78e      	b.n	8007fac <__sflush_r+0x1c>
 800808e:	4407      	add	r7, r0
 8008090:	eba8 0800 	sub.w	r8, r8, r0
 8008094:	e7e9      	b.n	800806a <__sflush_r+0xda>
 8008096:	bf00      	nop
 8008098:	20400001 	.word	0x20400001

0800809c <_fflush_r>:
 800809c:	b538      	push	{r3, r4, r5, lr}
 800809e:	690b      	ldr	r3, [r1, #16]
 80080a0:	4605      	mov	r5, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	b913      	cbnz	r3, 80080ac <_fflush_r+0x10>
 80080a6:	2500      	movs	r5, #0
 80080a8:	4628      	mov	r0, r5
 80080aa:	bd38      	pop	{r3, r4, r5, pc}
 80080ac:	b118      	cbz	r0, 80080b6 <_fflush_r+0x1a>
 80080ae:	6983      	ldr	r3, [r0, #24]
 80080b0:	b90b      	cbnz	r3, 80080b6 <_fflush_r+0x1a>
 80080b2:	f000 f887 	bl	80081c4 <__sinit>
 80080b6:	4b14      	ldr	r3, [pc, #80]	; (8008108 <_fflush_r+0x6c>)
 80080b8:	429c      	cmp	r4, r3
 80080ba:	d11b      	bne.n	80080f4 <_fflush_r+0x58>
 80080bc:	686c      	ldr	r4, [r5, #4]
 80080be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0ef      	beq.n	80080a6 <_fflush_r+0xa>
 80080c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80080c8:	07d0      	lsls	r0, r2, #31
 80080ca:	d404      	bmi.n	80080d6 <_fflush_r+0x3a>
 80080cc:	0599      	lsls	r1, r3, #22
 80080ce:	d402      	bmi.n	80080d6 <_fflush_r+0x3a>
 80080d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080d2:	f000 f915 	bl	8008300 <__retarget_lock_acquire_recursive>
 80080d6:	4628      	mov	r0, r5
 80080d8:	4621      	mov	r1, r4
 80080da:	f7ff ff59 	bl	8007f90 <__sflush_r>
 80080de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80080e0:	07da      	lsls	r2, r3, #31
 80080e2:	4605      	mov	r5, r0
 80080e4:	d4e0      	bmi.n	80080a8 <_fflush_r+0xc>
 80080e6:	89a3      	ldrh	r3, [r4, #12]
 80080e8:	059b      	lsls	r3, r3, #22
 80080ea:	d4dd      	bmi.n	80080a8 <_fflush_r+0xc>
 80080ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80080ee:	f000 f908 	bl	8008302 <__retarget_lock_release_recursive>
 80080f2:	e7d9      	b.n	80080a8 <_fflush_r+0xc>
 80080f4:	4b05      	ldr	r3, [pc, #20]	; (800810c <_fflush_r+0x70>)
 80080f6:	429c      	cmp	r4, r3
 80080f8:	d101      	bne.n	80080fe <_fflush_r+0x62>
 80080fa:	68ac      	ldr	r4, [r5, #8]
 80080fc:	e7df      	b.n	80080be <_fflush_r+0x22>
 80080fe:	4b04      	ldr	r3, [pc, #16]	; (8008110 <_fflush_r+0x74>)
 8008100:	429c      	cmp	r4, r3
 8008102:	bf08      	it	eq
 8008104:	68ec      	ldreq	r4, [r5, #12]
 8008106:	e7da      	b.n	80080be <_fflush_r+0x22>
 8008108:	08009fd4 	.word	0x08009fd4
 800810c:	08009ff4 	.word	0x08009ff4
 8008110:	08009fb4 	.word	0x08009fb4

08008114 <std>:
 8008114:	2300      	movs	r3, #0
 8008116:	b510      	push	{r4, lr}
 8008118:	4604      	mov	r4, r0
 800811a:	e9c0 3300 	strd	r3, r3, [r0]
 800811e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008122:	6083      	str	r3, [r0, #8]
 8008124:	8181      	strh	r1, [r0, #12]
 8008126:	6643      	str	r3, [r0, #100]	; 0x64
 8008128:	81c2      	strh	r2, [r0, #14]
 800812a:	6183      	str	r3, [r0, #24]
 800812c:	4619      	mov	r1, r3
 800812e:	2208      	movs	r2, #8
 8008130:	305c      	adds	r0, #92	; 0x5c
 8008132:	f7fd fba5 	bl	8005880 <memset>
 8008136:	4b05      	ldr	r3, [pc, #20]	; (800814c <std+0x38>)
 8008138:	6263      	str	r3, [r4, #36]	; 0x24
 800813a:	4b05      	ldr	r3, [pc, #20]	; (8008150 <std+0x3c>)
 800813c:	62a3      	str	r3, [r4, #40]	; 0x28
 800813e:	4b05      	ldr	r3, [pc, #20]	; (8008154 <std+0x40>)
 8008140:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008142:	4b05      	ldr	r3, [pc, #20]	; (8008158 <std+0x44>)
 8008144:	6224      	str	r4, [r4, #32]
 8008146:	6323      	str	r3, [r4, #48]	; 0x30
 8008148:	bd10      	pop	{r4, pc}
 800814a:	bf00      	nop
 800814c:	08008465 	.word	0x08008465
 8008150:	08008487 	.word	0x08008487
 8008154:	080084bf 	.word	0x080084bf
 8008158:	080084e3 	.word	0x080084e3

0800815c <_cleanup_r>:
 800815c:	4901      	ldr	r1, [pc, #4]	; (8008164 <_cleanup_r+0x8>)
 800815e:	f000 b8af 	b.w	80082c0 <_fwalk_reent>
 8008162:	bf00      	nop
 8008164:	0800809d 	.word	0x0800809d

08008168 <__sfmoreglue>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	1e4a      	subs	r2, r1, #1
 800816c:	2568      	movs	r5, #104	; 0x68
 800816e:	4355      	muls	r5, r2
 8008170:	460e      	mov	r6, r1
 8008172:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008176:	f7ff fa87 	bl	8007688 <_malloc_r>
 800817a:	4604      	mov	r4, r0
 800817c:	b140      	cbz	r0, 8008190 <__sfmoreglue+0x28>
 800817e:	2100      	movs	r1, #0
 8008180:	e9c0 1600 	strd	r1, r6, [r0]
 8008184:	300c      	adds	r0, #12
 8008186:	60a0      	str	r0, [r4, #8]
 8008188:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800818c:	f7fd fb78 	bl	8005880 <memset>
 8008190:	4620      	mov	r0, r4
 8008192:	bd70      	pop	{r4, r5, r6, pc}

08008194 <__sfp_lock_acquire>:
 8008194:	4801      	ldr	r0, [pc, #4]	; (800819c <__sfp_lock_acquire+0x8>)
 8008196:	f000 b8b3 	b.w	8008300 <__retarget_lock_acquire_recursive>
 800819a:	bf00      	nop
 800819c:	200002d8 	.word	0x200002d8

080081a0 <__sfp_lock_release>:
 80081a0:	4801      	ldr	r0, [pc, #4]	; (80081a8 <__sfp_lock_release+0x8>)
 80081a2:	f000 b8ae 	b.w	8008302 <__retarget_lock_release_recursive>
 80081a6:	bf00      	nop
 80081a8:	200002d8 	.word	0x200002d8

080081ac <__sinit_lock_acquire>:
 80081ac:	4801      	ldr	r0, [pc, #4]	; (80081b4 <__sinit_lock_acquire+0x8>)
 80081ae:	f000 b8a7 	b.w	8008300 <__retarget_lock_acquire_recursive>
 80081b2:	bf00      	nop
 80081b4:	200002d3 	.word	0x200002d3

080081b8 <__sinit_lock_release>:
 80081b8:	4801      	ldr	r0, [pc, #4]	; (80081c0 <__sinit_lock_release+0x8>)
 80081ba:	f000 b8a2 	b.w	8008302 <__retarget_lock_release_recursive>
 80081be:	bf00      	nop
 80081c0:	200002d3 	.word	0x200002d3

080081c4 <__sinit>:
 80081c4:	b510      	push	{r4, lr}
 80081c6:	4604      	mov	r4, r0
 80081c8:	f7ff fff0 	bl	80081ac <__sinit_lock_acquire>
 80081cc:	69a3      	ldr	r3, [r4, #24]
 80081ce:	b11b      	cbz	r3, 80081d8 <__sinit+0x14>
 80081d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081d4:	f7ff bff0 	b.w	80081b8 <__sinit_lock_release>
 80081d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80081dc:	6523      	str	r3, [r4, #80]	; 0x50
 80081de:	4b13      	ldr	r3, [pc, #76]	; (800822c <__sinit+0x68>)
 80081e0:	4a13      	ldr	r2, [pc, #76]	; (8008230 <__sinit+0x6c>)
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80081e6:	42a3      	cmp	r3, r4
 80081e8:	bf04      	itt	eq
 80081ea:	2301      	moveq	r3, #1
 80081ec:	61a3      	streq	r3, [r4, #24]
 80081ee:	4620      	mov	r0, r4
 80081f0:	f000 f820 	bl	8008234 <__sfp>
 80081f4:	6060      	str	r0, [r4, #4]
 80081f6:	4620      	mov	r0, r4
 80081f8:	f000 f81c 	bl	8008234 <__sfp>
 80081fc:	60a0      	str	r0, [r4, #8]
 80081fe:	4620      	mov	r0, r4
 8008200:	f000 f818 	bl	8008234 <__sfp>
 8008204:	2200      	movs	r2, #0
 8008206:	60e0      	str	r0, [r4, #12]
 8008208:	2104      	movs	r1, #4
 800820a:	6860      	ldr	r0, [r4, #4]
 800820c:	f7ff ff82 	bl	8008114 <std>
 8008210:	68a0      	ldr	r0, [r4, #8]
 8008212:	2201      	movs	r2, #1
 8008214:	2109      	movs	r1, #9
 8008216:	f7ff ff7d 	bl	8008114 <std>
 800821a:	68e0      	ldr	r0, [r4, #12]
 800821c:	2202      	movs	r2, #2
 800821e:	2112      	movs	r1, #18
 8008220:	f7ff ff78 	bl	8008114 <std>
 8008224:	2301      	movs	r3, #1
 8008226:	61a3      	str	r3, [r4, #24]
 8008228:	e7d2      	b.n	80081d0 <__sinit+0xc>
 800822a:	bf00      	nop
 800822c:	08009c30 	.word	0x08009c30
 8008230:	0800815d 	.word	0x0800815d

08008234 <__sfp>:
 8008234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008236:	4607      	mov	r7, r0
 8008238:	f7ff ffac 	bl	8008194 <__sfp_lock_acquire>
 800823c:	4b1e      	ldr	r3, [pc, #120]	; (80082b8 <__sfp+0x84>)
 800823e:	681e      	ldr	r6, [r3, #0]
 8008240:	69b3      	ldr	r3, [r6, #24]
 8008242:	b913      	cbnz	r3, 800824a <__sfp+0x16>
 8008244:	4630      	mov	r0, r6
 8008246:	f7ff ffbd 	bl	80081c4 <__sinit>
 800824a:	3648      	adds	r6, #72	; 0x48
 800824c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008250:	3b01      	subs	r3, #1
 8008252:	d503      	bpl.n	800825c <__sfp+0x28>
 8008254:	6833      	ldr	r3, [r6, #0]
 8008256:	b30b      	cbz	r3, 800829c <__sfp+0x68>
 8008258:	6836      	ldr	r6, [r6, #0]
 800825a:	e7f7      	b.n	800824c <__sfp+0x18>
 800825c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008260:	b9d5      	cbnz	r5, 8008298 <__sfp+0x64>
 8008262:	4b16      	ldr	r3, [pc, #88]	; (80082bc <__sfp+0x88>)
 8008264:	60e3      	str	r3, [r4, #12]
 8008266:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800826a:	6665      	str	r5, [r4, #100]	; 0x64
 800826c:	f000 f847 	bl	80082fe <__retarget_lock_init_recursive>
 8008270:	f7ff ff96 	bl	80081a0 <__sfp_lock_release>
 8008274:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008278:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800827c:	6025      	str	r5, [r4, #0]
 800827e:	61a5      	str	r5, [r4, #24]
 8008280:	2208      	movs	r2, #8
 8008282:	4629      	mov	r1, r5
 8008284:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008288:	f7fd fafa 	bl	8005880 <memset>
 800828c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008290:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008294:	4620      	mov	r0, r4
 8008296:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008298:	3468      	adds	r4, #104	; 0x68
 800829a:	e7d9      	b.n	8008250 <__sfp+0x1c>
 800829c:	2104      	movs	r1, #4
 800829e:	4638      	mov	r0, r7
 80082a0:	f7ff ff62 	bl	8008168 <__sfmoreglue>
 80082a4:	4604      	mov	r4, r0
 80082a6:	6030      	str	r0, [r6, #0]
 80082a8:	2800      	cmp	r0, #0
 80082aa:	d1d5      	bne.n	8008258 <__sfp+0x24>
 80082ac:	f7ff ff78 	bl	80081a0 <__sfp_lock_release>
 80082b0:	230c      	movs	r3, #12
 80082b2:	603b      	str	r3, [r7, #0]
 80082b4:	e7ee      	b.n	8008294 <__sfp+0x60>
 80082b6:	bf00      	nop
 80082b8:	08009c30 	.word	0x08009c30
 80082bc:	ffff0001 	.word	0xffff0001

080082c0 <_fwalk_reent>:
 80082c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c4:	4606      	mov	r6, r0
 80082c6:	4688      	mov	r8, r1
 80082c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80082cc:	2700      	movs	r7, #0
 80082ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082d2:	f1b9 0901 	subs.w	r9, r9, #1
 80082d6:	d505      	bpl.n	80082e4 <_fwalk_reent+0x24>
 80082d8:	6824      	ldr	r4, [r4, #0]
 80082da:	2c00      	cmp	r4, #0
 80082dc:	d1f7      	bne.n	80082ce <_fwalk_reent+0xe>
 80082de:	4638      	mov	r0, r7
 80082e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082e4:	89ab      	ldrh	r3, [r5, #12]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d907      	bls.n	80082fa <_fwalk_reent+0x3a>
 80082ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082ee:	3301      	adds	r3, #1
 80082f0:	d003      	beq.n	80082fa <_fwalk_reent+0x3a>
 80082f2:	4629      	mov	r1, r5
 80082f4:	4630      	mov	r0, r6
 80082f6:	47c0      	blx	r8
 80082f8:	4307      	orrs	r7, r0
 80082fa:	3568      	adds	r5, #104	; 0x68
 80082fc:	e7e9      	b.n	80082d2 <_fwalk_reent+0x12>

080082fe <__retarget_lock_init_recursive>:
 80082fe:	4770      	bx	lr

08008300 <__retarget_lock_acquire_recursive>:
 8008300:	4770      	bx	lr

08008302 <__retarget_lock_release_recursive>:
 8008302:	4770      	bx	lr

08008304 <__swhatbuf_r>:
 8008304:	b570      	push	{r4, r5, r6, lr}
 8008306:	460e      	mov	r6, r1
 8008308:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800830c:	2900      	cmp	r1, #0
 800830e:	b096      	sub	sp, #88	; 0x58
 8008310:	4614      	mov	r4, r2
 8008312:	461d      	mov	r5, r3
 8008314:	da07      	bge.n	8008326 <__swhatbuf_r+0x22>
 8008316:	2300      	movs	r3, #0
 8008318:	602b      	str	r3, [r5, #0]
 800831a:	89b3      	ldrh	r3, [r6, #12]
 800831c:	061a      	lsls	r2, r3, #24
 800831e:	d410      	bmi.n	8008342 <__swhatbuf_r+0x3e>
 8008320:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008324:	e00e      	b.n	8008344 <__swhatbuf_r+0x40>
 8008326:	466a      	mov	r2, sp
 8008328:	f000 f902 	bl	8008530 <_fstat_r>
 800832c:	2800      	cmp	r0, #0
 800832e:	dbf2      	blt.n	8008316 <__swhatbuf_r+0x12>
 8008330:	9a01      	ldr	r2, [sp, #4]
 8008332:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008336:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800833a:	425a      	negs	r2, r3
 800833c:	415a      	adcs	r2, r3
 800833e:	602a      	str	r2, [r5, #0]
 8008340:	e7ee      	b.n	8008320 <__swhatbuf_r+0x1c>
 8008342:	2340      	movs	r3, #64	; 0x40
 8008344:	2000      	movs	r0, #0
 8008346:	6023      	str	r3, [r4, #0]
 8008348:	b016      	add	sp, #88	; 0x58
 800834a:	bd70      	pop	{r4, r5, r6, pc}

0800834c <__smakebuf_r>:
 800834c:	898b      	ldrh	r3, [r1, #12]
 800834e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008350:	079d      	lsls	r5, r3, #30
 8008352:	4606      	mov	r6, r0
 8008354:	460c      	mov	r4, r1
 8008356:	d507      	bpl.n	8008368 <__smakebuf_r+0x1c>
 8008358:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800835c:	6023      	str	r3, [r4, #0]
 800835e:	6123      	str	r3, [r4, #16]
 8008360:	2301      	movs	r3, #1
 8008362:	6163      	str	r3, [r4, #20]
 8008364:	b002      	add	sp, #8
 8008366:	bd70      	pop	{r4, r5, r6, pc}
 8008368:	ab01      	add	r3, sp, #4
 800836a:	466a      	mov	r2, sp
 800836c:	f7ff ffca 	bl	8008304 <__swhatbuf_r>
 8008370:	9900      	ldr	r1, [sp, #0]
 8008372:	4605      	mov	r5, r0
 8008374:	4630      	mov	r0, r6
 8008376:	f7ff f987 	bl	8007688 <_malloc_r>
 800837a:	b948      	cbnz	r0, 8008390 <__smakebuf_r+0x44>
 800837c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008380:	059a      	lsls	r2, r3, #22
 8008382:	d4ef      	bmi.n	8008364 <__smakebuf_r+0x18>
 8008384:	f023 0303 	bic.w	r3, r3, #3
 8008388:	f043 0302 	orr.w	r3, r3, #2
 800838c:	81a3      	strh	r3, [r4, #12]
 800838e:	e7e3      	b.n	8008358 <__smakebuf_r+0xc>
 8008390:	4b0d      	ldr	r3, [pc, #52]	; (80083c8 <__smakebuf_r+0x7c>)
 8008392:	62b3      	str	r3, [r6, #40]	; 0x28
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	6020      	str	r0, [r4, #0]
 8008398:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	9b00      	ldr	r3, [sp, #0]
 80083a0:	6163      	str	r3, [r4, #20]
 80083a2:	9b01      	ldr	r3, [sp, #4]
 80083a4:	6120      	str	r0, [r4, #16]
 80083a6:	b15b      	cbz	r3, 80083c0 <__smakebuf_r+0x74>
 80083a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083ac:	4630      	mov	r0, r6
 80083ae:	f000 f8d1 	bl	8008554 <_isatty_r>
 80083b2:	b128      	cbz	r0, 80083c0 <__smakebuf_r+0x74>
 80083b4:	89a3      	ldrh	r3, [r4, #12]
 80083b6:	f023 0303 	bic.w	r3, r3, #3
 80083ba:	f043 0301 	orr.w	r3, r3, #1
 80083be:	81a3      	strh	r3, [r4, #12]
 80083c0:	89a0      	ldrh	r0, [r4, #12]
 80083c2:	4305      	orrs	r5, r0
 80083c4:	81a5      	strh	r5, [r4, #12]
 80083c6:	e7cd      	b.n	8008364 <__smakebuf_r+0x18>
 80083c8:	0800815d 	.word	0x0800815d

080083cc <_malloc_usable_size_r>:
 80083cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083d0:	1f18      	subs	r0, r3, #4
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	bfbc      	itt	lt
 80083d6:	580b      	ldrlt	r3, [r1, r0]
 80083d8:	18c0      	addlt	r0, r0, r3
 80083da:	4770      	bx	lr

080083dc <_raise_r>:
 80083dc:	291f      	cmp	r1, #31
 80083de:	b538      	push	{r3, r4, r5, lr}
 80083e0:	4604      	mov	r4, r0
 80083e2:	460d      	mov	r5, r1
 80083e4:	d904      	bls.n	80083f0 <_raise_r+0x14>
 80083e6:	2316      	movs	r3, #22
 80083e8:	6003      	str	r3, [r0, #0]
 80083ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80083f2:	b112      	cbz	r2, 80083fa <_raise_r+0x1e>
 80083f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80083f8:	b94b      	cbnz	r3, 800840e <_raise_r+0x32>
 80083fa:	4620      	mov	r0, r4
 80083fc:	f000 f830 	bl	8008460 <_getpid_r>
 8008400:	462a      	mov	r2, r5
 8008402:	4601      	mov	r1, r0
 8008404:	4620      	mov	r0, r4
 8008406:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800840a:	f000 b817 	b.w	800843c <_kill_r>
 800840e:	2b01      	cmp	r3, #1
 8008410:	d00a      	beq.n	8008428 <_raise_r+0x4c>
 8008412:	1c59      	adds	r1, r3, #1
 8008414:	d103      	bne.n	800841e <_raise_r+0x42>
 8008416:	2316      	movs	r3, #22
 8008418:	6003      	str	r3, [r0, #0]
 800841a:	2001      	movs	r0, #1
 800841c:	e7e7      	b.n	80083ee <_raise_r+0x12>
 800841e:	2400      	movs	r4, #0
 8008420:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008424:	4628      	mov	r0, r5
 8008426:	4798      	blx	r3
 8008428:	2000      	movs	r0, #0
 800842a:	e7e0      	b.n	80083ee <_raise_r+0x12>

0800842c <raise>:
 800842c:	4b02      	ldr	r3, [pc, #8]	; (8008438 <raise+0xc>)
 800842e:	4601      	mov	r1, r0
 8008430:	6818      	ldr	r0, [r3, #0]
 8008432:	f7ff bfd3 	b.w	80083dc <_raise_r>
 8008436:	bf00      	nop
 8008438:	20000014 	.word	0x20000014

0800843c <_kill_r>:
 800843c:	b538      	push	{r3, r4, r5, lr}
 800843e:	4d07      	ldr	r5, [pc, #28]	; (800845c <_kill_r+0x20>)
 8008440:	2300      	movs	r3, #0
 8008442:	4604      	mov	r4, r0
 8008444:	4608      	mov	r0, r1
 8008446:	4611      	mov	r1, r2
 8008448:	602b      	str	r3, [r5, #0]
 800844a:	f7fa fc41 	bl	8002cd0 <_kill>
 800844e:	1c43      	adds	r3, r0, #1
 8008450:	d102      	bne.n	8008458 <_kill_r+0x1c>
 8008452:	682b      	ldr	r3, [r5, #0]
 8008454:	b103      	cbz	r3, 8008458 <_kill_r+0x1c>
 8008456:	6023      	str	r3, [r4, #0]
 8008458:	bd38      	pop	{r3, r4, r5, pc}
 800845a:	bf00      	nop
 800845c:	200002cc 	.word	0x200002cc

08008460 <_getpid_r>:
 8008460:	f7fa bc2e 	b.w	8002cc0 <_getpid>

08008464 <__sread>:
 8008464:	b510      	push	{r4, lr}
 8008466:	460c      	mov	r4, r1
 8008468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800846c:	f000 f894 	bl	8008598 <_read_r>
 8008470:	2800      	cmp	r0, #0
 8008472:	bfab      	itete	ge
 8008474:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008476:	89a3      	ldrhlt	r3, [r4, #12]
 8008478:	181b      	addge	r3, r3, r0
 800847a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800847e:	bfac      	ite	ge
 8008480:	6563      	strge	r3, [r4, #84]	; 0x54
 8008482:	81a3      	strhlt	r3, [r4, #12]
 8008484:	bd10      	pop	{r4, pc}

08008486 <__swrite>:
 8008486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800848a:	461f      	mov	r7, r3
 800848c:	898b      	ldrh	r3, [r1, #12]
 800848e:	05db      	lsls	r3, r3, #23
 8008490:	4605      	mov	r5, r0
 8008492:	460c      	mov	r4, r1
 8008494:	4616      	mov	r6, r2
 8008496:	d505      	bpl.n	80084a4 <__swrite+0x1e>
 8008498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800849c:	2302      	movs	r3, #2
 800849e:	2200      	movs	r2, #0
 80084a0:	f000 f868 	bl	8008574 <_lseek_r>
 80084a4:	89a3      	ldrh	r3, [r4, #12]
 80084a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80084ae:	81a3      	strh	r3, [r4, #12]
 80084b0:	4632      	mov	r2, r6
 80084b2:	463b      	mov	r3, r7
 80084b4:	4628      	mov	r0, r5
 80084b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084ba:	f000 b817 	b.w	80084ec <_write_r>

080084be <__sseek>:
 80084be:	b510      	push	{r4, lr}
 80084c0:	460c      	mov	r4, r1
 80084c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c6:	f000 f855 	bl	8008574 <_lseek_r>
 80084ca:	1c43      	adds	r3, r0, #1
 80084cc:	89a3      	ldrh	r3, [r4, #12]
 80084ce:	bf15      	itete	ne
 80084d0:	6560      	strne	r0, [r4, #84]	; 0x54
 80084d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80084d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80084da:	81a3      	strheq	r3, [r4, #12]
 80084dc:	bf18      	it	ne
 80084de:	81a3      	strhne	r3, [r4, #12]
 80084e0:	bd10      	pop	{r4, pc}

080084e2 <__sclose>:
 80084e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e6:	f000 b813 	b.w	8008510 <_close_r>
	...

080084ec <_write_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d07      	ldr	r5, [pc, #28]	; (800850c <_write_r+0x20>)
 80084f0:	4604      	mov	r4, r0
 80084f2:	4608      	mov	r0, r1
 80084f4:	4611      	mov	r1, r2
 80084f6:	2200      	movs	r2, #0
 80084f8:	602a      	str	r2, [r5, #0]
 80084fa:	461a      	mov	r2, r3
 80084fc:	f7fa fc1f 	bl	8002d3e <_write>
 8008500:	1c43      	adds	r3, r0, #1
 8008502:	d102      	bne.n	800850a <_write_r+0x1e>
 8008504:	682b      	ldr	r3, [r5, #0]
 8008506:	b103      	cbz	r3, 800850a <_write_r+0x1e>
 8008508:	6023      	str	r3, [r4, #0]
 800850a:	bd38      	pop	{r3, r4, r5, pc}
 800850c:	200002cc 	.word	0x200002cc

08008510 <_close_r>:
 8008510:	b538      	push	{r3, r4, r5, lr}
 8008512:	4d06      	ldr	r5, [pc, #24]	; (800852c <_close_r+0x1c>)
 8008514:	2300      	movs	r3, #0
 8008516:	4604      	mov	r4, r0
 8008518:	4608      	mov	r0, r1
 800851a:	602b      	str	r3, [r5, #0]
 800851c:	f7fa fc2b 	bl	8002d76 <_close>
 8008520:	1c43      	adds	r3, r0, #1
 8008522:	d102      	bne.n	800852a <_close_r+0x1a>
 8008524:	682b      	ldr	r3, [r5, #0]
 8008526:	b103      	cbz	r3, 800852a <_close_r+0x1a>
 8008528:	6023      	str	r3, [r4, #0]
 800852a:	bd38      	pop	{r3, r4, r5, pc}
 800852c:	200002cc 	.word	0x200002cc

08008530 <_fstat_r>:
 8008530:	b538      	push	{r3, r4, r5, lr}
 8008532:	4d07      	ldr	r5, [pc, #28]	; (8008550 <_fstat_r+0x20>)
 8008534:	2300      	movs	r3, #0
 8008536:	4604      	mov	r4, r0
 8008538:	4608      	mov	r0, r1
 800853a:	4611      	mov	r1, r2
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	f7fa fc26 	bl	8002d8e <_fstat>
 8008542:	1c43      	adds	r3, r0, #1
 8008544:	d102      	bne.n	800854c <_fstat_r+0x1c>
 8008546:	682b      	ldr	r3, [r5, #0]
 8008548:	b103      	cbz	r3, 800854c <_fstat_r+0x1c>
 800854a:	6023      	str	r3, [r4, #0]
 800854c:	bd38      	pop	{r3, r4, r5, pc}
 800854e:	bf00      	nop
 8008550:	200002cc 	.word	0x200002cc

08008554 <_isatty_r>:
 8008554:	b538      	push	{r3, r4, r5, lr}
 8008556:	4d06      	ldr	r5, [pc, #24]	; (8008570 <_isatty_r+0x1c>)
 8008558:	2300      	movs	r3, #0
 800855a:	4604      	mov	r4, r0
 800855c:	4608      	mov	r0, r1
 800855e:	602b      	str	r3, [r5, #0]
 8008560:	f7fa fc25 	bl	8002dae <_isatty>
 8008564:	1c43      	adds	r3, r0, #1
 8008566:	d102      	bne.n	800856e <_isatty_r+0x1a>
 8008568:	682b      	ldr	r3, [r5, #0]
 800856a:	b103      	cbz	r3, 800856e <_isatty_r+0x1a>
 800856c:	6023      	str	r3, [r4, #0]
 800856e:	bd38      	pop	{r3, r4, r5, pc}
 8008570:	200002cc 	.word	0x200002cc

08008574 <_lseek_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4d07      	ldr	r5, [pc, #28]	; (8008594 <_lseek_r+0x20>)
 8008578:	4604      	mov	r4, r0
 800857a:	4608      	mov	r0, r1
 800857c:	4611      	mov	r1, r2
 800857e:	2200      	movs	r2, #0
 8008580:	602a      	str	r2, [r5, #0]
 8008582:	461a      	mov	r2, r3
 8008584:	f7fa fc1e 	bl	8002dc4 <_lseek>
 8008588:	1c43      	adds	r3, r0, #1
 800858a:	d102      	bne.n	8008592 <_lseek_r+0x1e>
 800858c:	682b      	ldr	r3, [r5, #0]
 800858e:	b103      	cbz	r3, 8008592 <_lseek_r+0x1e>
 8008590:	6023      	str	r3, [r4, #0]
 8008592:	bd38      	pop	{r3, r4, r5, pc}
 8008594:	200002cc 	.word	0x200002cc

08008598 <_read_r>:
 8008598:	b538      	push	{r3, r4, r5, lr}
 800859a:	4d07      	ldr	r5, [pc, #28]	; (80085b8 <_read_r+0x20>)
 800859c:	4604      	mov	r4, r0
 800859e:	4608      	mov	r0, r1
 80085a0:	4611      	mov	r1, r2
 80085a2:	2200      	movs	r2, #0
 80085a4:	602a      	str	r2, [r5, #0]
 80085a6:	461a      	mov	r2, r3
 80085a8:	f7fa fbac 	bl	8002d04 <_read>
 80085ac:	1c43      	adds	r3, r0, #1
 80085ae:	d102      	bne.n	80085b6 <_read_r+0x1e>
 80085b0:	682b      	ldr	r3, [r5, #0]
 80085b2:	b103      	cbz	r3, 80085b6 <_read_r+0x1e>
 80085b4:	6023      	str	r3, [r4, #0]
 80085b6:	bd38      	pop	{r3, r4, r5, pc}
 80085b8:	200002cc 	.word	0x200002cc
 80085bc:	00000000 	.word	0x00000000

080085c0 <cos>:
 80085c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085c2:	ec53 2b10 	vmov	r2, r3, d0
 80085c6:	4824      	ldr	r0, [pc, #144]	; (8008658 <cos+0x98>)
 80085c8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80085cc:	4281      	cmp	r1, r0
 80085ce:	dc06      	bgt.n	80085de <cos+0x1e>
 80085d0:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8008650 <cos+0x90>
 80085d4:	f000 fb48 	bl	8008c68 <__kernel_cos>
 80085d8:	ec51 0b10 	vmov	r0, r1, d0
 80085dc:	e007      	b.n	80085ee <cos+0x2e>
 80085de:	481f      	ldr	r0, [pc, #124]	; (800865c <cos+0x9c>)
 80085e0:	4281      	cmp	r1, r0
 80085e2:	dd09      	ble.n	80085f8 <cos+0x38>
 80085e4:	ee10 0a10 	vmov	r0, s0
 80085e8:	4619      	mov	r1, r3
 80085ea:	f7f7 fe6d 	bl	80002c8 <__aeabi_dsub>
 80085ee:	ec41 0b10 	vmov	d0, r0, r1
 80085f2:	b005      	add	sp, #20
 80085f4:	f85d fb04 	ldr.w	pc, [sp], #4
 80085f8:	4668      	mov	r0, sp
 80085fa:	f000 f889 	bl	8008710 <__ieee754_rem_pio2>
 80085fe:	f000 0003 	and.w	r0, r0, #3
 8008602:	2801      	cmp	r0, #1
 8008604:	d007      	beq.n	8008616 <cos+0x56>
 8008606:	2802      	cmp	r0, #2
 8008608:	d012      	beq.n	8008630 <cos+0x70>
 800860a:	b9c0      	cbnz	r0, 800863e <cos+0x7e>
 800860c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008610:	ed9d 0b00 	vldr	d0, [sp]
 8008614:	e7de      	b.n	80085d4 <cos+0x14>
 8008616:	ed9d 1b02 	vldr	d1, [sp, #8]
 800861a:	ed9d 0b00 	vldr	d0, [sp]
 800861e:	f000 ff2b 	bl	8009478 <__kernel_sin>
 8008622:	ec53 2b10 	vmov	r2, r3, d0
 8008626:	ee10 0a10 	vmov	r0, s0
 800862a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800862e:	e7de      	b.n	80085ee <cos+0x2e>
 8008630:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008634:	ed9d 0b00 	vldr	d0, [sp]
 8008638:	f000 fb16 	bl	8008c68 <__kernel_cos>
 800863c:	e7f1      	b.n	8008622 <cos+0x62>
 800863e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008642:	ed9d 0b00 	vldr	d0, [sp]
 8008646:	2001      	movs	r0, #1
 8008648:	f000 ff16 	bl	8009478 <__kernel_sin>
 800864c:	e7c4      	b.n	80085d8 <cos+0x18>
 800864e:	bf00      	nop
	...
 8008658:	3fe921fb 	.word	0x3fe921fb
 800865c:	7fefffff 	.word	0x7fefffff

08008660 <sin>:
 8008660:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008662:	ec53 2b10 	vmov	r2, r3, d0
 8008666:	4826      	ldr	r0, [pc, #152]	; (8008700 <sin+0xa0>)
 8008668:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800866c:	4281      	cmp	r1, r0
 800866e:	dc07      	bgt.n	8008680 <sin+0x20>
 8008670:	ed9f 1b21 	vldr	d1, [pc, #132]	; 80086f8 <sin+0x98>
 8008674:	2000      	movs	r0, #0
 8008676:	f000 feff 	bl	8009478 <__kernel_sin>
 800867a:	ec51 0b10 	vmov	r0, r1, d0
 800867e:	e007      	b.n	8008690 <sin+0x30>
 8008680:	4820      	ldr	r0, [pc, #128]	; (8008704 <sin+0xa4>)
 8008682:	4281      	cmp	r1, r0
 8008684:	dd09      	ble.n	800869a <sin+0x3a>
 8008686:	ee10 0a10 	vmov	r0, s0
 800868a:	4619      	mov	r1, r3
 800868c:	f7f7 fe1c 	bl	80002c8 <__aeabi_dsub>
 8008690:	ec41 0b10 	vmov	d0, r0, r1
 8008694:	b005      	add	sp, #20
 8008696:	f85d fb04 	ldr.w	pc, [sp], #4
 800869a:	4668      	mov	r0, sp
 800869c:	f000 f838 	bl	8008710 <__ieee754_rem_pio2>
 80086a0:	f000 0003 	and.w	r0, r0, #3
 80086a4:	2801      	cmp	r0, #1
 80086a6:	d008      	beq.n	80086ba <sin+0x5a>
 80086a8:	2802      	cmp	r0, #2
 80086aa:	d00d      	beq.n	80086c8 <sin+0x68>
 80086ac:	b9d0      	cbnz	r0, 80086e4 <sin+0x84>
 80086ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 80086b2:	ed9d 0b00 	vldr	d0, [sp]
 80086b6:	2001      	movs	r0, #1
 80086b8:	e7dd      	b.n	8008676 <sin+0x16>
 80086ba:	ed9d 1b02 	vldr	d1, [sp, #8]
 80086be:	ed9d 0b00 	vldr	d0, [sp]
 80086c2:	f000 fad1 	bl	8008c68 <__kernel_cos>
 80086c6:	e7d8      	b.n	800867a <sin+0x1a>
 80086c8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80086cc:	ed9d 0b00 	vldr	d0, [sp]
 80086d0:	2001      	movs	r0, #1
 80086d2:	f000 fed1 	bl	8009478 <__kernel_sin>
 80086d6:	ec53 2b10 	vmov	r2, r3, d0
 80086da:	ee10 0a10 	vmov	r0, s0
 80086de:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80086e2:	e7d5      	b.n	8008690 <sin+0x30>
 80086e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80086e8:	ed9d 0b00 	vldr	d0, [sp]
 80086ec:	f000 fabc 	bl	8008c68 <__kernel_cos>
 80086f0:	e7f1      	b.n	80086d6 <sin+0x76>
 80086f2:	bf00      	nop
 80086f4:	f3af 8000 	nop.w
	...
 8008700:	3fe921fb 	.word	0x3fe921fb
 8008704:	7fefffff 	.word	0x7fefffff

08008708 <atan2f>:
 8008708:	f000 ba0c 	b.w	8008b24 <__ieee754_atan2f>
 800870c:	0000      	movs	r0, r0
	...

08008710 <__ieee754_rem_pio2>:
 8008710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008714:	ed2d 8b02 	vpush	{d8}
 8008718:	ec55 4b10 	vmov	r4, r5, d0
 800871c:	4bca      	ldr	r3, [pc, #808]	; (8008a48 <__ieee754_rem_pio2+0x338>)
 800871e:	b08b      	sub	sp, #44	; 0x2c
 8008720:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8008724:	4598      	cmp	r8, r3
 8008726:	4682      	mov	sl, r0
 8008728:	9502      	str	r5, [sp, #8]
 800872a:	dc08      	bgt.n	800873e <__ieee754_rem_pio2+0x2e>
 800872c:	2200      	movs	r2, #0
 800872e:	2300      	movs	r3, #0
 8008730:	ed80 0b00 	vstr	d0, [r0]
 8008734:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8008738:	f04f 0b00 	mov.w	fp, #0
 800873c:	e028      	b.n	8008790 <__ieee754_rem_pio2+0x80>
 800873e:	4bc3      	ldr	r3, [pc, #780]	; (8008a4c <__ieee754_rem_pio2+0x33c>)
 8008740:	4598      	cmp	r8, r3
 8008742:	dc78      	bgt.n	8008836 <__ieee754_rem_pio2+0x126>
 8008744:	9b02      	ldr	r3, [sp, #8]
 8008746:	4ec2      	ldr	r6, [pc, #776]	; (8008a50 <__ieee754_rem_pio2+0x340>)
 8008748:	2b00      	cmp	r3, #0
 800874a:	ee10 0a10 	vmov	r0, s0
 800874e:	a3b0      	add	r3, pc, #704	; (adr r3, 8008a10 <__ieee754_rem_pio2+0x300>)
 8008750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008754:	4629      	mov	r1, r5
 8008756:	dd39      	ble.n	80087cc <__ieee754_rem_pio2+0xbc>
 8008758:	f7f7 fdb6 	bl	80002c8 <__aeabi_dsub>
 800875c:	45b0      	cmp	r8, r6
 800875e:	4604      	mov	r4, r0
 8008760:	460d      	mov	r5, r1
 8008762:	d01b      	beq.n	800879c <__ieee754_rem_pio2+0x8c>
 8008764:	a3ac      	add	r3, pc, #688	; (adr r3, 8008a18 <__ieee754_rem_pio2+0x308>)
 8008766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800876a:	f7f7 fdad 	bl	80002c8 <__aeabi_dsub>
 800876e:	4602      	mov	r2, r0
 8008770:	460b      	mov	r3, r1
 8008772:	e9ca 2300 	strd	r2, r3, [sl]
 8008776:	4620      	mov	r0, r4
 8008778:	4629      	mov	r1, r5
 800877a:	f7f7 fda5 	bl	80002c8 <__aeabi_dsub>
 800877e:	a3a6      	add	r3, pc, #664	; (adr r3, 8008a18 <__ieee754_rem_pio2+0x308>)
 8008780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008784:	f7f7 fda0 	bl	80002c8 <__aeabi_dsub>
 8008788:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800878c:	f04f 0b01 	mov.w	fp, #1
 8008790:	4658      	mov	r0, fp
 8008792:	b00b      	add	sp, #44	; 0x2c
 8008794:	ecbd 8b02 	vpop	{d8}
 8008798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800879c:	a3a0      	add	r3, pc, #640	; (adr r3, 8008a20 <__ieee754_rem_pio2+0x310>)
 800879e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087a2:	f7f7 fd91 	bl	80002c8 <__aeabi_dsub>
 80087a6:	a3a0      	add	r3, pc, #640	; (adr r3, 8008a28 <__ieee754_rem_pio2+0x318>)
 80087a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ac:	4604      	mov	r4, r0
 80087ae:	460d      	mov	r5, r1
 80087b0:	f7f7 fd8a 	bl	80002c8 <__aeabi_dsub>
 80087b4:	4602      	mov	r2, r0
 80087b6:	460b      	mov	r3, r1
 80087b8:	e9ca 2300 	strd	r2, r3, [sl]
 80087bc:	4620      	mov	r0, r4
 80087be:	4629      	mov	r1, r5
 80087c0:	f7f7 fd82 	bl	80002c8 <__aeabi_dsub>
 80087c4:	a398      	add	r3, pc, #608	; (adr r3, 8008a28 <__ieee754_rem_pio2+0x318>)
 80087c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087ca:	e7db      	b.n	8008784 <__ieee754_rem_pio2+0x74>
 80087cc:	f7f7 fd7e 	bl	80002cc <__adddf3>
 80087d0:	45b0      	cmp	r8, r6
 80087d2:	4604      	mov	r4, r0
 80087d4:	460d      	mov	r5, r1
 80087d6:	d016      	beq.n	8008806 <__ieee754_rem_pio2+0xf6>
 80087d8:	a38f      	add	r3, pc, #572	; (adr r3, 8008a18 <__ieee754_rem_pio2+0x308>)
 80087da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087de:	f7f7 fd75 	bl	80002cc <__adddf3>
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	e9ca 2300 	strd	r2, r3, [sl]
 80087ea:	4620      	mov	r0, r4
 80087ec:	4629      	mov	r1, r5
 80087ee:	f7f7 fd6b 	bl	80002c8 <__aeabi_dsub>
 80087f2:	a389      	add	r3, pc, #548	; (adr r3, 8008a18 <__ieee754_rem_pio2+0x308>)
 80087f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f8:	f7f7 fd68 	bl	80002cc <__adddf3>
 80087fc:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8008800:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008804:	e7c4      	b.n	8008790 <__ieee754_rem_pio2+0x80>
 8008806:	a386      	add	r3, pc, #536	; (adr r3, 8008a20 <__ieee754_rem_pio2+0x310>)
 8008808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880c:	f7f7 fd5e 	bl	80002cc <__adddf3>
 8008810:	a385      	add	r3, pc, #532	; (adr r3, 8008a28 <__ieee754_rem_pio2+0x318>)
 8008812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008816:	4604      	mov	r4, r0
 8008818:	460d      	mov	r5, r1
 800881a:	f7f7 fd57 	bl	80002cc <__adddf3>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	e9ca 2300 	strd	r2, r3, [sl]
 8008826:	4620      	mov	r0, r4
 8008828:	4629      	mov	r1, r5
 800882a:	f7f7 fd4d 	bl	80002c8 <__aeabi_dsub>
 800882e:	a37e      	add	r3, pc, #504	; (adr r3, 8008a28 <__ieee754_rem_pio2+0x318>)
 8008830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008834:	e7e0      	b.n	80087f8 <__ieee754_rem_pio2+0xe8>
 8008836:	4b87      	ldr	r3, [pc, #540]	; (8008a54 <__ieee754_rem_pio2+0x344>)
 8008838:	4598      	cmp	r8, r3
 800883a:	f300 80d9 	bgt.w	80089f0 <__ieee754_rem_pio2+0x2e0>
 800883e:	f000 fed9 	bl	80095f4 <fabs>
 8008842:	ec55 4b10 	vmov	r4, r5, d0
 8008846:	ee10 0a10 	vmov	r0, s0
 800884a:	a379      	add	r3, pc, #484	; (adr r3, 8008a30 <__ieee754_rem_pio2+0x320>)
 800884c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008850:	4629      	mov	r1, r5
 8008852:	f7f7 fef1 	bl	8000638 <__aeabi_dmul>
 8008856:	4b80      	ldr	r3, [pc, #512]	; (8008a58 <__ieee754_rem_pio2+0x348>)
 8008858:	2200      	movs	r2, #0
 800885a:	f7f7 fd37 	bl	80002cc <__adddf3>
 800885e:	f7f8 f99b 	bl	8000b98 <__aeabi_d2iz>
 8008862:	4683      	mov	fp, r0
 8008864:	f7f7 fe7e 	bl	8000564 <__aeabi_i2d>
 8008868:	4602      	mov	r2, r0
 800886a:	460b      	mov	r3, r1
 800886c:	ec43 2b18 	vmov	d8, r2, r3
 8008870:	a367      	add	r3, pc, #412	; (adr r3, 8008a10 <__ieee754_rem_pio2+0x300>)
 8008872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008876:	f7f7 fedf 	bl	8000638 <__aeabi_dmul>
 800887a:	4602      	mov	r2, r0
 800887c:	460b      	mov	r3, r1
 800887e:	4620      	mov	r0, r4
 8008880:	4629      	mov	r1, r5
 8008882:	f7f7 fd21 	bl	80002c8 <__aeabi_dsub>
 8008886:	a364      	add	r3, pc, #400	; (adr r3, 8008a18 <__ieee754_rem_pio2+0x308>)
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	4606      	mov	r6, r0
 800888e:	460f      	mov	r7, r1
 8008890:	ec51 0b18 	vmov	r0, r1, d8
 8008894:	f7f7 fed0 	bl	8000638 <__aeabi_dmul>
 8008898:	f1bb 0f1f 	cmp.w	fp, #31
 800889c:	4604      	mov	r4, r0
 800889e:	460d      	mov	r5, r1
 80088a0:	dc0d      	bgt.n	80088be <__ieee754_rem_pio2+0x1ae>
 80088a2:	4b6e      	ldr	r3, [pc, #440]	; (8008a5c <__ieee754_rem_pio2+0x34c>)
 80088a4:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 80088a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ac:	4543      	cmp	r3, r8
 80088ae:	d006      	beq.n	80088be <__ieee754_rem_pio2+0x1ae>
 80088b0:	4622      	mov	r2, r4
 80088b2:	462b      	mov	r3, r5
 80088b4:	4630      	mov	r0, r6
 80088b6:	4639      	mov	r1, r7
 80088b8:	f7f7 fd06 	bl	80002c8 <__aeabi_dsub>
 80088bc:	e00f      	b.n	80088de <__ieee754_rem_pio2+0x1ce>
 80088be:	462b      	mov	r3, r5
 80088c0:	4622      	mov	r2, r4
 80088c2:	4630      	mov	r0, r6
 80088c4:	4639      	mov	r1, r7
 80088c6:	f7f7 fcff 	bl	80002c8 <__aeabi_dsub>
 80088ca:	ea4f 5328 	mov.w	r3, r8, asr #20
 80088ce:	9303      	str	r3, [sp, #12]
 80088d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80088d4:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80088d8:	f1b8 0f10 	cmp.w	r8, #16
 80088dc:	dc02      	bgt.n	80088e4 <__ieee754_rem_pio2+0x1d4>
 80088de:	e9ca 0100 	strd	r0, r1, [sl]
 80088e2:	e039      	b.n	8008958 <__ieee754_rem_pio2+0x248>
 80088e4:	a34e      	add	r3, pc, #312	; (adr r3, 8008a20 <__ieee754_rem_pio2+0x310>)
 80088e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ea:	ec51 0b18 	vmov	r0, r1, d8
 80088ee:	f7f7 fea3 	bl	8000638 <__aeabi_dmul>
 80088f2:	4604      	mov	r4, r0
 80088f4:	460d      	mov	r5, r1
 80088f6:	4602      	mov	r2, r0
 80088f8:	460b      	mov	r3, r1
 80088fa:	4630      	mov	r0, r6
 80088fc:	4639      	mov	r1, r7
 80088fe:	f7f7 fce3 	bl	80002c8 <__aeabi_dsub>
 8008902:	4602      	mov	r2, r0
 8008904:	460b      	mov	r3, r1
 8008906:	4680      	mov	r8, r0
 8008908:	4689      	mov	r9, r1
 800890a:	4630      	mov	r0, r6
 800890c:	4639      	mov	r1, r7
 800890e:	f7f7 fcdb 	bl	80002c8 <__aeabi_dsub>
 8008912:	4622      	mov	r2, r4
 8008914:	462b      	mov	r3, r5
 8008916:	f7f7 fcd7 	bl	80002c8 <__aeabi_dsub>
 800891a:	a343      	add	r3, pc, #268	; (adr r3, 8008a28 <__ieee754_rem_pio2+0x318>)
 800891c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008920:	4604      	mov	r4, r0
 8008922:	460d      	mov	r5, r1
 8008924:	ec51 0b18 	vmov	r0, r1, d8
 8008928:	f7f7 fe86 	bl	8000638 <__aeabi_dmul>
 800892c:	4622      	mov	r2, r4
 800892e:	462b      	mov	r3, r5
 8008930:	f7f7 fcca 	bl	80002c8 <__aeabi_dsub>
 8008934:	4602      	mov	r2, r0
 8008936:	460b      	mov	r3, r1
 8008938:	4604      	mov	r4, r0
 800893a:	460d      	mov	r5, r1
 800893c:	4640      	mov	r0, r8
 800893e:	4649      	mov	r1, r9
 8008940:	f7f7 fcc2 	bl	80002c8 <__aeabi_dsub>
 8008944:	9a03      	ldr	r2, [sp, #12]
 8008946:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800894a:	1ad3      	subs	r3, r2, r3
 800894c:	2b31      	cmp	r3, #49	; 0x31
 800894e:	dc24      	bgt.n	800899a <__ieee754_rem_pio2+0x28a>
 8008950:	e9ca 0100 	strd	r0, r1, [sl]
 8008954:	4646      	mov	r6, r8
 8008956:	464f      	mov	r7, r9
 8008958:	e9da 8900 	ldrd	r8, r9, [sl]
 800895c:	4630      	mov	r0, r6
 800895e:	4642      	mov	r2, r8
 8008960:	464b      	mov	r3, r9
 8008962:	4639      	mov	r1, r7
 8008964:	f7f7 fcb0 	bl	80002c8 <__aeabi_dsub>
 8008968:	462b      	mov	r3, r5
 800896a:	4622      	mov	r2, r4
 800896c:	f7f7 fcac 	bl	80002c8 <__aeabi_dsub>
 8008970:	9b02      	ldr	r3, [sp, #8]
 8008972:	2b00      	cmp	r3, #0
 8008974:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008978:	f6bf af0a 	bge.w	8008790 <__ieee754_rem_pio2+0x80>
 800897c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008980:	f8ca 3004 	str.w	r3, [sl, #4]
 8008984:	f8ca 8000 	str.w	r8, [sl]
 8008988:	f8ca 0008 	str.w	r0, [sl, #8]
 800898c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008990:	f8ca 300c 	str.w	r3, [sl, #12]
 8008994:	f1cb 0b00 	rsb	fp, fp, #0
 8008998:	e6fa      	b.n	8008790 <__ieee754_rem_pio2+0x80>
 800899a:	a327      	add	r3, pc, #156	; (adr r3, 8008a38 <__ieee754_rem_pio2+0x328>)
 800899c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a0:	ec51 0b18 	vmov	r0, r1, d8
 80089a4:	f7f7 fe48 	bl	8000638 <__aeabi_dmul>
 80089a8:	4604      	mov	r4, r0
 80089aa:	460d      	mov	r5, r1
 80089ac:	4602      	mov	r2, r0
 80089ae:	460b      	mov	r3, r1
 80089b0:	4640      	mov	r0, r8
 80089b2:	4649      	mov	r1, r9
 80089b4:	f7f7 fc88 	bl	80002c8 <__aeabi_dsub>
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	4606      	mov	r6, r0
 80089be:	460f      	mov	r7, r1
 80089c0:	4640      	mov	r0, r8
 80089c2:	4649      	mov	r1, r9
 80089c4:	f7f7 fc80 	bl	80002c8 <__aeabi_dsub>
 80089c8:	4622      	mov	r2, r4
 80089ca:	462b      	mov	r3, r5
 80089cc:	f7f7 fc7c 	bl	80002c8 <__aeabi_dsub>
 80089d0:	a31b      	add	r3, pc, #108	; (adr r3, 8008a40 <__ieee754_rem_pio2+0x330>)
 80089d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d6:	4604      	mov	r4, r0
 80089d8:	460d      	mov	r5, r1
 80089da:	ec51 0b18 	vmov	r0, r1, d8
 80089de:	f7f7 fe2b 	bl	8000638 <__aeabi_dmul>
 80089e2:	4622      	mov	r2, r4
 80089e4:	462b      	mov	r3, r5
 80089e6:	f7f7 fc6f 	bl	80002c8 <__aeabi_dsub>
 80089ea:	4604      	mov	r4, r0
 80089ec:	460d      	mov	r5, r1
 80089ee:	e75f      	b.n	80088b0 <__ieee754_rem_pio2+0x1a0>
 80089f0:	4b1b      	ldr	r3, [pc, #108]	; (8008a60 <__ieee754_rem_pio2+0x350>)
 80089f2:	4598      	cmp	r8, r3
 80089f4:	dd36      	ble.n	8008a64 <__ieee754_rem_pio2+0x354>
 80089f6:	ee10 2a10 	vmov	r2, s0
 80089fa:	462b      	mov	r3, r5
 80089fc:	4620      	mov	r0, r4
 80089fe:	4629      	mov	r1, r5
 8008a00:	f7f7 fc62 	bl	80002c8 <__aeabi_dsub>
 8008a04:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8008a08:	e9ca 0100 	strd	r0, r1, [sl]
 8008a0c:	e694      	b.n	8008738 <__ieee754_rem_pio2+0x28>
 8008a0e:	bf00      	nop
 8008a10:	54400000 	.word	0x54400000
 8008a14:	3ff921fb 	.word	0x3ff921fb
 8008a18:	1a626331 	.word	0x1a626331
 8008a1c:	3dd0b461 	.word	0x3dd0b461
 8008a20:	1a600000 	.word	0x1a600000
 8008a24:	3dd0b461 	.word	0x3dd0b461
 8008a28:	2e037073 	.word	0x2e037073
 8008a2c:	3ba3198a 	.word	0x3ba3198a
 8008a30:	6dc9c883 	.word	0x6dc9c883
 8008a34:	3fe45f30 	.word	0x3fe45f30
 8008a38:	2e000000 	.word	0x2e000000
 8008a3c:	3ba3198a 	.word	0x3ba3198a
 8008a40:	252049c1 	.word	0x252049c1
 8008a44:	397b839a 	.word	0x397b839a
 8008a48:	3fe921fb 	.word	0x3fe921fb
 8008a4c:	4002d97b 	.word	0x4002d97b
 8008a50:	3ff921fb 	.word	0x3ff921fb
 8008a54:	413921fb 	.word	0x413921fb
 8008a58:	3fe00000 	.word	0x3fe00000
 8008a5c:	0800a014 	.word	0x0800a014
 8008a60:	7fefffff 	.word	0x7fefffff
 8008a64:	ea4f 5428 	mov.w	r4, r8, asr #20
 8008a68:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8008a6c:	ee10 0a10 	vmov	r0, s0
 8008a70:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8008a74:	ee10 6a10 	vmov	r6, s0
 8008a78:	460f      	mov	r7, r1
 8008a7a:	f7f8 f88d 	bl	8000b98 <__aeabi_d2iz>
 8008a7e:	f7f7 fd71 	bl	8000564 <__aeabi_i2d>
 8008a82:	4602      	mov	r2, r0
 8008a84:	460b      	mov	r3, r1
 8008a86:	4630      	mov	r0, r6
 8008a88:	4639      	mov	r1, r7
 8008a8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008a8e:	f7f7 fc1b 	bl	80002c8 <__aeabi_dsub>
 8008a92:	4b22      	ldr	r3, [pc, #136]	; (8008b1c <__ieee754_rem_pio2+0x40c>)
 8008a94:	2200      	movs	r2, #0
 8008a96:	f7f7 fdcf 	bl	8000638 <__aeabi_dmul>
 8008a9a:	460f      	mov	r7, r1
 8008a9c:	4606      	mov	r6, r0
 8008a9e:	f7f8 f87b 	bl	8000b98 <__aeabi_d2iz>
 8008aa2:	f7f7 fd5f 	bl	8000564 <__aeabi_i2d>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	460b      	mov	r3, r1
 8008aaa:	4630      	mov	r0, r6
 8008aac:	4639      	mov	r1, r7
 8008aae:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008ab2:	f7f7 fc09 	bl	80002c8 <__aeabi_dsub>
 8008ab6:	4b19      	ldr	r3, [pc, #100]	; (8008b1c <__ieee754_rem_pio2+0x40c>)
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f7f7 fdbd 	bl	8000638 <__aeabi_dmul>
 8008abe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008ac2:	ad04      	add	r5, sp, #16
 8008ac4:	f04f 0803 	mov.w	r8, #3
 8008ac8:	46a9      	mov	r9, r5
 8008aca:	2600      	movs	r6, #0
 8008acc:	2700      	movs	r7, #0
 8008ace:	4632      	mov	r2, r6
 8008ad0:	463b      	mov	r3, r7
 8008ad2:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8008ad6:	46c3      	mov	fp, r8
 8008ad8:	3d08      	subs	r5, #8
 8008ada:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8008ade:	f7f8 f813 	bl	8000b08 <__aeabi_dcmpeq>
 8008ae2:	2800      	cmp	r0, #0
 8008ae4:	d1f3      	bne.n	8008ace <__ieee754_rem_pio2+0x3be>
 8008ae6:	4b0e      	ldr	r3, [pc, #56]	; (8008b20 <__ieee754_rem_pio2+0x410>)
 8008ae8:	9301      	str	r3, [sp, #4]
 8008aea:	2302      	movs	r3, #2
 8008aec:	9300      	str	r3, [sp, #0]
 8008aee:	4622      	mov	r2, r4
 8008af0:	465b      	mov	r3, fp
 8008af2:	4651      	mov	r1, sl
 8008af4:	4648      	mov	r0, r9
 8008af6:	f000 f97f 	bl	8008df8 <__kernel_rem_pio2>
 8008afa:	9b02      	ldr	r3, [sp, #8]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	4683      	mov	fp, r0
 8008b00:	f6bf ae46 	bge.w	8008790 <__ieee754_rem_pio2+0x80>
 8008b04:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008b08:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b0c:	f8ca 3004 	str.w	r3, [sl, #4]
 8008b10:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008b14:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b18:	e73a      	b.n	8008990 <__ieee754_rem_pio2+0x280>
 8008b1a:	bf00      	nop
 8008b1c:	41700000 	.word	0x41700000
 8008b20:	0800a094 	.word	0x0800a094

08008b24 <__ieee754_atan2f>:
 8008b24:	ee10 2a90 	vmov	r2, s1
 8008b28:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8008b2c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008b30:	b510      	push	{r4, lr}
 8008b32:	eef0 7a40 	vmov.f32	s15, s0
 8008b36:	dc06      	bgt.n	8008b46 <__ieee754_atan2f+0x22>
 8008b38:	ee10 0a10 	vmov	r0, s0
 8008b3c:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8008b40:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008b44:	dd04      	ble.n	8008b50 <__ieee754_atan2f+0x2c>
 8008b46:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8008b4a:	eeb0 0a67 	vmov.f32	s0, s15
 8008b4e:	bd10      	pop	{r4, pc}
 8008b50:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8008b54:	d103      	bne.n	8008b5e <__ieee754_atan2f+0x3a>
 8008b56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b5a:	f000 be5b 	b.w	8009814 <atanf>
 8008b5e:	1794      	asrs	r4, r2, #30
 8008b60:	f004 0402 	and.w	r4, r4, #2
 8008b64:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008b68:	b943      	cbnz	r3, 8008b7c <__ieee754_atan2f+0x58>
 8008b6a:	2c02      	cmp	r4, #2
 8008b6c:	d05e      	beq.n	8008c2c <__ieee754_atan2f+0x108>
 8008b6e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008c40 <__ieee754_atan2f+0x11c>
 8008b72:	2c03      	cmp	r4, #3
 8008b74:	bf08      	it	eq
 8008b76:	eef0 7a47 	vmoveq.f32	s15, s14
 8008b7a:	e7e6      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008b7c:	b941      	cbnz	r1, 8008b90 <__ieee754_atan2f+0x6c>
 8008b7e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8008c44 <__ieee754_atan2f+0x120>
 8008b82:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8008c48 <__ieee754_atan2f+0x124>
 8008b86:	2800      	cmp	r0, #0
 8008b88:	bfb8      	it	lt
 8008b8a:	eef0 7a40 	vmovlt.f32	s15, s0
 8008b8e:	e7dc      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008b90:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008b94:	d110      	bne.n	8008bb8 <__ieee754_atan2f+0x94>
 8008b96:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008b9a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008b9e:	d107      	bne.n	8008bb0 <__ieee754_atan2f+0x8c>
 8008ba0:	2c02      	cmp	r4, #2
 8008ba2:	d846      	bhi.n	8008c32 <__ieee754_atan2f+0x10e>
 8008ba4:	4b29      	ldr	r3, [pc, #164]	; (8008c4c <__ieee754_atan2f+0x128>)
 8008ba6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008baa:	edd4 7a00 	vldr	s15, [r4]
 8008bae:	e7cc      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008bb0:	2c02      	cmp	r4, #2
 8008bb2:	d841      	bhi.n	8008c38 <__ieee754_atan2f+0x114>
 8008bb4:	4b26      	ldr	r3, [pc, #152]	; (8008c50 <__ieee754_atan2f+0x12c>)
 8008bb6:	e7f6      	b.n	8008ba6 <__ieee754_atan2f+0x82>
 8008bb8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8008bbc:	d0df      	beq.n	8008b7e <__ieee754_atan2f+0x5a>
 8008bbe:	1a5b      	subs	r3, r3, r1
 8008bc0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8008bc4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008bc8:	da1a      	bge.n	8008c00 <__ieee754_atan2f+0xdc>
 8008bca:	2a00      	cmp	r2, #0
 8008bcc:	da01      	bge.n	8008bd2 <__ieee754_atan2f+0xae>
 8008bce:	313c      	adds	r1, #60	; 0x3c
 8008bd0:	db19      	blt.n	8008c06 <__ieee754_atan2f+0xe2>
 8008bd2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008bd6:	f000 fef1 	bl	80099bc <fabsf>
 8008bda:	f000 fe1b 	bl	8009814 <atanf>
 8008bde:	eef0 7a40 	vmov.f32	s15, s0
 8008be2:	2c01      	cmp	r4, #1
 8008be4:	d012      	beq.n	8008c0c <__ieee754_atan2f+0xe8>
 8008be6:	2c02      	cmp	r4, #2
 8008be8:	d017      	beq.n	8008c1a <__ieee754_atan2f+0xf6>
 8008bea:	2c00      	cmp	r4, #0
 8008bec:	d0ad      	beq.n	8008b4a <__ieee754_atan2f+0x26>
 8008bee:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8008c54 <__ieee754_atan2f+0x130>
 8008bf2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008bf6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8008c58 <__ieee754_atan2f+0x134>
 8008bfa:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8008bfe:	e7a4      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c00:	eddf 7a10 	vldr	s15, [pc, #64]	; 8008c44 <__ieee754_atan2f+0x120>
 8008c04:	e7ed      	b.n	8008be2 <__ieee754_atan2f+0xbe>
 8008c06:	eddf 7a15 	vldr	s15, [pc, #84]	; 8008c5c <__ieee754_atan2f+0x138>
 8008c0a:	e7ea      	b.n	8008be2 <__ieee754_atan2f+0xbe>
 8008c0c:	ee17 3a90 	vmov	r3, s15
 8008c10:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c14:	ee07 3a90 	vmov	s15, r3
 8008c18:	e797      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c1a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8008c54 <__ieee754_atan2f+0x130>
 8008c1e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8008c22:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8008c58 <__ieee754_atan2f+0x134>
 8008c26:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008c2a:	e78e      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c2c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8008c58 <__ieee754_atan2f+0x134>
 8008c30:	e78b      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c32:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8008c60 <__ieee754_atan2f+0x13c>
 8008c36:	e788      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c38:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008c5c <__ieee754_atan2f+0x138>
 8008c3c:	e785      	b.n	8008b4a <__ieee754_atan2f+0x26>
 8008c3e:	bf00      	nop
 8008c40:	c0490fdb 	.word	0xc0490fdb
 8008c44:	3fc90fdb 	.word	0x3fc90fdb
 8008c48:	bfc90fdb 	.word	0xbfc90fdb
 8008c4c:	0800a19c 	.word	0x0800a19c
 8008c50:	0800a1a8 	.word	0x0800a1a8
 8008c54:	33bbbd2e 	.word	0x33bbbd2e
 8008c58:	40490fdb 	.word	0x40490fdb
 8008c5c:	00000000 	.word	0x00000000
 8008c60:	3f490fdb 	.word	0x3f490fdb
 8008c64:	00000000 	.word	0x00000000

08008c68 <__kernel_cos>:
 8008c68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c6c:	ec57 6b10 	vmov	r6, r7, d0
 8008c70:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8008c74:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8008c78:	ed8d 1b00 	vstr	d1, [sp]
 8008c7c:	da07      	bge.n	8008c8e <__kernel_cos+0x26>
 8008c7e:	ee10 0a10 	vmov	r0, s0
 8008c82:	4639      	mov	r1, r7
 8008c84:	f7f7 ff88 	bl	8000b98 <__aeabi_d2iz>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	f000 8088 	beq.w	8008d9e <__kernel_cos+0x136>
 8008c8e:	4632      	mov	r2, r6
 8008c90:	463b      	mov	r3, r7
 8008c92:	4630      	mov	r0, r6
 8008c94:	4639      	mov	r1, r7
 8008c96:	f7f7 fccf 	bl	8000638 <__aeabi_dmul>
 8008c9a:	4b51      	ldr	r3, [pc, #324]	; (8008de0 <__kernel_cos+0x178>)
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	4604      	mov	r4, r0
 8008ca0:	460d      	mov	r5, r1
 8008ca2:	f7f7 fcc9 	bl	8000638 <__aeabi_dmul>
 8008ca6:	a340      	add	r3, pc, #256	; (adr r3, 8008da8 <__kernel_cos+0x140>)
 8008ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cac:	4682      	mov	sl, r0
 8008cae:	468b      	mov	fp, r1
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f7 fcc0 	bl	8000638 <__aeabi_dmul>
 8008cb8:	a33d      	add	r3, pc, #244	; (adr r3, 8008db0 <__kernel_cos+0x148>)
 8008cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cbe:	f7f7 fb05 	bl	80002cc <__adddf3>
 8008cc2:	4622      	mov	r2, r4
 8008cc4:	462b      	mov	r3, r5
 8008cc6:	f7f7 fcb7 	bl	8000638 <__aeabi_dmul>
 8008cca:	a33b      	add	r3, pc, #236	; (adr r3, 8008db8 <__kernel_cos+0x150>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fafa 	bl	80002c8 <__aeabi_dsub>
 8008cd4:	4622      	mov	r2, r4
 8008cd6:	462b      	mov	r3, r5
 8008cd8:	f7f7 fcae 	bl	8000638 <__aeabi_dmul>
 8008cdc:	a338      	add	r3, pc, #224	; (adr r3, 8008dc0 <__kernel_cos+0x158>)
 8008cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce2:	f7f7 faf3 	bl	80002cc <__adddf3>
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	462b      	mov	r3, r5
 8008cea:	f7f7 fca5 	bl	8000638 <__aeabi_dmul>
 8008cee:	a336      	add	r3, pc, #216	; (adr r3, 8008dc8 <__kernel_cos+0x160>)
 8008cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf4:	f7f7 fae8 	bl	80002c8 <__aeabi_dsub>
 8008cf8:	4622      	mov	r2, r4
 8008cfa:	462b      	mov	r3, r5
 8008cfc:	f7f7 fc9c 	bl	8000638 <__aeabi_dmul>
 8008d00:	a333      	add	r3, pc, #204	; (adr r3, 8008dd0 <__kernel_cos+0x168>)
 8008d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d06:	f7f7 fae1 	bl	80002cc <__adddf3>
 8008d0a:	4622      	mov	r2, r4
 8008d0c:	462b      	mov	r3, r5
 8008d0e:	f7f7 fc93 	bl	8000638 <__aeabi_dmul>
 8008d12:	4622      	mov	r2, r4
 8008d14:	462b      	mov	r3, r5
 8008d16:	f7f7 fc8f 	bl	8000638 <__aeabi_dmul>
 8008d1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008d1e:	4604      	mov	r4, r0
 8008d20:	460d      	mov	r5, r1
 8008d22:	4630      	mov	r0, r6
 8008d24:	4639      	mov	r1, r7
 8008d26:	f7f7 fc87 	bl	8000638 <__aeabi_dmul>
 8008d2a:	460b      	mov	r3, r1
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	4629      	mov	r1, r5
 8008d30:	4620      	mov	r0, r4
 8008d32:	f7f7 fac9 	bl	80002c8 <__aeabi_dsub>
 8008d36:	4b2b      	ldr	r3, [pc, #172]	; (8008de4 <__kernel_cos+0x17c>)
 8008d38:	4598      	cmp	r8, r3
 8008d3a:	4606      	mov	r6, r0
 8008d3c:	460f      	mov	r7, r1
 8008d3e:	dc10      	bgt.n	8008d62 <__kernel_cos+0xfa>
 8008d40:	4602      	mov	r2, r0
 8008d42:	460b      	mov	r3, r1
 8008d44:	4650      	mov	r0, sl
 8008d46:	4659      	mov	r1, fp
 8008d48:	f7f7 fabe 	bl	80002c8 <__aeabi_dsub>
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	4926      	ldr	r1, [pc, #152]	; (8008de8 <__kernel_cos+0x180>)
 8008d50:	4602      	mov	r2, r0
 8008d52:	2000      	movs	r0, #0
 8008d54:	f7f7 fab8 	bl	80002c8 <__aeabi_dsub>
 8008d58:	ec41 0b10 	vmov	d0, r0, r1
 8008d5c:	b003      	add	sp, #12
 8008d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d62:	4b22      	ldr	r3, [pc, #136]	; (8008dec <__kernel_cos+0x184>)
 8008d64:	4920      	ldr	r1, [pc, #128]	; (8008de8 <__kernel_cos+0x180>)
 8008d66:	4598      	cmp	r8, r3
 8008d68:	bfcc      	ite	gt
 8008d6a:	4d21      	ldrgt	r5, [pc, #132]	; (8008df0 <__kernel_cos+0x188>)
 8008d6c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8008d70:	2400      	movs	r4, #0
 8008d72:	4622      	mov	r2, r4
 8008d74:	462b      	mov	r3, r5
 8008d76:	2000      	movs	r0, #0
 8008d78:	f7f7 faa6 	bl	80002c8 <__aeabi_dsub>
 8008d7c:	4622      	mov	r2, r4
 8008d7e:	4680      	mov	r8, r0
 8008d80:	4689      	mov	r9, r1
 8008d82:	462b      	mov	r3, r5
 8008d84:	4650      	mov	r0, sl
 8008d86:	4659      	mov	r1, fp
 8008d88:	f7f7 fa9e 	bl	80002c8 <__aeabi_dsub>
 8008d8c:	4632      	mov	r2, r6
 8008d8e:	463b      	mov	r3, r7
 8008d90:	f7f7 fa9a 	bl	80002c8 <__aeabi_dsub>
 8008d94:	4602      	mov	r2, r0
 8008d96:	460b      	mov	r3, r1
 8008d98:	4640      	mov	r0, r8
 8008d9a:	4649      	mov	r1, r9
 8008d9c:	e7da      	b.n	8008d54 <__kernel_cos+0xec>
 8008d9e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8008dd8 <__kernel_cos+0x170>
 8008da2:	e7db      	b.n	8008d5c <__kernel_cos+0xf4>
 8008da4:	f3af 8000 	nop.w
 8008da8:	be8838d4 	.word	0xbe8838d4
 8008dac:	bda8fae9 	.word	0xbda8fae9
 8008db0:	bdb4b1c4 	.word	0xbdb4b1c4
 8008db4:	3e21ee9e 	.word	0x3e21ee9e
 8008db8:	809c52ad 	.word	0x809c52ad
 8008dbc:	3e927e4f 	.word	0x3e927e4f
 8008dc0:	19cb1590 	.word	0x19cb1590
 8008dc4:	3efa01a0 	.word	0x3efa01a0
 8008dc8:	16c15177 	.word	0x16c15177
 8008dcc:	3f56c16c 	.word	0x3f56c16c
 8008dd0:	5555554c 	.word	0x5555554c
 8008dd4:	3fa55555 	.word	0x3fa55555
 8008dd8:	00000000 	.word	0x00000000
 8008ddc:	3ff00000 	.word	0x3ff00000
 8008de0:	3fe00000 	.word	0x3fe00000
 8008de4:	3fd33332 	.word	0x3fd33332
 8008de8:	3ff00000 	.word	0x3ff00000
 8008dec:	3fe90000 	.word	0x3fe90000
 8008df0:	3fd20000 	.word	0x3fd20000
 8008df4:	00000000 	.word	0x00000000

08008df8 <__kernel_rem_pio2>:
 8008df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	ed2d 8b02 	vpush	{d8}
 8008e00:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8008e04:	f112 0f14 	cmn.w	r2, #20
 8008e08:	9308      	str	r3, [sp, #32]
 8008e0a:	9101      	str	r1, [sp, #4]
 8008e0c:	4bc6      	ldr	r3, [pc, #792]	; (8009128 <__kernel_rem_pio2+0x330>)
 8008e0e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8008e10:	9009      	str	r0, [sp, #36]	; 0x24
 8008e12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008e16:	9304      	str	r3, [sp, #16]
 8008e18:	9b08      	ldr	r3, [sp, #32]
 8008e1a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008e1e:	bfa8      	it	ge
 8008e20:	1ed4      	subge	r4, r2, #3
 8008e22:	9306      	str	r3, [sp, #24]
 8008e24:	bfb2      	itee	lt
 8008e26:	2400      	movlt	r4, #0
 8008e28:	2318      	movge	r3, #24
 8008e2a:	fb94 f4f3 	sdivge	r4, r4, r3
 8008e2e:	f06f 0317 	mvn.w	r3, #23
 8008e32:	fb04 3303 	mla	r3, r4, r3, r3
 8008e36:	eb03 0a02 	add.w	sl, r3, r2
 8008e3a:	9b04      	ldr	r3, [sp, #16]
 8008e3c:	9a06      	ldr	r2, [sp, #24]
 8008e3e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8009118 <__kernel_rem_pio2+0x320>
 8008e42:	eb03 0802 	add.w	r8, r3, r2
 8008e46:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008e48:	1aa7      	subs	r7, r4, r2
 8008e4a:	ae20      	add	r6, sp, #128	; 0x80
 8008e4c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8008e50:	2500      	movs	r5, #0
 8008e52:	4545      	cmp	r5, r8
 8008e54:	dd18      	ble.n	8008e88 <__kernel_rem_pio2+0x90>
 8008e56:	9b08      	ldr	r3, [sp, #32]
 8008e58:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8008e5c:	aa20      	add	r2, sp, #128	; 0x80
 8008e5e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8009118 <__kernel_rem_pio2+0x320>
 8008e62:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8008e66:	f1c3 0301 	rsb	r3, r3, #1
 8008e6a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8008e6e:	9307      	str	r3, [sp, #28]
 8008e70:	9b07      	ldr	r3, [sp, #28]
 8008e72:	9a04      	ldr	r2, [sp, #16]
 8008e74:	4443      	add	r3, r8
 8008e76:	429a      	cmp	r2, r3
 8008e78:	db2f      	blt.n	8008eda <__kernel_rem_pio2+0xe2>
 8008e7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008e7e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008e82:	462f      	mov	r7, r5
 8008e84:	2600      	movs	r6, #0
 8008e86:	e01b      	b.n	8008ec0 <__kernel_rem_pio2+0xc8>
 8008e88:	42ef      	cmn	r7, r5
 8008e8a:	d407      	bmi.n	8008e9c <__kernel_rem_pio2+0xa4>
 8008e8c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008e90:	f7f7 fb68 	bl	8000564 <__aeabi_i2d>
 8008e94:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008e98:	3501      	adds	r5, #1
 8008e9a:	e7da      	b.n	8008e52 <__kernel_rem_pio2+0x5a>
 8008e9c:	ec51 0b18 	vmov	r0, r1, d8
 8008ea0:	e7f8      	b.n	8008e94 <__kernel_rem_pio2+0x9c>
 8008ea2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ea6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008eaa:	f7f7 fbc5 	bl	8000638 <__aeabi_dmul>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008eb6:	f7f7 fa09 	bl	80002cc <__adddf3>
 8008eba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008ebe:	3601      	adds	r6, #1
 8008ec0:	9b06      	ldr	r3, [sp, #24]
 8008ec2:	429e      	cmp	r6, r3
 8008ec4:	f1a7 0708 	sub.w	r7, r7, #8
 8008ec8:	ddeb      	ble.n	8008ea2 <__kernel_rem_pio2+0xaa>
 8008eca:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ece:	3508      	adds	r5, #8
 8008ed0:	ecab 7b02 	vstmia	fp!, {d7}
 8008ed4:	f108 0801 	add.w	r8, r8, #1
 8008ed8:	e7ca      	b.n	8008e70 <__kernel_rem_pio2+0x78>
 8008eda:	9b04      	ldr	r3, [sp, #16]
 8008edc:	aa0c      	add	r2, sp, #48	; 0x30
 8008ede:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008ee2:	930b      	str	r3, [sp, #44]	; 0x2c
 8008ee4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8008ee6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008eea:	9c04      	ldr	r4, [sp, #16]
 8008eec:	930a      	str	r3, [sp, #40]	; 0x28
 8008eee:	ab98      	add	r3, sp, #608	; 0x260
 8008ef0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008ef4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8008ef8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8008efc:	f8cd b008 	str.w	fp, [sp, #8]
 8008f00:	4625      	mov	r5, r4
 8008f02:	2d00      	cmp	r5, #0
 8008f04:	dc78      	bgt.n	8008ff8 <__kernel_rem_pio2+0x200>
 8008f06:	ec47 6b10 	vmov	d0, r6, r7
 8008f0a:	4650      	mov	r0, sl
 8008f0c:	f000 fbfc 	bl	8009708 <scalbn>
 8008f10:	ec57 6b10 	vmov	r6, r7, d0
 8008f14:	2200      	movs	r2, #0
 8008f16:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8008f1a:	ee10 0a10 	vmov	r0, s0
 8008f1e:	4639      	mov	r1, r7
 8008f20:	f7f7 fb8a 	bl	8000638 <__aeabi_dmul>
 8008f24:	ec41 0b10 	vmov	d0, r0, r1
 8008f28:	f000 fb6e 	bl	8009608 <floor>
 8008f2c:	4b7f      	ldr	r3, [pc, #508]	; (800912c <__kernel_rem_pio2+0x334>)
 8008f2e:	ec51 0b10 	vmov	r0, r1, d0
 8008f32:	2200      	movs	r2, #0
 8008f34:	f7f7 fb80 	bl	8000638 <__aeabi_dmul>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	460b      	mov	r3, r1
 8008f3c:	4630      	mov	r0, r6
 8008f3e:	4639      	mov	r1, r7
 8008f40:	f7f7 f9c2 	bl	80002c8 <__aeabi_dsub>
 8008f44:	460f      	mov	r7, r1
 8008f46:	4606      	mov	r6, r0
 8008f48:	f7f7 fe26 	bl	8000b98 <__aeabi_d2iz>
 8008f4c:	9007      	str	r0, [sp, #28]
 8008f4e:	f7f7 fb09 	bl	8000564 <__aeabi_i2d>
 8008f52:	4602      	mov	r2, r0
 8008f54:	460b      	mov	r3, r1
 8008f56:	4630      	mov	r0, r6
 8008f58:	4639      	mov	r1, r7
 8008f5a:	f7f7 f9b5 	bl	80002c8 <__aeabi_dsub>
 8008f5e:	f1ba 0f00 	cmp.w	sl, #0
 8008f62:	4606      	mov	r6, r0
 8008f64:	460f      	mov	r7, r1
 8008f66:	dd70      	ble.n	800904a <__kernel_rem_pio2+0x252>
 8008f68:	1e62      	subs	r2, r4, #1
 8008f6a:	ab0c      	add	r3, sp, #48	; 0x30
 8008f6c:	9d07      	ldr	r5, [sp, #28]
 8008f6e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008f72:	f1ca 0118 	rsb	r1, sl, #24
 8008f76:	fa40 f301 	asr.w	r3, r0, r1
 8008f7a:	441d      	add	r5, r3
 8008f7c:	408b      	lsls	r3, r1
 8008f7e:	1ac0      	subs	r0, r0, r3
 8008f80:	ab0c      	add	r3, sp, #48	; 0x30
 8008f82:	9507      	str	r5, [sp, #28]
 8008f84:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8008f88:	f1ca 0317 	rsb	r3, sl, #23
 8008f8c:	fa40 f303 	asr.w	r3, r0, r3
 8008f90:	9302      	str	r3, [sp, #8]
 8008f92:	9b02      	ldr	r3, [sp, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	dd66      	ble.n	8009066 <__kernel_rem_pio2+0x26e>
 8008f98:	9b07      	ldr	r3, [sp, #28]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	3301      	adds	r3, #1
 8008f9e:	9307      	str	r3, [sp, #28]
 8008fa0:	4615      	mov	r5, r2
 8008fa2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8008fa6:	4294      	cmp	r4, r2
 8008fa8:	f300 8099 	bgt.w	80090de <__kernel_rem_pio2+0x2e6>
 8008fac:	f1ba 0f00 	cmp.w	sl, #0
 8008fb0:	dd07      	ble.n	8008fc2 <__kernel_rem_pio2+0x1ca>
 8008fb2:	f1ba 0f01 	cmp.w	sl, #1
 8008fb6:	f000 80a5 	beq.w	8009104 <__kernel_rem_pio2+0x30c>
 8008fba:	f1ba 0f02 	cmp.w	sl, #2
 8008fbe:	f000 80c1 	beq.w	8009144 <__kernel_rem_pio2+0x34c>
 8008fc2:	9b02      	ldr	r3, [sp, #8]
 8008fc4:	2b02      	cmp	r3, #2
 8008fc6:	d14e      	bne.n	8009066 <__kernel_rem_pio2+0x26e>
 8008fc8:	4632      	mov	r2, r6
 8008fca:	463b      	mov	r3, r7
 8008fcc:	4958      	ldr	r1, [pc, #352]	; (8009130 <__kernel_rem_pio2+0x338>)
 8008fce:	2000      	movs	r0, #0
 8008fd0:	f7f7 f97a 	bl	80002c8 <__aeabi_dsub>
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	460f      	mov	r7, r1
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	d044      	beq.n	8009066 <__kernel_rem_pio2+0x26e>
 8008fdc:	4650      	mov	r0, sl
 8008fde:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8009120 <__kernel_rem_pio2+0x328>
 8008fe2:	f000 fb91 	bl	8009708 <scalbn>
 8008fe6:	4630      	mov	r0, r6
 8008fe8:	4639      	mov	r1, r7
 8008fea:	ec53 2b10 	vmov	r2, r3, d0
 8008fee:	f7f7 f96b 	bl	80002c8 <__aeabi_dsub>
 8008ff2:	4606      	mov	r6, r0
 8008ff4:	460f      	mov	r7, r1
 8008ff6:	e036      	b.n	8009066 <__kernel_rem_pio2+0x26e>
 8008ff8:	4b4e      	ldr	r3, [pc, #312]	; (8009134 <__kernel_rem_pio2+0x33c>)
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	4639      	mov	r1, r7
 8009000:	f7f7 fb1a 	bl	8000638 <__aeabi_dmul>
 8009004:	f7f7 fdc8 	bl	8000b98 <__aeabi_d2iz>
 8009008:	f7f7 faac 	bl	8000564 <__aeabi_i2d>
 800900c:	4b4a      	ldr	r3, [pc, #296]	; (8009138 <__kernel_rem_pio2+0x340>)
 800900e:	2200      	movs	r2, #0
 8009010:	4680      	mov	r8, r0
 8009012:	4689      	mov	r9, r1
 8009014:	f7f7 fb10 	bl	8000638 <__aeabi_dmul>
 8009018:	4602      	mov	r2, r0
 800901a:	460b      	mov	r3, r1
 800901c:	4630      	mov	r0, r6
 800901e:	4639      	mov	r1, r7
 8009020:	f7f7 f952 	bl	80002c8 <__aeabi_dsub>
 8009024:	f7f7 fdb8 	bl	8000b98 <__aeabi_d2iz>
 8009028:	9b02      	ldr	r3, [sp, #8]
 800902a:	f843 0b04 	str.w	r0, [r3], #4
 800902e:	3d01      	subs	r5, #1
 8009030:	9302      	str	r3, [sp, #8]
 8009032:	ab70      	add	r3, sp, #448	; 0x1c0
 8009034:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903c:	4640      	mov	r0, r8
 800903e:	4649      	mov	r1, r9
 8009040:	f7f7 f944 	bl	80002cc <__adddf3>
 8009044:	4606      	mov	r6, r0
 8009046:	460f      	mov	r7, r1
 8009048:	e75b      	b.n	8008f02 <__kernel_rem_pio2+0x10a>
 800904a:	d105      	bne.n	8009058 <__kernel_rem_pio2+0x260>
 800904c:	1e63      	subs	r3, r4, #1
 800904e:	aa0c      	add	r2, sp, #48	; 0x30
 8009050:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8009054:	15c3      	asrs	r3, r0, #23
 8009056:	e79b      	b.n	8008f90 <__kernel_rem_pio2+0x198>
 8009058:	4b38      	ldr	r3, [pc, #224]	; (800913c <__kernel_rem_pio2+0x344>)
 800905a:	2200      	movs	r2, #0
 800905c:	f7f7 fd72 	bl	8000b44 <__aeabi_dcmpge>
 8009060:	2800      	cmp	r0, #0
 8009062:	d139      	bne.n	80090d8 <__kernel_rem_pio2+0x2e0>
 8009064:	9002      	str	r0, [sp, #8]
 8009066:	2200      	movs	r2, #0
 8009068:	2300      	movs	r3, #0
 800906a:	4630      	mov	r0, r6
 800906c:	4639      	mov	r1, r7
 800906e:	f7f7 fd4b 	bl	8000b08 <__aeabi_dcmpeq>
 8009072:	2800      	cmp	r0, #0
 8009074:	f000 80b4 	beq.w	80091e0 <__kernel_rem_pio2+0x3e8>
 8009078:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800907c:	465b      	mov	r3, fp
 800907e:	2200      	movs	r2, #0
 8009080:	9904      	ldr	r1, [sp, #16]
 8009082:	428b      	cmp	r3, r1
 8009084:	da65      	bge.n	8009152 <__kernel_rem_pio2+0x35a>
 8009086:	2a00      	cmp	r2, #0
 8009088:	d07b      	beq.n	8009182 <__kernel_rem_pio2+0x38a>
 800908a:	ab0c      	add	r3, sp, #48	; 0x30
 800908c:	f1aa 0a18 	sub.w	sl, sl, #24
 8009090:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 80a0 	beq.w	80091da <__kernel_rem_pio2+0x3e2>
 800909a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8009120 <__kernel_rem_pio2+0x328>
 800909e:	4650      	mov	r0, sl
 80090a0:	f000 fb32 	bl	8009708 <scalbn>
 80090a4:	4f23      	ldr	r7, [pc, #140]	; (8009134 <__kernel_rem_pio2+0x33c>)
 80090a6:	ec55 4b10 	vmov	r4, r5, d0
 80090aa:	46d8      	mov	r8, fp
 80090ac:	2600      	movs	r6, #0
 80090ae:	f1b8 0f00 	cmp.w	r8, #0
 80090b2:	f280 80cf 	bge.w	8009254 <__kernel_rem_pio2+0x45c>
 80090b6:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8009118 <__kernel_rem_pio2+0x320>
 80090ba:	465f      	mov	r7, fp
 80090bc:	f04f 0800 	mov.w	r8, #0
 80090c0:	2f00      	cmp	r7, #0
 80090c2:	f2c0 80fd 	blt.w	80092c0 <__kernel_rem_pio2+0x4c8>
 80090c6:	ab70      	add	r3, sp, #448	; 0x1c0
 80090c8:	f8df a074 	ldr.w	sl, [pc, #116]	; 8009140 <__kernel_rem_pio2+0x348>
 80090cc:	ec55 4b18 	vmov	r4, r5, d8
 80090d0:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80090d4:	2600      	movs	r6, #0
 80090d6:	e0e5      	b.n	80092a4 <__kernel_rem_pio2+0x4ac>
 80090d8:	2302      	movs	r3, #2
 80090da:	9302      	str	r3, [sp, #8]
 80090dc:	e75c      	b.n	8008f98 <__kernel_rem_pio2+0x1a0>
 80090de:	f8db 3000 	ldr.w	r3, [fp]
 80090e2:	b955      	cbnz	r5, 80090fa <__kernel_rem_pio2+0x302>
 80090e4:	b123      	cbz	r3, 80090f0 <__kernel_rem_pio2+0x2f8>
 80090e6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80090ea:	f8cb 3000 	str.w	r3, [fp]
 80090ee:	2301      	movs	r3, #1
 80090f0:	3201      	adds	r2, #1
 80090f2:	f10b 0b04 	add.w	fp, fp, #4
 80090f6:	461d      	mov	r5, r3
 80090f8:	e755      	b.n	8008fa6 <__kernel_rem_pio2+0x1ae>
 80090fa:	1acb      	subs	r3, r1, r3
 80090fc:	f8cb 3000 	str.w	r3, [fp]
 8009100:	462b      	mov	r3, r5
 8009102:	e7f5      	b.n	80090f0 <__kernel_rem_pio2+0x2f8>
 8009104:	1e62      	subs	r2, r4, #1
 8009106:	ab0c      	add	r3, sp, #48	; 0x30
 8009108:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800910c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009110:	a90c      	add	r1, sp, #48	; 0x30
 8009112:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8009116:	e754      	b.n	8008fc2 <__kernel_rem_pio2+0x1ca>
	...
 8009124:	3ff00000 	.word	0x3ff00000
 8009128:	0800a1f8 	.word	0x0800a1f8
 800912c:	40200000 	.word	0x40200000
 8009130:	3ff00000 	.word	0x3ff00000
 8009134:	3e700000 	.word	0x3e700000
 8009138:	41700000 	.word	0x41700000
 800913c:	3fe00000 	.word	0x3fe00000
 8009140:	0800a1b8 	.word	0x0800a1b8
 8009144:	1e62      	subs	r2, r4, #1
 8009146:	ab0c      	add	r3, sp, #48	; 0x30
 8009148:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800914c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8009150:	e7de      	b.n	8009110 <__kernel_rem_pio2+0x318>
 8009152:	a90c      	add	r1, sp, #48	; 0x30
 8009154:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009158:	3b01      	subs	r3, #1
 800915a:	430a      	orrs	r2, r1
 800915c:	e790      	b.n	8009080 <__kernel_rem_pio2+0x288>
 800915e:	3301      	adds	r3, #1
 8009160:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8009164:	2900      	cmp	r1, #0
 8009166:	d0fa      	beq.n	800915e <__kernel_rem_pio2+0x366>
 8009168:	9a08      	ldr	r2, [sp, #32]
 800916a:	18e3      	adds	r3, r4, r3
 800916c:	18a6      	adds	r6, r4, r2
 800916e:	aa20      	add	r2, sp, #128	; 0x80
 8009170:	1c65      	adds	r5, r4, #1
 8009172:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8009176:	9302      	str	r3, [sp, #8]
 8009178:	9b02      	ldr	r3, [sp, #8]
 800917a:	42ab      	cmp	r3, r5
 800917c:	da04      	bge.n	8009188 <__kernel_rem_pio2+0x390>
 800917e:	461c      	mov	r4, r3
 8009180:	e6b5      	b.n	8008eee <__kernel_rem_pio2+0xf6>
 8009182:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009184:	2301      	movs	r3, #1
 8009186:	e7eb      	b.n	8009160 <__kernel_rem_pio2+0x368>
 8009188:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800918a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800918e:	f7f7 f9e9 	bl	8000564 <__aeabi_i2d>
 8009192:	e8e6 0102 	strd	r0, r1, [r6], #8
 8009196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009198:	46b3      	mov	fp, r6
 800919a:	461c      	mov	r4, r3
 800919c:	2700      	movs	r7, #0
 800919e:	f04f 0800 	mov.w	r8, #0
 80091a2:	f04f 0900 	mov.w	r9, #0
 80091a6:	9b06      	ldr	r3, [sp, #24]
 80091a8:	429f      	cmp	r7, r3
 80091aa:	dd06      	ble.n	80091ba <__kernel_rem_pio2+0x3c2>
 80091ac:	ab70      	add	r3, sp, #448	; 0x1c0
 80091ae:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80091b2:	e9c3 8900 	strd	r8, r9, [r3]
 80091b6:	3501      	adds	r5, #1
 80091b8:	e7de      	b.n	8009178 <__kernel_rem_pio2+0x380>
 80091ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80091be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80091c2:	f7f7 fa39 	bl	8000638 <__aeabi_dmul>
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	4640      	mov	r0, r8
 80091cc:	4649      	mov	r1, r9
 80091ce:	f7f7 f87d 	bl	80002cc <__adddf3>
 80091d2:	3701      	adds	r7, #1
 80091d4:	4680      	mov	r8, r0
 80091d6:	4689      	mov	r9, r1
 80091d8:	e7e5      	b.n	80091a6 <__kernel_rem_pio2+0x3ae>
 80091da:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80091de:	e754      	b.n	800908a <__kernel_rem_pio2+0x292>
 80091e0:	ec47 6b10 	vmov	d0, r6, r7
 80091e4:	f1ca 0000 	rsb	r0, sl, #0
 80091e8:	f000 fa8e 	bl	8009708 <scalbn>
 80091ec:	ec57 6b10 	vmov	r6, r7, d0
 80091f0:	4b9f      	ldr	r3, [pc, #636]	; (8009470 <__kernel_rem_pio2+0x678>)
 80091f2:	ee10 0a10 	vmov	r0, s0
 80091f6:	2200      	movs	r2, #0
 80091f8:	4639      	mov	r1, r7
 80091fa:	f7f7 fca3 	bl	8000b44 <__aeabi_dcmpge>
 80091fe:	b300      	cbz	r0, 8009242 <__kernel_rem_pio2+0x44a>
 8009200:	4b9c      	ldr	r3, [pc, #624]	; (8009474 <__kernel_rem_pio2+0x67c>)
 8009202:	2200      	movs	r2, #0
 8009204:	4630      	mov	r0, r6
 8009206:	4639      	mov	r1, r7
 8009208:	f7f7 fa16 	bl	8000638 <__aeabi_dmul>
 800920c:	f7f7 fcc4 	bl	8000b98 <__aeabi_d2iz>
 8009210:	4605      	mov	r5, r0
 8009212:	f7f7 f9a7 	bl	8000564 <__aeabi_i2d>
 8009216:	4b96      	ldr	r3, [pc, #600]	; (8009470 <__kernel_rem_pio2+0x678>)
 8009218:	2200      	movs	r2, #0
 800921a:	f7f7 fa0d 	bl	8000638 <__aeabi_dmul>
 800921e:	460b      	mov	r3, r1
 8009220:	4602      	mov	r2, r0
 8009222:	4639      	mov	r1, r7
 8009224:	4630      	mov	r0, r6
 8009226:	f7f7 f84f 	bl	80002c8 <__aeabi_dsub>
 800922a:	f7f7 fcb5 	bl	8000b98 <__aeabi_d2iz>
 800922e:	f104 0b01 	add.w	fp, r4, #1
 8009232:	ab0c      	add	r3, sp, #48	; 0x30
 8009234:	f10a 0a18 	add.w	sl, sl, #24
 8009238:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800923c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8009240:	e72b      	b.n	800909a <__kernel_rem_pio2+0x2a2>
 8009242:	4630      	mov	r0, r6
 8009244:	4639      	mov	r1, r7
 8009246:	f7f7 fca7 	bl	8000b98 <__aeabi_d2iz>
 800924a:	ab0c      	add	r3, sp, #48	; 0x30
 800924c:	46a3      	mov	fp, r4
 800924e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8009252:	e722      	b.n	800909a <__kernel_rem_pio2+0x2a2>
 8009254:	ab70      	add	r3, sp, #448	; 0x1c0
 8009256:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800925a:	ab0c      	add	r3, sp, #48	; 0x30
 800925c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8009260:	f7f7 f980 	bl	8000564 <__aeabi_i2d>
 8009264:	4622      	mov	r2, r4
 8009266:	462b      	mov	r3, r5
 8009268:	f7f7 f9e6 	bl	8000638 <__aeabi_dmul>
 800926c:	4632      	mov	r2, r6
 800926e:	e9c9 0100 	strd	r0, r1, [r9]
 8009272:	463b      	mov	r3, r7
 8009274:	4620      	mov	r0, r4
 8009276:	4629      	mov	r1, r5
 8009278:	f7f7 f9de 	bl	8000638 <__aeabi_dmul>
 800927c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8009280:	4604      	mov	r4, r0
 8009282:	460d      	mov	r5, r1
 8009284:	e713      	b.n	80090ae <__kernel_rem_pio2+0x2b6>
 8009286:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800928a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800928e:	f7f7 f9d3 	bl	8000638 <__aeabi_dmul>
 8009292:	4602      	mov	r2, r0
 8009294:	460b      	mov	r3, r1
 8009296:	4620      	mov	r0, r4
 8009298:	4629      	mov	r1, r5
 800929a:	f7f7 f817 	bl	80002cc <__adddf3>
 800929e:	3601      	adds	r6, #1
 80092a0:	4604      	mov	r4, r0
 80092a2:	460d      	mov	r5, r1
 80092a4:	9b04      	ldr	r3, [sp, #16]
 80092a6:	429e      	cmp	r6, r3
 80092a8:	dc01      	bgt.n	80092ae <__kernel_rem_pio2+0x4b6>
 80092aa:	45b0      	cmp	r8, r6
 80092ac:	daeb      	bge.n	8009286 <__kernel_rem_pio2+0x48e>
 80092ae:	ab48      	add	r3, sp, #288	; 0x120
 80092b0:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80092b4:	e9c3 4500 	strd	r4, r5, [r3]
 80092b8:	3f01      	subs	r7, #1
 80092ba:	f108 0801 	add.w	r8, r8, #1
 80092be:	e6ff      	b.n	80090c0 <__kernel_rem_pio2+0x2c8>
 80092c0:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80092c2:	2b02      	cmp	r3, #2
 80092c4:	dc0b      	bgt.n	80092de <__kernel_rem_pio2+0x4e6>
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	dc6e      	bgt.n	80093a8 <__kernel_rem_pio2+0x5b0>
 80092ca:	d045      	beq.n	8009358 <__kernel_rem_pio2+0x560>
 80092cc:	9b07      	ldr	r3, [sp, #28]
 80092ce:	f003 0007 	and.w	r0, r3, #7
 80092d2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80092d6:	ecbd 8b02 	vpop	{d8}
 80092da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092de:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80092e0:	2b03      	cmp	r3, #3
 80092e2:	d1f3      	bne.n	80092cc <__kernel_rem_pio2+0x4d4>
 80092e4:	ab48      	add	r3, sp, #288	; 0x120
 80092e6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80092ea:	46d0      	mov	r8, sl
 80092ec:	46d9      	mov	r9, fp
 80092ee:	f1b9 0f00 	cmp.w	r9, #0
 80092f2:	f1a8 0808 	sub.w	r8, r8, #8
 80092f6:	dc64      	bgt.n	80093c2 <__kernel_rem_pio2+0x5ca>
 80092f8:	465c      	mov	r4, fp
 80092fa:	2c01      	cmp	r4, #1
 80092fc:	f1aa 0a08 	sub.w	sl, sl, #8
 8009300:	dc7e      	bgt.n	8009400 <__kernel_rem_pio2+0x608>
 8009302:	2000      	movs	r0, #0
 8009304:	2100      	movs	r1, #0
 8009306:	f1bb 0f01 	cmp.w	fp, #1
 800930a:	f300 8097 	bgt.w	800943c <__kernel_rem_pio2+0x644>
 800930e:	9b02      	ldr	r3, [sp, #8]
 8009310:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8009314:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8009318:	2b00      	cmp	r3, #0
 800931a:	f040 8099 	bne.w	8009450 <__kernel_rem_pio2+0x658>
 800931e:	9b01      	ldr	r3, [sp, #4]
 8009320:	e9c3 5600 	strd	r5, r6, [r3]
 8009324:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8009328:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800932c:	e7ce      	b.n	80092cc <__kernel_rem_pio2+0x4d4>
 800932e:	ab48      	add	r3, sp, #288	; 0x120
 8009330:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009338:	f7f6 ffc8 	bl	80002cc <__adddf3>
 800933c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009340:	f1bb 0f00 	cmp.w	fp, #0
 8009344:	daf3      	bge.n	800932e <__kernel_rem_pio2+0x536>
 8009346:	9b02      	ldr	r3, [sp, #8]
 8009348:	b113      	cbz	r3, 8009350 <__kernel_rem_pio2+0x558>
 800934a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800934e:	4619      	mov	r1, r3
 8009350:	9b01      	ldr	r3, [sp, #4]
 8009352:	e9c3 0100 	strd	r0, r1, [r3]
 8009356:	e7b9      	b.n	80092cc <__kernel_rem_pio2+0x4d4>
 8009358:	2000      	movs	r0, #0
 800935a:	2100      	movs	r1, #0
 800935c:	e7f0      	b.n	8009340 <__kernel_rem_pio2+0x548>
 800935e:	ab48      	add	r3, sp, #288	; 0x120
 8009360:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009368:	f7f6 ffb0 	bl	80002cc <__adddf3>
 800936c:	3c01      	subs	r4, #1
 800936e:	2c00      	cmp	r4, #0
 8009370:	daf5      	bge.n	800935e <__kernel_rem_pio2+0x566>
 8009372:	9b02      	ldr	r3, [sp, #8]
 8009374:	b1e3      	cbz	r3, 80093b0 <__kernel_rem_pio2+0x5b8>
 8009376:	4602      	mov	r2, r0
 8009378:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800937c:	9c01      	ldr	r4, [sp, #4]
 800937e:	e9c4 2300 	strd	r2, r3, [r4]
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800938a:	f7f6 ff9d 	bl	80002c8 <__aeabi_dsub>
 800938e:	ad4a      	add	r5, sp, #296	; 0x128
 8009390:	2401      	movs	r4, #1
 8009392:	45a3      	cmp	fp, r4
 8009394:	da0f      	bge.n	80093b6 <__kernel_rem_pio2+0x5be>
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	b113      	cbz	r3, 80093a0 <__kernel_rem_pio2+0x5a8>
 800939a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800939e:	4619      	mov	r1, r3
 80093a0:	9b01      	ldr	r3, [sp, #4]
 80093a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80093a6:	e791      	b.n	80092cc <__kernel_rem_pio2+0x4d4>
 80093a8:	465c      	mov	r4, fp
 80093aa:	2000      	movs	r0, #0
 80093ac:	2100      	movs	r1, #0
 80093ae:	e7de      	b.n	800936e <__kernel_rem_pio2+0x576>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	e7e2      	b.n	800937c <__kernel_rem_pio2+0x584>
 80093b6:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80093ba:	f7f6 ff87 	bl	80002cc <__adddf3>
 80093be:	3401      	adds	r4, #1
 80093c0:	e7e7      	b.n	8009392 <__kernel_rem_pio2+0x59a>
 80093c2:	e9d8 4500 	ldrd	r4, r5, [r8]
 80093c6:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 80093ca:	4620      	mov	r0, r4
 80093cc:	4632      	mov	r2, r6
 80093ce:	463b      	mov	r3, r7
 80093d0:	4629      	mov	r1, r5
 80093d2:	f7f6 ff7b 	bl	80002cc <__adddf3>
 80093d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	4620      	mov	r0, r4
 80093e0:	4629      	mov	r1, r5
 80093e2:	f7f6 ff71 	bl	80002c8 <__aeabi_dsub>
 80093e6:	4632      	mov	r2, r6
 80093e8:	463b      	mov	r3, r7
 80093ea:	f7f6 ff6f 	bl	80002cc <__adddf3>
 80093ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80093f2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80093f6:	ed88 7b00 	vstr	d7, [r8]
 80093fa:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80093fe:	e776      	b.n	80092ee <__kernel_rem_pio2+0x4f6>
 8009400:	e9da 8900 	ldrd	r8, r9, [sl]
 8009404:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8009408:	4640      	mov	r0, r8
 800940a:	4632      	mov	r2, r6
 800940c:	463b      	mov	r3, r7
 800940e:	4649      	mov	r1, r9
 8009410:	f7f6 ff5c 	bl	80002cc <__adddf3>
 8009414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009418:	4602      	mov	r2, r0
 800941a:	460b      	mov	r3, r1
 800941c:	4640      	mov	r0, r8
 800941e:	4649      	mov	r1, r9
 8009420:	f7f6 ff52 	bl	80002c8 <__aeabi_dsub>
 8009424:	4632      	mov	r2, r6
 8009426:	463b      	mov	r3, r7
 8009428:	f7f6 ff50 	bl	80002cc <__adddf3>
 800942c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009430:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8009434:	ed8a 7b00 	vstr	d7, [sl]
 8009438:	3c01      	subs	r4, #1
 800943a:	e75e      	b.n	80092fa <__kernel_rem_pio2+0x502>
 800943c:	ab48      	add	r3, sp, #288	; 0x120
 800943e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009446:	f7f6 ff41 	bl	80002cc <__adddf3>
 800944a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800944e:	e75a      	b.n	8009306 <__kernel_rem_pio2+0x50e>
 8009450:	9b01      	ldr	r3, [sp, #4]
 8009452:	9a01      	ldr	r2, [sp, #4]
 8009454:	601d      	str	r5, [r3, #0]
 8009456:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800945a:	605c      	str	r4, [r3, #4]
 800945c:	609f      	str	r7, [r3, #8]
 800945e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8009462:	60d3      	str	r3, [r2, #12]
 8009464:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009468:	6110      	str	r0, [r2, #16]
 800946a:	6153      	str	r3, [r2, #20]
 800946c:	e72e      	b.n	80092cc <__kernel_rem_pio2+0x4d4>
 800946e:	bf00      	nop
 8009470:	41700000 	.word	0x41700000
 8009474:	3e700000 	.word	0x3e700000

08009478 <__kernel_sin>:
 8009478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800947c:	ed2d 8b04 	vpush	{d8-d9}
 8009480:	eeb0 8a41 	vmov.f32	s16, s2
 8009484:	eef0 8a61 	vmov.f32	s17, s3
 8009488:	ec55 4b10 	vmov	r4, r5, d0
 800948c:	b083      	sub	sp, #12
 800948e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009492:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009496:	9001      	str	r0, [sp, #4]
 8009498:	da06      	bge.n	80094a8 <__kernel_sin+0x30>
 800949a:	ee10 0a10 	vmov	r0, s0
 800949e:	4629      	mov	r1, r5
 80094a0:	f7f7 fb7a 	bl	8000b98 <__aeabi_d2iz>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d051      	beq.n	800954c <__kernel_sin+0xd4>
 80094a8:	4622      	mov	r2, r4
 80094aa:	462b      	mov	r3, r5
 80094ac:	4620      	mov	r0, r4
 80094ae:	4629      	mov	r1, r5
 80094b0:	f7f7 f8c2 	bl	8000638 <__aeabi_dmul>
 80094b4:	4682      	mov	sl, r0
 80094b6:	468b      	mov	fp, r1
 80094b8:	4602      	mov	r2, r0
 80094ba:	460b      	mov	r3, r1
 80094bc:	4620      	mov	r0, r4
 80094be:	4629      	mov	r1, r5
 80094c0:	f7f7 f8ba 	bl	8000638 <__aeabi_dmul>
 80094c4:	a341      	add	r3, pc, #260	; (adr r3, 80095cc <__kernel_sin+0x154>)
 80094c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ca:	4680      	mov	r8, r0
 80094cc:	4689      	mov	r9, r1
 80094ce:	4650      	mov	r0, sl
 80094d0:	4659      	mov	r1, fp
 80094d2:	f7f7 f8b1 	bl	8000638 <__aeabi_dmul>
 80094d6:	a33f      	add	r3, pc, #252	; (adr r3, 80095d4 <__kernel_sin+0x15c>)
 80094d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094dc:	f7f6 fef4 	bl	80002c8 <__aeabi_dsub>
 80094e0:	4652      	mov	r2, sl
 80094e2:	465b      	mov	r3, fp
 80094e4:	f7f7 f8a8 	bl	8000638 <__aeabi_dmul>
 80094e8:	a33c      	add	r3, pc, #240	; (adr r3, 80095dc <__kernel_sin+0x164>)
 80094ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ee:	f7f6 feed 	bl	80002cc <__adddf3>
 80094f2:	4652      	mov	r2, sl
 80094f4:	465b      	mov	r3, fp
 80094f6:	f7f7 f89f 	bl	8000638 <__aeabi_dmul>
 80094fa:	a33a      	add	r3, pc, #232	; (adr r3, 80095e4 <__kernel_sin+0x16c>)
 80094fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009500:	f7f6 fee2 	bl	80002c8 <__aeabi_dsub>
 8009504:	4652      	mov	r2, sl
 8009506:	465b      	mov	r3, fp
 8009508:	f7f7 f896 	bl	8000638 <__aeabi_dmul>
 800950c:	a337      	add	r3, pc, #220	; (adr r3, 80095ec <__kernel_sin+0x174>)
 800950e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009512:	f7f6 fedb 	bl	80002cc <__adddf3>
 8009516:	9b01      	ldr	r3, [sp, #4]
 8009518:	4606      	mov	r6, r0
 800951a:	460f      	mov	r7, r1
 800951c:	b9eb      	cbnz	r3, 800955a <__kernel_sin+0xe2>
 800951e:	4602      	mov	r2, r0
 8009520:	460b      	mov	r3, r1
 8009522:	4650      	mov	r0, sl
 8009524:	4659      	mov	r1, fp
 8009526:	f7f7 f887 	bl	8000638 <__aeabi_dmul>
 800952a:	a325      	add	r3, pc, #148	; (adr r3, 80095c0 <__kernel_sin+0x148>)
 800952c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009530:	f7f6 feca 	bl	80002c8 <__aeabi_dsub>
 8009534:	4642      	mov	r2, r8
 8009536:	464b      	mov	r3, r9
 8009538:	f7f7 f87e 	bl	8000638 <__aeabi_dmul>
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	4620      	mov	r0, r4
 8009542:	4629      	mov	r1, r5
 8009544:	f7f6 fec2 	bl	80002cc <__adddf3>
 8009548:	4604      	mov	r4, r0
 800954a:	460d      	mov	r5, r1
 800954c:	ec45 4b10 	vmov	d0, r4, r5
 8009550:	b003      	add	sp, #12
 8009552:	ecbd 8b04 	vpop	{d8-d9}
 8009556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800955a:	4b1b      	ldr	r3, [pc, #108]	; (80095c8 <__kernel_sin+0x150>)
 800955c:	ec51 0b18 	vmov	r0, r1, d8
 8009560:	2200      	movs	r2, #0
 8009562:	f7f7 f869 	bl	8000638 <__aeabi_dmul>
 8009566:	4632      	mov	r2, r6
 8009568:	ec41 0b19 	vmov	d9, r0, r1
 800956c:	463b      	mov	r3, r7
 800956e:	4640      	mov	r0, r8
 8009570:	4649      	mov	r1, r9
 8009572:	f7f7 f861 	bl	8000638 <__aeabi_dmul>
 8009576:	4602      	mov	r2, r0
 8009578:	460b      	mov	r3, r1
 800957a:	ec51 0b19 	vmov	r0, r1, d9
 800957e:	f7f6 fea3 	bl	80002c8 <__aeabi_dsub>
 8009582:	4652      	mov	r2, sl
 8009584:	465b      	mov	r3, fp
 8009586:	f7f7 f857 	bl	8000638 <__aeabi_dmul>
 800958a:	ec53 2b18 	vmov	r2, r3, d8
 800958e:	f7f6 fe9b 	bl	80002c8 <__aeabi_dsub>
 8009592:	a30b      	add	r3, pc, #44	; (adr r3, 80095c0 <__kernel_sin+0x148>)
 8009594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009598:	4606      	mov	r6, r0
 800959a:	460f      	mov	r7, r1
 800959c:	4640      	mov	r0, r8
 800959e:	4649      	mov	r1, r9
 80095a0:	f7f7 f84a 	bl	8000638 <__aeabi_dmul>
 80095a4:	4602      	mov	r2, r0
 80095a6:	460b      	mov	r3, r1
 80095a8:	4630      	mov	r0, r6
 80095aa:	4639      	mov	r1, r7
 80095ac:	f7f6 fe8e 	bl	80002cc <__adddf3>
 80095b0:	4602      	mov	r2, r0
 80095b2:	460b      	mov	r3, r1
 80095b4:	4620      	mov	r0, r4
 80095b6:	4629      	mov	r1, r5
 80095b8:	f7f6 fe86 	bl	80002c8 <__aeabi_dsub>
 80095bc:	e7c4      	b.n	8009548 <__kernel_sin+0xd0>
 80095be:	bf00      	nop
 80095c0:	55555549 	.word	0x55555549
 80095c4:	3fc55555 	.word	0x3fc55555
 80095c8:	3fe00000 	.word	0x3fe00000
 80095cc:	5acfd57c 	.word	0x5acfd57c
 80095d0:	3de5d93a 	.word	0x3de5d93a
 80095d4:	8a2b9ceb 	.word	0x8a2b9ceb
 80095d8:	3e5ae5e6 	.word	0x3e5ae5e6
 80095dc:	57b1fe7d 	.word	0x57b1fe7d
 80095e0:	3ec71de3 	.word	0x3ec71de3
 80095e4:	19c161d5 	.word	0x19c161d5
 80095e8:	3f2a01a0 	.word	0x3f2a01a0
 80095ec:	1110f8a6 	.word	0x1110f8a6
 80095f0:	3f811111 	.word	0x3f811111

080095f4 <fabs>:
 80095f4:	ec51 0b10 	vmov	r0, r1, d0
 80095f8:	ee10 2a10 	vmov	r2, s0
 80095fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009600:	ec43 2b10 	vmov	d0, r2, r3
 8009604:	4770      	bx	lr
	...

08009608 <floor>:
 8009608:	ec51 0b10 	vmov	r0, r1, d0
 800960c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009610:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009614:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009618:	2e13      	cmp	r6, #19
 800961a:	ee10 5a10 	vmov	r5, s0
 800961e:	ee10 8a10 	vmov	r8, s0
 8009622:	460c      	mov	r4, r1
 8009624:	dc32      	bgt.n	800968c <floor+0x84>
 8009626:	2e00      	cmp	r6, #0
 8009628:	da14      	bge.n	8009654 <floor+0x4c>
 800962a:	a333      	add	r3, pc, #204	; (adr r3, 80096f8 <floor+0xf0>)
 800962c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009630:	f7f6 fe4c 	bl	80002cc <__adddf3>
 8009634:	2200      	movs	r2, #0
 8009636:	2300      	movs	r3, #0
 8009638:	f7f7 fa8e 	bl	8000b58 <__aeabi_dcmpgt>
 800963c:	b138      	cbz	r0, 800964e <floor+0x46>
 800963e:	2c00      	cmp	r4, #0
 8009640:	da57      	bge.n	80096f2 <floor+0xea>
 8009642:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009646:	431d      	orrs	r5, r3
 8009648:	d001      	beq.n	800964e <floor+0x46>
 800964a:	4c2d      	ldr	r4, [pc, #180]	; (8009700 <floor+0xf8>)
 800964c:	2500      	movs	r5, #0
 800964e:	4621      	mov	r1, r4
 8009650:	4628      	mov	r0, r5
 8009652:	e025      	b.n	80096a0 <floor+0x98>
 8009654:	4f2b      	ldr	r7, [pc, #172]	; (8009704 <floor+0xfc>)
 8009656:	4137      	asrs	r7, r6
 8009658:	ea01 0307 	and.w	r3, r1, r7
 800965c:	4303      	orrs	r3, r0
 800965e:	d01f      	beq.n	80096a0 <floor+0x98>
 8009660:	a325      	add	r3, pc, #148	; (adr r3, 80096f8 <floor+0xf0>)
 8009662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009666:	f7f6 fe31 	bl	80002cc <__adddf3>
 800966a:	2200      	movs	r2, #0
 800966c:	2300      	movs	r3, #0
 800966e:	f7f7 fa73 	bl	8000b58 <__aeabi_dcmpgt>
 8009672:	2800      	cmp	r0, #0
 8009674:	d0eb      	beq.n	800964e <floor+0x46>
 8009676:	2c00      	cmp	r4, #0
 8009678:	bfbe      	ittt	lt
 800967a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800967e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009682:	19a4      	addlt	r4, r4, r6
 8009684:	ea24 0407 	bic.w	r4, r4, r7
 8009688:	2500      	movs	r5, #0
 800968a:	e7e0      	b.n	800964e <floor+0x46>
 800968c:	2e33      	cmp	r6, #51	; 0x33
 800968e:	dd0b      	ble.n	80096a8 <floor+0xa0>
 8009690:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009694:	d104      	bne.n	80096a0 <floor+0x98>
 8009696:	ee10 2a10 	vmov	r2, s0
 800969a:	460b      	mov	r3, r1
 800969c:	f7f6 fe16 	bl	80002cc <__adddf3>
 80096a0:	ec41 0b10 	vmov	d0, r0, r1
 80096a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096a8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80096ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80096b0:	fa23 f707 	lsr.w	r7, r3, r7
 80096b4:	4207      	tst	r7, r0
 80096b6:	d0f3      	beq.n	80096a0 <floor+0x98>
 80096b8:	a30f      	add	r3, pc, #60	; (adr r3, 80096f8 <floor+0xf0>)
 80096ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096be:	f7f6 fe05 	bl	80002cc <__adddf3>
 80096c2:	2200      	movs	r2, #0
 80096c4:	2300      	movs	r3, #0
 80096c6:	f7f7 fa47 	bl	8000b58 <__aeabi_dcmpgt>
 80096ca:	2800      	cmp	r0, #0
 80096cc:	d0bf      	beq.n	800964e <floor+0x46>
 80096ce:	2c00      	cmp	r4, #0
 80096d0:	da02      	bge.n	80096d8 <floor+0xd0>
 80096d2:	2e14      	cmp	r6, #20
 80096d4:	d103      	bne.n	80096de <floor+0xd6>
 80096d6:	3401      	adds	r4, #1
 80096d8:	ea25 0507 	bic.w	r5, r5, r7
 80096dc:	e7b7      	b.n	800964e <floor+0x46>
 80096de:	2301      	movs	r3, #1
 80096e0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80096e4:	fa03 f606 	lsl.w	r6, r3, r6
 80096e8:	4435      	add	r5, r6
 80096ea:	4545      	cmp	r5, r8
 80096ec:	bf38      	it	cc
 80096ee:	18e4      	addcc	r4, r4, r3
 80096f0:	e7f2      	b.n	80096d8 <floor+0xd0>
 80096f2:	2500      	movs	r5, #0
 80096f4:	462c      	mov	r4, r5
 80096f6:	e7aa      	b.n	800964e <floor+0x46>
 80096f8:	8800759c 	.word	0x8800759c
 80096fc:	7e37e43c 	.word	0x7e37e43c
 8009700:	bff00000 	.word	0xbff00000
 8009704:	000fffff 	.word	0x000fffff

08009708 <scalbn>:
 8009708:	b570      	push	{r4, r5, r6, lr}
 800970a:	ec55 4b10 	vmov	r4, r5, d0
 800970e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009712:	4606      	mov	r6, r0
 8009714:	462b      	mov	r3, r5
 8009716:	b99a      	cbnz	r2, 8009740 <scalbn+0x38>
 8009718:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800971c:	4323      	orrs	r3, r4
 800971e:	d036      	beq.n	800978e <scalbn+0x86>
 8009720:	4b39      	ldr	r3, [pc, #228]	; (8009808 <scalbn+0x100>)
 8009722:	4629      	mov	r1, r5
 8009724:	ee10 0a10 	vmov	r0, s0
 8009728:	2200      	movs	r2, #0
 800972a:	f7f6 ff85 	bl	8000638 <__aeabi_dmul>
 800972e:	4b37      	ldr	r3, [pc, #220]	; (800980c <scalbn+0x104>)
 8009730:	429e      	cmp	r6, r3
 8009732:	4604      	mov	r4, r0
 8009734:	460d      	mov	r5, r1
 8009736:	da10      	bge.n	800975a <scalbn+0x52>
 8009738:	a32b      	add	r3, pc, #172	; (adr r3, 80097e8 <scalbn+0xe0>)
 800973a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800973e:	e03a      	b.n	80097b6 <scalbn+0xae>
 8009740:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009744:	428a      	cmp	r2, r1
 8009746:	d10c      	bne.n	8009762 <scalbn+0x5a>
 8009748:	ee10 2a10 	vmov	r2, s0
 800974c:	4620      	mov	r0, r4
 800974e:	4629      	mov	r1, r5
 8009750:	f7f6 fdbc 	bl	80002cc <__adddf3>
 8009754:	4604      	mov	r4, r0
 8009756:	460d      	mov	r5, r1
 8009758:	e019      	b.n	800978e <scalbn+0x86>
 800975a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800975e:	460b      	mov	r3, r1
 8009760:	3a36      	subs	r2, #54	; 0x36
 8009762:	4432      	add	r2, r6
 8009764:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009768:	428a      	cmp	r2, r1
 800976a:	dd08      	ble.n	800977e <scalbn+0x76>
 800976c:	2d00      	cmp	r5, #0
 800976e:	a120      	add	r1, pc, #128	; (adr r1, 80097f0 <scalbn+0xe8>)
 8009770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009774:	da1c      	bge.n	80097b0 <scalbn+0xa8>
 8009776:	a120      	add	r1, pc, #128	; (adr r1, 80097f8 <scalbn+0xf0>)
 8009778:	e9d1 0100 	ldrd	r0, r1, [r1]
 800977c:	e018      	b.n	80097b0 <scalbn+0xa8>
 800977e:	2a00      	cmp	r2, #0
 8009780:	dd08      	ble.n	8009794 <scalbn+0x8c>
 8009782:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009786:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800978a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800978e:	ec45 4b10 	vmov	d0, r4, r5
 8009792:	bd70      	pop	{r4, r5, r6, pc}
 8009794:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009798:	da19      	bge.n	80097ce <scalbn+0xc6>
 800979a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800979e:	429e      	cmp	r6, r3
 80097a0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 80097a4:	dd0a      	ble.n	80097bc <scalbn+0xb4>
 80097a6:	a112      	add	r1, pc, #72	; (adr r1, 80097f0 <scalbn+0xe8>)
 80097a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d1e2      	bne.n	8009776 <scalbn+0x6e>
 80097b0:	a30f      	add	r3, pc, #60	; (adr r3, 80097f0 <scalbn+0xe8>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	f7f6 ff3f 	bl	8000638 <__aeabi_dmul>
 80097ba:	e7cb      	b.n	8009754 <scalbn+0x4c>
 80097bc:	a10a      	add	r1, pc, #40	; (adr r1, 80097e8 <scalbn+0xe0>)
 80097be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d0b8      	beq.n	8009738 <scalbn+0x30>
 80097c6:	a10e      	add	r1, pc, #56	; (adr r1, 8009800 <scalbn+0xf8>)
 80097c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097cc:	e7b4      	b.n	8009738 <scalbn+0x30>
 80097ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80097d2:	3236      	adds	r2, #54	; 0x36
 80097d4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80097d8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80097dc:	4620      	mov	r0, r4
 80097de:	4b0c      	ldr	r3, [pc, #48]	; (8009810 <scalbn+0x108>)
 80097e0:	2200      	movs	r2, #0
 80097e2:	e7e8      	b.n	80097b6 <scalbn+0xae>
 80097e4:	f3af 8000 	nop.w
 80097e8:	c2f8f359 	.word	0xc2f8f359
 80097ec:	01a56e1f 	.word	0x01a56e1f
 80097f0:	8800759c 	.word	0x8800759c
 80097f4:	7e37e43c 	.word	0x7e37e43c
 80097f8:	8800759c 	.word	0x8800759c
 80097fc:	fe37e43c 	.word	0xfe37e43c
 8009800:	c2f8f359 	.word	0xc2f8f359
 8009804:	81a56e1f 	.word	0x81a56e1f
 8009808:	43500000 	.word	0x43500000
 800980c:	ffff3cb0 	.word	0xffff3cb0
 8009810:	3c900000 	.word	0x3c900000

08009814 <atanf>:
 8009814:	b538      	push	{r3, r4, r5, lr}
 8009816:	ee10 5a10 	vmov	r5, s0
 800981a:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800981e:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8009822:	eef0 7a40 	vmov.f32	s15, s0
 8009826:	db10      	blt.n	800984a <atanf+0x36>
 8009828:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800982c:	dd04      	ble.n	8009838 <atanf+0x24>
 800982e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8009832:	eeb0 0a67 	vmov.f32	s0, s15
 8009836:	bd38      	pop	{r3, r4, r5, pc}
 8009838:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8009970 <atanf+0x15c>
 800983c:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8009974 <atanf+0x160>
 8009840:	2d00      	cmp	r5, #0
 8009842:	bfd8      	it	le
 8009844:	eef0 7a40 	vmovle.f32	s15, s0
 8009848:	e7f3      	b.n	8009832 <atanf+0x1e>
 800984a:	4b4b      	ldr	r3, [pc, #300]	; (8009978 <atanf+0x164>)
 800984c:	429c      	cmp	r4, r3
 800984e:	dc10      	bgt.n	8009872 <atanf+0x5e>
 8009850:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8009854:	da0a      	bge.n	800986c <atanf+0x58>
 8009856:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800997c <atanf+0x168>
 800985a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800985e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8009862:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8009866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800986a:	dce2      	bgt.n	8009832 <atanf+0x1e>
 800986c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009870:	e013      	b.n	800989a <atanf+0x86>
 8009872:	f000 f8a3 	bl	80099bc <fabsf>
 8009876:	4b42      	ldr	r3, [pc, #264]	; (8009980 <atanf+0x16c>)
 8009878:	429c      	cmp	r4, r3
 800987a:	dc4f      	bgt.n	800991c <atanf+0x108>
 800987c:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8009880:	429c      	cmp	r4, r3
 8009882:	dc41      	bgt.n	8009908 <atanf+0xf4>
 8009884:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8009888:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800988c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009890:	2300      	movs	r3, #0
 8009892:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009896:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800989a:	1c5a      	adds	r2, r3, #1
 800989c:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80098a0:	eddf 5a38 	vldr	s11, [pc, #224]	; 8009984 <atanf+0x170>
 80098a4:	ed9f 6a38 	vldr	s12, [pc, #224]	; 8009988 <atanf+0x174>
 80098a8:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800998c <atanf+0x178>
 80098ac:	ed9f 0a38 	vldr	s0, [pc, #224]	; 8009990 <atanf+0x17c>
 80098b0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80098b4:	eea7 6a25 	vfma.f32	s12, s14, s11
 80098b8:	eddf 5a36 	vldr	s11, [pc, #216]	; 8009994 <atanf+0x180>
 80098bc:	eee6 5a07 	vfma.f32	s11, s12, s14
 80098c0:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8009998 <atanf+0x184>
 80098c4:	eea5 6a87 	vfma.f32	s12, s11, s14
 80098c8:	eddf 5a34 	vldr	s11, [pc, #208]	; 800999c <atanf+0x188>
 80098cc:	eee6 5a07 	vfma.f32	s11, s12, s14
 80098d0:	ed9f 6a33 	vldr	s12, [pc, #204]	; 80099a0 <atanf+0x18c>
 80098d4:	eea5 6a87 	vfma.f32	s12, s11, s14
 80098d8:	eddf 5a32 	vldr	s11, [pc, #200]	; 80099a4 <atanf+0x190>
 80098dc:	eee7 5a05 	vfma.f32	s11, s14, s10
 80098e0:	ed9f 5a31 	vldr	s10, [pc, #196]	; 80099a8 <atanf+0x194>
 80098e4:	eea5 5a87 	vfma.f32	s10, s11, s14
 80098e8:	eddf 5a30 	vldr	s11, [pc, #192]	; 80099ac <atanf+0x198>
 80098ec:	eee5 5a07 	vfma.f32	s11, s10, s14
 80098f0:	eea5 0a87 	vfma.f32	s0, s11, s14
 80098f4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80098f8:	eea6 0a26 	vfma.f32	s0, s12, s13
 80098fc:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009900:	d121      	bne.n	8009946 <atanf+0x132>
 8009902:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009906:	e794      	b.n	8009832 <atanf+0x1e>
 8009908:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800990c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009910:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009914:	2301      	movs	r3, #1
 8009916:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800991a:	e7be      	b.n	800989a <atanf+0x86>
 800991c:	4b24      	ldr	r3, [pc, #144]	; (80099b0 <atanf+0x19c>)
 800991e:	429c      	cmp	r4, r3
 8009920:	dc0b      	bgt.n	800993a <atanf+0x126>
 8009922:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8009926:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800992a:	eea0 7a27 	vfma.f32	s14, s0, s15
 800992e:	2302      	movs	r3, #2
 8009930:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009934:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009938:	e7af      	b.n	800989a <atanf+0x86>
 800993a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800993e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8009942:	2303      	movs	r3, #3
 8009944:	e7a9      	b.n	800989a <atanf+0x86>
 8009946:	4a1b      	ldr	r2, [pc, #108]	; (80099b4 <atanf+0x1a0>)
 8009948:	491b      	ldr	r1, [pc, #108]	; (80099b8 <atanf+0x1a4>)
 800994a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800994e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009952:	ed93 7a00 	vldr	s14, [r3]
 8009956:	ee30 0a47 	vsub.f32	s0, s0, s14
 800995a:	2d00      	cmp	r5, #0
 800995c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009960:	ed92 0a00 	vldr	s0, [r2]
 8009964:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009968:	bfb8      	it	lt
 800996a:	eef1 7a67 	vneglt.f32	s15, s15
 800996e:	e760      	b.n	8009832 <atanf+0x1e>
 8009970:	3fc90fdb 	.word	0x3fc90fdb
 8009974:	bfc90fdb 	.word	0xbfc90fdb
 8009978:	3edfffff 	.word	0x3edfffff
 800997c:	7149f2ca 	.word	0x7149f2ca
 8009980:	3f97ffff 	.word	0x3f97ffff
 8009984:	3c8569d7 	.word	0x3c8569d7
 8009988:	3d4bda59 	.word	0x3d4bda59
 800998c:	bd15a221 	.word	0xbd15a221
 8009990:	be4ccccd 	.word	0xbe4ccccd
 8009994:	3d886b35 	.word	0x3d886b35
 8009998:	3dba2e6e 	.word	0x3dba2e6e
 800999c:	3e124925 	.word	0x3e124925
 80099a0:	3eaaaaab 	.word	0x3eaaaaab
 80099a4:	bd6ef16b 	.word	0xbd6ef16b
 80099a8:	bd9d8795 	.word	0xbd9d8795
 80099ac:	bde38e38 	.word	0xbde38e38
 80099b0:	401bffff 	.word	0x401bffff
 80099b4:	0800a208 	.word	0x0800a208
 80099b8:	0800a218 	.word	0x0800a218

080099bc <fabsf>:
 80099bc:	ee10 3a10 	vmov	r3, s0
 80099c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80099c4:	ee00 3a10 	vmov	s0, r3
 80099c8:	4770      	bx	lr
	...

080099cc <_init>:
 80099cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ce:	bf00      	nop
 80099d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099d2:	bc08      	pop	{r3}
 80099d4:	469e      	mov	lr, r3
 80099d6:	4770      	bx	lr

080099d8 <_fini>:
 80099d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099da:	bf00      	nop
 80099dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099de:	bc08      	pop	{r3}
 80099e0:	469e      	mov	lr, r3
 80099e2:	4770      	bx	lr
