# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb49_func_synth.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_11.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_29.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_54.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_37.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_62.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_6.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_7.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_45.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_63.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_53.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_36.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_61.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_39.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_10.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_27.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_8.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_44.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_48.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_65.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_35.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_4.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_22.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_52.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_21.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_47.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_28.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_5.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_50.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_64.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_34.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_33.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_20.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_51.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_16.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_46.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_59.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_24.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_1.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_32.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_2.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_17.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_41.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_15.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_58.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_0.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_23.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_3.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_49.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_14.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_57.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_40.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_18.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_31.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_30.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_60.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_13.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_26.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_19.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_56.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_43.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_9.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_12.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_25.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_38.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_42.vhd" \
"../../../../../project_reti_logiche.srcs/sim_1/imports/testbench_generator_reti_logiche/random_TestBench_55.vhd" \

# Do not sort compile order
nosort
