

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 20:28:41 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  909949|  909949|  909949|  909949|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop         |  909948|  909948|     34998|          -|          -|    26|    no    |
        | + Col_Loop        |   34996|   34996|      1346|          -|          -|    26|    no    |
        |  ++ Filter1_Loop  |    1344|    1344|        42|          -|          -|    32|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        |   +++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +-------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    431|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    261|    -|
|Register         |        -|      -|     242|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      5|     613|   1636|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_577_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_635_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_519_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_673_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_547_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_2_fu_405_p2   |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_663_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_5_fu_537_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_6_fu_557_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_7_fu_595_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_8_fu_615_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_653_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln26_fu_605_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_499_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_457_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_327_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_447_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_481_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_339_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_399_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_435_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_369_p2     |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_719_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_441_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_475_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln21_1_fu_571_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_629_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_513_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_707_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_701_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_333_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_713_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 431|         224|         202|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  93|         19|    1|         19|
    |c_0_reg_204          |   9|          2|    5|         10|
    |conv_input_address0  |  21|          4|   10|         40|
    |f_0_reg_216          |   9|          2|    6|         12|
    |grp_fu_294_p0        |  21|          4|   32|        128|
    |grp_fu_294_p1        |  15|          3|   32|         96|
    |grp_fu_302_p0        |  21|          4|   32|        128|
    |phi_mul_reg_192      |   9|          2|   10|         20|
    |r_0_reg_181          |   9|          2|    5|         10|
    |w_sum_1_0_reg_227    |   9|          2|   32|         64|
    |w_sum_1_1_reg_250    |   9|          2|   32|         64|
    |w_sum_1_2_reg_272    |   9|          2|   32|         64|
    |wc_0_0_reg_239       |   9|          2|    2|          4|
    |wc_0_1_reg_261       |   9|          2|    2|          4|
    |wc_0_2_reg_283       |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 261|         54|  235|        667|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln21_1_reg_831     |   2|   0|    2|          0|
    |add_ln21_2_reg_859     |   2|   0|    2|          0|
    |add_ln21_reg_803       |   2|   0|    2|          0|
    |add_ln8_reg_734        |  10|   0|   10|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_0_reg_204            |   5|   0|    5|          0|
    |c_reg_765              |   5|   0|    5|          0|
    |conv_out_addr_reg_795  |  15|   0|   15|          0|
    |f_0_reg_216            |   6|   0|    6|          0|
    |f_reg_778              |   6|   0|    6|          0|
    |phi_mul_reg_192        |  10|   0|   10|          0|
    |r_0_reg_181            |   5|   0|    5|          0|
    |r_reg_742              |   5|   0|    5|          0|
    |sub_ln26_1_reg_752     |   9|   0|   11|          2|
    |sub_ln26_2_reg_757     |   9|   0|   11|          2|
    |sub_ln26_reg_747       |   9|   0|   11|          2|
    |w_sum_1_0_reg_227      |  32|   0|   32|          0|
    |w_sum_1_1_reg_250      |  32|   0|   32|          0|
    |w_sum_1_2_reg_272      |  32|   0|   32|          0|
    |wc_0_0_reg_239         |   2|   0|    2|          0|
    |wc_0_1_reg_261         |   2|   0|    2|          0|
    |wc_0_2_reg_283         |   2|   0|    2|          0|
    |zext_ln14_reg_770      |  10|   0|   16|          6|
    |zext_ln26_reg_783      |   6|   0|   64|         58|
    |zext_ln35_1_reg_788    |   6|   0|    8|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 242|   0|  314|         72|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

