Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  3 23:09:12 2021
| Host         : Pete running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.837        0.000                      0                31362        0.016        0.000                      0                31362        3.750        0.000                       0                 10655  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.837        0.000                      0                28704        0.016        0.000                      0                28704        3.750        0.000                       0                 10655  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.049        0.000                      0                 2658        0.485        0.000                      0                 2658  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 0.580ns (6.414%)  route 8.462ns (93.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.462    11.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/m00_axis_tready
    SLICE_X91Y97         LUT5 (Prop_lut5_I2_O)        0.124    12.051 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msgbuf_r[252]_i_1/O
                         net (fo=1, routed)           0.000    12.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[255]_0[28]
    SLICE_X91Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.606    12.785    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y97         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]/C
                         clock pessimism              0.229    13.014    
                         clock uncertainty           -0.154    12.860    
    SLICE_X91Y97         FDCE (Setup_fdce_C_D)        0.029    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[252]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 0.580ns (6.467%)  route 8.389ns (93.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.389    11.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X87Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.978 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[184]_i_1/O
                         net (fo=1, routed)           0.000    11.978    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[184]
    SLICE_X87Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.546    12.725    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]/C
                         clock pessimism              0.229    12.954    
                         clock uncertainty           -0.154    12.800    
    SLICE_X87Y94         FDCE (Setup_fdce_C_D)        0.031    12.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[184]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.844ns  (logic 5.318ns (60.131%)  route 3.526ns (39.869%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.698     2.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X66Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.518     3.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/Q
                         net (fo=2, routed)           1.107     4.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[257]_i_9_0[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7/O
                         net (fo=1, routed)           0.000     4.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3/CO[1]
                         net (fo=129, routed)         1.728    10.701    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3_n_2
    SLICE_X56Y66         LUT5 (Prop_lut5_I1_O)        0.329    11.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[134]_i_2/O
                         net (fo=1, routed)           0.682    11.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[134]_i_2_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.836 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[134]_i_1/O
                         net (fo=1, routed)           0.000    11.836    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[134]_i_1_n_0
    SLICE_X52Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.459    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X52Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[134]/C
                         clock pessimism              0.229    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X52Y66         FDCE (Setup_fdce_C_D)        0.031    12.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[134]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -11.836    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 0.580ns (6.481%)  route 8.369ns (93.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.369    11.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X90Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.958 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[156]_i_1/O
                         net (fo=1, routed)           0.000    11.958    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[156]
    SLICE_X90Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.604    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X90Y92         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/C
                         clock pessimism              0.229    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X90Y92         FDCE (Setup_fdce_C_D)        0.081    12.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]
  -------------------------------------------------------------------
                         required time                         12.939    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.864ns  (logic 0.580ns (6.543%)  route 8.284ns (93.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.284    11.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X91Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.873 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[186]_i_1/O
                         net (fo=1, routed)           0.000    11.873    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[186]
    SLICE_X91Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.604    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]/C
                         clock pessimism              0.229    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X91Y91         FDCE (Setup_fdce_C_D)        0.031    12.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[186]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -11.873    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[154]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.859ns  (logic 0.580ns (6.547%)  route 8.279ns (93.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.279    11.744    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X91Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.868 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[154]_i_1/O
                         net (fo=1, routed)           0.000    11.868    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[154]
    SLICE_X91Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.604    12.783    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[154]/C
                         clock pessimism              0.229    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X91Y91         FDCE (Setup_fdce_C_D)        0.029    12.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[154]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[133]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 5.318ns (61.117%)  route 3.383ns (38.883%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 12.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.698     2.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X66Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.518     3.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/Q
                         net (fo=2, routed)           1.107     4.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[257]_i_9_0[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7/O
                         net (fo=1, routed)           0.000     4.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3/CO[1]
                         net (fo=129, routed)         1.725    10.698    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3_n_2
    SLICE_X56Y66         LUT5 (Prop_lut5_I1_O)        0.329    11.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[133]_i_2/O
                         net (fo=1, routed)           0.542    11.569    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[133]_i_2_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[133]_i_1/O
                         net (fo=1, routed)           0.000    11.693    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[133]_i_1_n_0
    SLICE_X52Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.459    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X52Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[133]/C
                         clock pessimism              0.229    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X52Y66         FDCE (Setup_fdce_C_D)        0.029    12.742    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[133]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -11.693    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 0.580ns (6.535%)  route 8.296ns (93.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.296    11.761    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X92Y91         LUT6 (Prop_lut6_I2_O)        0.124    11.885 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[122]_i_1/O
                         net (fo=1, routed)           0.000    11.885    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[122]
    SLICE_X92Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.605    12.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X92Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[122]/C
                         clock pessimism              0.229    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X92Y91         FDCE (Setup_fdce_C_D)        0.077    12.936    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[122]
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[137]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.668ns  (logic 5.318ns (61.352%)  route 3.350ns (38.648%))
  Logic Levels:           36  (CARRY4=33 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 12.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.698     2.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X66Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDCE (Prop_fdce_C_Q)         0.518     3.510 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/B_MP1_reg[0]/Q
                         net (fo=2, routed)           1.107     4.617    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[257]_i_9_0[0]
    SLICE_X60Y62         LUT2 (Prop_lut2_I1_O)        0.124     4.741 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7/O
                         net (fo=1, routed)           0.000     4.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[3]_i_7_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.273 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.273    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[3]_i_2_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.387 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.387    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[7]_i_2_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[11]_i_2_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.615 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.615    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[15]_i_2_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[19]_i_2_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.843 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.843    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[23]_i_2_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.957 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[27]_i_2_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.071 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[31]_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.185 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[35]_i_2_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.299 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.299    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[39]_i_2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.413 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.413    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[43]_i_2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.527 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.527    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[47]_i_2_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.641 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.009     6.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[51]_i_2_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[55]_i_2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[59]_i_2_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[63]_i_2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[67]_i_2_n_0
    SLICE_X60Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[71]_i_2_n_0
    SLICE_X60Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[75]_i_2_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[79]_i_2_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[83]_i_2_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[87]_i_2_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[91]_i_2_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[95]_i_2_n_0
    SLICE_X60Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[99]_i_2_n_0
    SLICE_X60Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.132    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[103]_i_2_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[107]_i_2_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[111]_i_2_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[115]_i_2_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.588 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[119]_i_2_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[123]_i_2_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.816    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[127]_i_2_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3/CO[1]
                         net (fo=129, routed)         1.729    10.702    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[128]_i_3_n_2
    SLICE_X53Y67         LUT5 (Prop_lut5_I1_O)        0.329    11.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[137]_i_2/O
                         net (fo=1, routed)           0.505    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[137]_i_2_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.660 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[137]_i_1/O
                         net (fo=1, routed)           0.000    11.660    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1[137]_i_1_n_0
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.458    12.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X52Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[137]/C
                         clock pessimism              0.229    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X52Y67         FDCE (Setup_fdce_C_D)        0.029    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_u1_reg[137]
  -------------------------------------------------------------------
                         required time                         12.741    
                         arrival time                         -11.660    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[218]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 0.580ns (6.592%)  route 8.219ns (93.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.715     3.009    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X67Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y53         FDRE (Prop_fdre_C_Q)         0.456     3.465 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q
                         net (fo=278, routed)         8.219    11.684    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/m00_axis_tready
    SLICE_X91Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.808 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r[218]_i_1/O
                         net (fo=1, routed)           0.000    11.808    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_nxt[218]
    SLICE_X91Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[218]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.605    12.784    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X91Y93         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[218]/C
                         clock pessimism              0.229    13.013    
                         clock uncertainty           -0.154    12.859    
    SLICE_X91Y93         FDCE (Setup_fdce_C_D)        0.032    12.891    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[218]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.757%)  route 0.202ns (61.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[29]/Q
                         net (fo=1, routed)           0.202     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[29]
    SLICE_X50Y49         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y49         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.203    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.830%)  route 0.168ns (53.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[25]/Q
                         net (fo=2, routed)           0.168     1.211    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[30]
    SLICE_X49Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.830     1.196    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X49Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.023     1.184    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1086]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.167%)  route 0.208ns (52.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.580     0.916    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X60Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/Q
                         net (fo=1, routed)           0.208     1.265    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.310 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1/O
                         net (fo=1, routed)           0.000     1.310    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1_n_0
    SLICE_X61Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X61Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/C
                         clock pessimism             -0.030     1.189    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.092     1.281    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.109%)  route 0.235ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.585     0.921    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[19]/Q
                         net (fo=1, routed)           0.235     1.319    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X3Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.891     1.257    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y8          RAMB36E1                                     r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.263     0.994    
    RAMB36_X3Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     1.290    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.148ns (44.465%)  route 0.185ns (55.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.574     0.910    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/Q
                         net (fo=1, routed)           0.185     1.242    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[29]
    SLICE_X28Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.859     1.225    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X28Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]/C
                         clock pessimism             -0.030     1.195    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.017     1.212    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.685%)  route 0.233ns (62.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.550     0.886    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X51Y61         FDSE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDSE (Prop_fdse_C_Q)         0.141     1.027 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg/Q
                         net (fo=1, routed)           0.233     1.260    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[3]
    SLICE_X45Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.819     1.185    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X45Y63         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.078     1.228    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.722%)  route 0.211ns (56.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]/Q
                         net (fo=1, routed)           0.211     1.263    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[16]
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.814     1.180    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.085     1.230    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.640%)  route 0.169ns (53.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.557     0.893    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X50Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.169     1.210    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[9]
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.828     1.194    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.018     1.177    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.163%)  route 0.179ns (41.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.563     0.899    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X36Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[120]/Q
                         net (fo=3, routed)           0.179     1.226    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_axi_awaddr[26]
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.101     1.327 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1087]_i_1/O
                         net (fo=1, routed)           0.000     1.327    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/s_awcmd[1087]
    SLICE_X36Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.825     1.191    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/aclk
    SLICE_X36Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1087]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.131     1.292    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer_reg[1087]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.589     0.924    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y39         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X26Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.857     1.223    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X26Y39         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.286     0.938    
    SLICE_X26Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y33    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y36    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y37    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X26Y38    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.580ns (8.163%)  route 6.525ns (91.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.037    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X80Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.544    12.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.580ns (8.163%)  route 6.525ns (91.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.037    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X80Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.544    12.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.580ns (8.163%)  route 6.525ns (91.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.037    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X80Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.544    12.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.105ns  (logic 0.580ns (8.163%)  route 6.525ns (91.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 12.723 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.037    10.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X80Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.544    12.723    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X80Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]/C
                         clock pessimism              0.129    12.852    
                         clock uncertainty           -0.154    12.698    
    SLICE_X80Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.293    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_r_reg[134]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 0.580ns (8.215%)  route 6.480ns (91.785%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        4.992    10.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X80Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_r_reg[134]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_r_reg[134]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X80Y61         FDCE (Recov_fdce_C_CLR)     -0.405    12.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/M_r_reg[134]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.096ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[196]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.056ns  (logic 0.580ns (8.220%)  route 6.476ns (91.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        4.987    10.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X81Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[196]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.542    12.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X81Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[196]/C
                         clock pessimism              0.129    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X81Y61         FDCE (Recov_fdce_C_CLR)     -0.405    12.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[196]
  -------------------------------------------------------------------
                         required time                         12.291    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  2.096    

Slack (MET) :             2.118ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 0.580ns (8.076%)  route 6.602ns (91.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.113    10.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X90Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.603    12.782    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X90Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]/C
                         clock pessimism              0.129    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X90Y60         FDCE (Recov_fdce_C_CLR)     -0.319    12.438    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[166]
  -------------------------------------------------------------------
                         required time                         12.438    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  2.118    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[166]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 0.580ns (8.078%)  route 6.600ns (91.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.111    10.318    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X90Y61         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[166]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.602    12.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X90Y61         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[166]/C
                         clock pessimism              0.129    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X90Y61         FDCE (Recov_fdce_C_CLR)     -0.319    12.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[166]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[198]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.176ns  (logic 0.580ns (8.083%)  route 6.596ns (91.917%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        5.107    10.314    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/AR[0]
    SLICE_X90Y63         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[198]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.600    12.779    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X90Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[198]/C
                         clock pessimism              0.129    12.908    
                         clock uncertainty           -0.154    12.754    
    SLICE_X90Y63         FDCE (Recov_fdce_C_CLR)     -0.319    12.435    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_reg[198]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 0.580ns (8.251%)  route 6.449ns (91.749%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X47Y102        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.489     5.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n
    SLICE_X34Y87         LUT1 (Prop_lut1_I0_O)        0.124     5.207 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/axi_awready_i_1/O
                         net (fo=3202, routed)        4.961    10.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X83Y57         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       1.545    12.724    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y57         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]/C
                         clock pessimism              0.129    12.853    
                         clock uncertainty           -0.154    12.699    
    SLICE_X83Y57         FDCE (Recov_fdce_C_CLR)     -0.405    12.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.294    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  2.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.319%)  route 0.224ns (49.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.132     1.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X82Y84         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.846     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X82Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state_reg[1]/C
                         clock pessimism             -0.264     0.948    
    SLICE_X82Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_A_shift_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.227ns (50.319%)  route 0.224ns (49.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.132     1.366    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X82Y84         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_A_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.846     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X82Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_A_shift_reg[0]/C
                         clock pessimism             -0.264     0.948    
    SLICE_X82Y84         FDCE (Remov_fdce_C_CLR)     -0.067     0.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/temp_A_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.168%)  route 0.299ns (56.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.207     1.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X83Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X83Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[4]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X83Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.168%)  route 0.299ns (56.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.207     1.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X83Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X83Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[5]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X83Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.227ns (43.168%)  route 0.299ns (56.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.207     1.440    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X83Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X83Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[6]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X83Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/u_reg[82]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.227ns (37.778%)  route 0.374ns (62.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.282     1.515    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X84Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/u_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.844     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X84Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/u_reg[82]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X84Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/u_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.164%)  route 0.401ns (63.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.308     1.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X84Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X84Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[0]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.164%)  route 0.401ns (63.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.308     1.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X84Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X84Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[1]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.164%)  route 0.401ns (63.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.308     1.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X84Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X84Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[2]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.227ns (36.164%)  route 0.401ns (63.836%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.579     0.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X80Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y84         FDCE (Prop_fdce_C_Q)         0.128     1.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_MP1_reg/Q
                         net (fo=4, routed)           0.092     1.135    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/reset_MP1
    SLICE_X80Y84         LUT1 (Prop_lut1_I0_O)        0.099     1.234 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2/O
                         net (fo=531, routed)         0.308     1.542    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/state[1]_i_2_n_0
    SLICE_X84Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10656, routed)       0.845     1.211    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/clk
    SLICE_X84Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[3]/C
                         clock pessimism             -0.264     0.947    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.855    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MONPRO1/inner_loop_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.688    





