<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>
defines: 
time_elapsed: 0.724s
ram usage: 36460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprxsr27oe/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>: No timescale set for &#34;driver&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>: No timescale set for &#34;busdriver_equiv&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>: Compile module &#34;work@busdriver_equiv&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>: Compile module &#34;work@driver&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>: Implicit port type (wire) for &#34;bushigh&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>: Top level module &#34;work@busdriver_equiv&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 9.

[NTE:EL0511] Nb leaf instances: 4.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmprxsr27oe/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_driver
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmprxsr27oe/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmprxsr27oe/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@busdriver_equiv)
 |vpiName:work@busdriver_equiv
 |uhdmallPackages:
 \_package: builtin, parent:work@busdriver_equiv
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@busdriver_equiv, file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8, parent:work@busdriver_equiv
   |vpiDefName:work@busdriver_equiv
   |vpiFullName:work@busdriver_equiv
   |vpiPort:
   \_port: (busin), line:8
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:8
         |vpiName:busin
         |vpiFullName:work@busdriver_equiv.busin
   |vpiPort:
   \_port: (bushigh), line:8
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:8
         |vpiName:bushigh
         |vpiFullName:work@busdriver_equiv.bushigh
   |vpiPort:
   \_port: (buslow), line:8
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:8
         |vpiName:buslow
         |vpiFullName:work@busdriver_equiv.buslow
   |vpiPort:
   \_port: (enh), line:8
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:8
         |vpiName:enh
         |vpiFullName:work@busdriver_equiv.enh
   |vpiPort:
   \_port: (enl), line:8
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:8
         |vpiName:enl
         |vpiFullName:work@busdriver_equiv.enl
   |vpiNet:
   \_logic_net: (busin), line:8
   |vpiNet:
   \_logic_net: (bushigh), line:8
   |vpiNet:
   \_logic_net: (buslow), line:8
   |vpiNet:
   \_logic_net: (enh), line:8
   |vpiNet:
   \_logic_net: (enl), line:8
 |uhdmallModules:
 \_module: work@driver, file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:1, parent:work@busdriver_equiv
   |vpiDefName:work@driver
   |vpiFullName:work@driver
   |vpiPort:
   \_port: (in), line:1
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:1
         |vpiName:in
         |vpiFullName:work@driver.in
   |vpiPort:
   \_port: (out), line:1
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:1
         |vpiName:out
         |vpiFullName:work@driver.out
   |vpiPort:
   \_port: (en), line:1
     |vpiName:en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (en), line:1
         |vpiName:en
         |vpiFullName:work@driver.en
   |vpiNet:
   \_logic_net: (in), line:1
   |vpiNet:
   \_logic_net: (out), line:1
   |vpiNet:
   \_logic_net: (en), line:1
 |uhdmtopModules:
 \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8
   |vpiDefName:work@busdriver_equiv
   |vpiName:work@busdriver_equiv
   |vpiPort:
   \_port: (busin), line:8, parent:work@busdriver_equiv
     |vpiName:busin
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (busin), line:8, parent:work@busdriver_equiv
         |vpiName:busin
         |vpiFullName:work@busdriver_equiv.busin
         |vpiRange:
         \_range: , line:9
           |vpiLeftRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
           |vpiRightRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (bushigh), line:8, parent:work@busdriver_equiv
     |vpiName:bushigh
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (bushigh), line:8, parent:work@busdriver_equiv
         |vpiName:bushigh
         |vpiFullName:work@busdriver_equiv.bushigh
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (buslow), line:8, parent:work@busdriver_equiv
     |vpiName:buslow
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (buslow), line:8, parent:work@busdriver_equiv
         |vpiName:buslow
         |vpiFullName:work@busdriver_equiv.buslow
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (enh), line:8, parent:work@busdriver_equiv
     |vpiName:enh
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enh), line:8, parent:work@busdriver_equiv
         |vpiName:enh
         |vpiFullName:work@busdriver_equiv.enh
   |vpiPort:
   \_port: (enl), line:8, parent:work@busdriver_equiv
     |vpiName:enl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (enl), line:8, parent:work@busdriver_equiv
         |vpiName:enl
         |vpiFullName:work@busdriver_equiv.enl
   |vpiModule:
   \_module: work@driver (busar0), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:12, parent:work@busdriver_equiv
     |vpiDefName:work@driver
     |vpiName:busar0
     |vpiFullName:work@busdriver_equiv.busar0
     |vpiPort:
     \_port: (out), line:1, parent:busar0
       |vpiName:out
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:12
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:12
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:12
           |vpiName:buslow
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:1, parent:busar0
           |vpiName:in
           |vpiFullName:work@busdriver_equiv.busar0.in
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:1, parent:busar0
       |vpiName:in
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (busin), line:12
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:8, parent:work@busdriver_equiv
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:busar0
           |vpiName:out
           |vpiFullName:work@busdriver_equiv.busar0.out
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (en), line:1, parent:busar0
       |vpiName:en
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:13
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (en), line:1, parent:busar0
           |vpiName:en
           |vpiFullName:work@busdriver_equiv.busar0.en
     |vpiNet:
     \_logic_net: (in), line:1, parent:busar0
     |vpiNet:
     \_logic_net: (out), line:1, parent:busar0
     |vpiNet:
     \_logic_net: (en), line:1, parent:busar0
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8
   |vpiModule:
   \_module: work@driver (busar1), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:12, parent:work@busdriver_equiv
     |vpiDefName:work@driver
     |vpiName:busar1
     |vpiFullName:work@busdriver_equiv.busar1
     |vpiPort:
     \_port: (out), line:1, parent:busar1
       |vpiName:out
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:12
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:12
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:12
           |vpiName:buslow
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:1, parent:busar1
           |vpiName:in
           |vpiFullName:work@busdriver_equiv.busar1.in
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:1, parent:busar1
       |vpiName:in
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (busin), line:12
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:8, parent:work@busdriver_equiv
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:busar1
           |vpiName:out
           |vpiFullName:work@busdriver_equiv.busar1.out
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (en), line:1, parent:busar1
       |vpiName:en
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:13
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (en), line:1, parent:busar1
           |vpiName:en
           |vpiFullName:work@busdriver_equiv.busar1.en
     |vpiNet:
     \_logic_net: (in), line:1, parent:busar1
     |vpiNet:
     \_logic_net: (out), line:1, parent:busar1
     |vpiNet:
     \_logic_net: (en), line:1, parent:busar1
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8
   |vpiModule:
   \_module: work@driver (busar2), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:12, parent:work@busdriver_equiv
     |vpiDefName:work@driver
     |vpiName:busar2
     |vpiFullName:work@busdriver_equiv.busar2
     |vpiPort:
     \_port: (out), line:1, parent:busar2
       |vpiName:out
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:12
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:12
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:12
           |vpiName:buslow
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:1, parent:busar2
           |vpiName:in
           |vpiFullName:work@busdriver_equiv.busar2.in
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:1, parent:busar2
       |vpiName:in
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (busin), line:12
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:8, parent:work@busdriver_equiv
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:busar2
           |vpiName:out
           |vpiFullName:work@busdriver_equiv.busar2.out
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (en), line:1, parent:busar2
       |vpiName:en
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:13
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (en), line:1, parent:busar2
           |vpiName:en
           |vpiFullName:work@busdriver_equiv.busar2.en
     |vpiNet:
     \_logic_net: (in), line:1, parent:busar2
     |vpiNet:
     \_logic_net: (out), line:1, parent:busar2
     |vpiNet:
     \_logic_net: (en), line:1, parent:busar2
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8
   |vpiModule:
   \_module: work@driver (busar3), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:12, parent:work@busdriver_equiv
     |vpiDefName:work@driver
     |vpiName:busar3
     |vpiFullName:work@busdriver_equiv.busar3
     |vpiPort:
     \_port: (out), line:1, parent:busar3
       |vpiName:out
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:12
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (bushigh), line:12
           |vpiName:bushigh
         |vpiOperand:
         \_ref_obj: (buslow), line:12
           |vpiName:buslow
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (in), line:1, parent:busar3
           |vpiName:in
           |vpiFullName:work@busdriver_equiv.busar3.in
           |vpiRange:
           \_range: , line:2
             |vpiLeftRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:2
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in), line:1, parent:busar3
       |vpiName:in
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (busin), line:12
         |vpiName:busin
         |vpiActual:
         \_logic_net: (busin), line:8, parent:work@busdriver_equiv
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (out), line:1, parent:busar3
           |vpiName:out
           |vpiFullName:work@busdriver_equiv.busar3.out
           |vpiRange:
           \_range: , line:3
             |vpiLeftRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:3
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (en), line:1, parent:busar3
       |vpiName:en
       |vpiDirection:1
       |vpiHighConn:
       \_operation: , line:13
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enh), line:13
           |vpiName:enh
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
         |vpiOperand:
         \_ref_obj: (enl), line:13
           |vpiName:enl
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (en), line:1, parent:busar3
           |vpiName:en
           |vpiFullName:work@busdriver_equiv.busar3.en
     |vpiNet:
     \_logic_net: (in), line:1, parent:busar3
     |vpiNet:
     \_logic_net: (out), line:1, parent:busar3
     |vpiNet:
     \_logic_net: (en), line:1, parent:busar3
     |vpiInstance:
     \_module: work@busdriver_equiv (work@busdriver_equiv), file:<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v</a>, line:8
   |vpiNet:
   \_logic_net: (busin), line:8, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (bushigh), line:8, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (buslow), line:8, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (enh), line:8, parent:work@busdriver_equiv
   |vpiNet:
   \_logic_net: (enl), line:8, parent:work@busdriver_equiv
Object: \work_busdriver_equiv of type 3000
Object: \work_busdriver_equiv of type 32
Object: \busin of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 44
Object: \enl of type 44
Object: \busar0 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 44
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 36
Object: \busar1 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 44
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 36
Object: \busar2 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 44
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 36
Object: \busar3 of type 32
Object: \out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 44
Object: \in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \en of type 36
Object: \busin of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bushigh of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \buslow of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \enh of type 36
Object: \enl of type 36
Object: \work_busdriver_equiv of type 32
Object: \busin of type 44
Object: \bushigh of type 44
Object: \buslow of type 44
Object: \enh of type 44
Object: \enl of type 44
Object: \busin of type 36
Object: \bushigh of type 36
Object: \buslow of type 36
Object: \enh of type 36
Object: \enl of type 36
Object: \work_driver of type 32
Object: \in of type 44
Object: \out of type 44
Object: \en of type 44
Object: \in of type 36
Object: \out of type 36
Object: \en of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_driver&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24113a0] str=&#39;\work_driver&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x24114c0] str=&#39;\out&#39; input port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x24116c0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x2411a20] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x2411be0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x2411880] str=&#39;\in&#39; output reg port=7
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x2411da0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x2412100] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x24122c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x2411f60] str=&#39;\en&#39; input port=8
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24113a0] str=&#39;\work_driver&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x24114c0] str=&#39;\out&#39; input basic_prep port=6 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x24116c0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x2411a20] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-2" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:2</a>.0-2.0&gt; [0x2411be0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x2411880] str=&#39;\in&#39; output reg basic_prep port=7 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x2411da0] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x2412100] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-3" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:3</a>.0-3.0&gt; [0x24122c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&gt; [0x2411f60] str=&#39;\en&#39; input basic_prep port=8 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_busdriver_equiv&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x240f3b0] str=&#39;\work_busdriver_equiv&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x240f620] str=&#39;\busin&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x240f8d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x240fe10] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x2410080] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410240] str=&#39;\bushigh&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410360]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x24106c0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410880] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410520] str=&#39;\buslow&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410a40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410d80] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410f40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410be0] str=&#39;\enh&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2411100] str=&#39;\enl&#39; input port=5
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2411280] str=&#39;\busar0&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24124e0] str=&#39;\work_driver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412600] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412720]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412900] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412a20] str=&#39;\busin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412c20] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412d40]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24130e0] str=&#39;\busar1&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2413440] str=&#39;\work_driver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24139e0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412f60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24132a0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413820] str=&#39;\busin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413b40] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413c60]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413fe0] str=&#39;\busar2&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2414340] str=&#39;\work_driver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24146c0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413e60]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24141a0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414500] str=&#39;\busin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414880] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24149a0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414d20] str=&#39;\busar3&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2415080] str=&#39;\work_driver&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414ba0] str=&#39;\out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414ee0]
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24190a0] str=&#39;\in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2419260] str=&#39;\busin&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2419380] str=&#39;\en&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24194a0]
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x240f3b0] str=&#39;\work_busdriver_equiv&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x240f620] str=&#39;\busin&#39; input basic_prep port=1 range=[15:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x240f8d0] basic_prep range=[15:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x240fe10] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-9" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:9</a>.0-9.0&gt; [0x2410080] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410240] str=&#39;\bushigh&#39; output reg basic_prep port=2 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410360] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x24106c0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410880] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410520] str=&#39;\buslow&#39; output reg basic_prep port=3 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410a40] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410d80] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-10" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:10</a>.0-10.0&gt; [0x2410f40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2410be0] str=&#39;\enh&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-8" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:8</a>.0-8.0&gt; [0x2411100] str=&#39;\enl&#39; input basic_prep port=5 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2411280] str=&#39;\busar0&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24124e0] str=&#39;\work_driver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412600] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412720 -&gt; 0x2422670] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412900] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412a20 -&gt; 0x240f620] str=&#39;\busin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412c20] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412d40 -&gt; 0x2422670] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24130e0] str=&#39;\busar1&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2413440] str=&#39;\work_driver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24139e0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2412f60 -&gt; 0x2422670] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24132a0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413820 -&gt; 0x240f620] str=&#39;\busin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413b40] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413c60 -&gt; 0x2422670] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413fe0] str=&#39;\busar2&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2414340] str=&#39;\work_driver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24146c0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2413e60 -&gt; 0x2422670] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24141a0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414500 -&gt; 0x240f620] str=&#39;\busin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414880] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24149a0 -&gt; 0x2422670] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414d20] str=&#39;\busar3&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2415080] str=&#39;\work_driver&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414ba0] str=&#39;\out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2414ee0 -&gt; 0x2422670] basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24190a0] str=&#39;\in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2419260 -&gt; 0x240f620] str=&#39;\busin&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x2419380] str=&#39;\en&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>.0-12.0&gt; [0x24194a0 -&gt; 0x2422670] basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-0" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:0</a>.0-0.0&gt; [0x2422670] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-12" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:12</a>: Warning: Identifier `&#39; is implicitly declared.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_driver

2.2. Analyzing design hierarchy..
Top module:  \work_driver
Removing unused module `\work_busdriver_equiv&#39;.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

8. Executing CHECK pass (checking for obvious problems).
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_driver&#34;: {
      &#34;attributes&#34;: {
        &#34;blackbox&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;out&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;in&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9 ]
        },
        &#34;en&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 10 ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;en&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&#34;
          }
        },
        &#34;in&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&#34;
          }
        },
        &#34;out&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/utd-sv/std-7.1.6-primitives.v.html#l-1" target="file-frame">third_party/tests/utd-sv/std-7.1.6-primitives.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: e9b501e109, CPU: user 0.01s system 0.00s, MEM: 12.66 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 49% 2x read_uhdm (0 sec), 49% 1x proc_dff (0 sec), ...

</pre>
</body>