# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5_cpu.srcs/sources_1/ip/DataMemory/sim/DataMemory.v" \
"../../../../lab5_cpu.srcs/sources_1/ip/InstructionMemory/sim/InstructionMemory.v" \
"../../../../lab5_cpu.srcs/sources_1/new/CPU.v" \
"../../../../lab5_cpu.srcs/sources_1/new/func.v" \
"../../../../lab5_cpu.srcs/sim_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
