--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 789 paths analyzed, 232 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.331ns.
--------------------------------------------------------------------------------
Slack:                  16.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.803ns logic, 1.478ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack:                  16.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.D2       net (fanout=1)        0.736   Result[17]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_17_dpot
                                                       M_countTest_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.267ns (1.825ns logic, 1.442ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  16.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.AMUX     Tcina                 0.210   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.C1       net (fanout=1)        0.728   Result[16]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_16_dpot
                                                       M_countTest_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.758ns logic, 1.434ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack:                  16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.656ns logic, 1.533ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.D2       net (fanout=1)        0.736   Result[17]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_17_dpot
                                                       M_countTest_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.678ns logic, 1.497ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_1 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_1 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_1
    SLICE_X6Y18.B4       net (fanout=3)        0.556   M_countTest_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[1]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.779ns logic, 1.340ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  16.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.112ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.CMUX     Tcinc                 0.289   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.D2       net (fanout=1)        0.757   Result[10]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_10_dpot
                                                       M_countTest_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (1.655ns logic, 1.457ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack:                  16.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_1 (FF)
  Destination:          M_countTest_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.105ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_1 to M_countTest_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_1
    SLICE_X6Y18.B4       net (fanout=3)        0.556   M_countTest_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[1]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.D2       net (fanout=1)        0.736   Result[17]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_17_dpot
                                                       M_countTest_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (1.801ns logic, 1.304ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  16.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.100ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.AMUX     Tcina                 0.210   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.C1       net (fanout=1)        0.728   Result[16]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_16_dpot
                                                       M_countTest_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (1.611ns logic, 1.489ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  16.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_1 (FF)
  Destination:          M_countTest_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.030ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.325 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_1 to M_countTest_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_1
    SLICE_X6Y18.B4       net (fanout=3)        0.556   M_countTest_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[1]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.AMUX     Tcina                 0.210   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.C1       net (fanout=1)        0.728   Result[16]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_16_dpot
                                                       M_countTest_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.030ns (1.734ns logic, 1.296ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  16.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.020ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.CMUX     Tcinc                 0.289   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.D2       net (fanout=1)        0.757   Result[10]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_10_dpot
                                                       M_countTest_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (1.508ns logic, 1.512ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  16.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.CMUX     Tcinc                 0.289   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X7Y19.D2       net (fanout=1)        0.757   Result[6]
    SLICE_X7Y19.CLK      Tas                   0.373   M_countTest_q[6]
                                                       M_countTest_q_6_dpot
                                                       M_countTest_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.564ns logic, 1.454ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  16.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.DMUX     Tcind                 0.289   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X7Y20.A1       net (fanout=1)        0.747   Result[7]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_7_dpot
                                                       M_countTest_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (1.564ns logic, 1.444ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Slack:                  16.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.AMUX     Tcina                 0.210   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.B1       net (fanout=1)        0.729   Result[8]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_8_dpot
                                                       M_countTest_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (1.576ns logic, 1.429ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  16.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.980ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.DMUX     Tcind                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.B5       net (fanout=1)        0.471   Result[19]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_19_dpot
                                                       M_countTest_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.980ns (1.803ns logic, 1.177ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  16.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_11 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.978ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.189 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_11 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.BQ       Tcko                  0.430   M_countTest_q[13]
                                                       M_countTest_q_11
    SLICE_X6Y20.D2       net (fanout=3)        0.761   M_countTest_q[11]
    SLICE_X6Y20.COUT     Topcyd                0.290   Mcount_M_countTest_q_cy[11]
                                                       M_countTest_q[11]_rt
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.439ns logic, 1.539ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  16.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_11 (FF)
  Destination:          M_countTest_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.964ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_11 to M_countTest_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.BQ       Tcko                  0.430   M_countTest_q[13]
                                                       M_countTest_q_11
    SLICE_X6Y20.D2       net (fanout=3)        0.761   M_countTest_q[11]
    SLICE_X6Y20.COUT     Topcyd                0.290   Mcount_M_countTest_q_cy[11]
                                                       M_countTest_q[11]_rt
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.D2       net (fanout=1)        0.736   Result[17]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_17_dpot
                                                       M_countTest_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (1.461ns logic, 1.503ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  16.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_1 (FF)
  Destination:          M_countTest_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.950ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_1 to M_countTest_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.CQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_1
    SLICE_X6Y18.B4       net (fanout=3)        0.556   M_countTest_q[1]
    SLICE_X6Y18.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[1]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.CMUX     Tcinc                 0.289   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.D2       net (fanout=1)        0.757   Result[10]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_10_dpot
                                                       M_countTest_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.631ns logic, 1.319ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  17.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.CMUX     Tcinc                 0.289   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X7Y19.D2       net (fanout=1)        0.757   Result[6]
    SLICE_X7Y19.CLK      Tas                   0.373   M_countTest_q[6]
                                                       M_countTest_q_6_dpot
                                                       M_countTest_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (1.417ns logic, 1.509ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  17.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_13 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.929ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.189 - 0.202)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_13 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.430   M_countTest_q[13]
                                                       M_countTest_q_13
    SLICE_X6Y21.B3       net (fanout=3)        0.648   M_countTest_q[13]
    SLICE_X6Y21.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[15]
                                                       M_countTest_q[13]_rt
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.506ns logic, 1.423ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  17.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.916ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.DMUX     Tcind                 0.289   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X7Y20.A1       net (fanout=1)        0.747   Result[7]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_7_dpot
                                                       M_countTest_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.417ns logic, 1.499ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  17.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_13 (FF)
  Destination:          M_countTest_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_13 to M_countTest_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.430   M_countTest_q[13]
                                                       M_countTest_q_13
    SLICE_X6Y21.B3       net (fanout=3)        0.648   M_countTest_q[13]
    SLICE_X6Y21.COUT     Topcyb                0.448   Mcount_M_countTest_q_cy[15]
                                                       M_countTest_q[13]_rt
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.BMUX     Tcinb                 0.277   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.D2       net (fanout=1)        0.736   Result[17]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_17_dpot
                                                       M_countTest_q_17
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.528ns logic, 1.387ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  17.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.913ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.AMUX     Tcina                 0.210   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.B1       net (fanout=1)        0.729   Result[8]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_8_dpot
                                                       M_countTest_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.913ns (1.429ns logic, 1.484ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  17.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.329 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.AMUX     Tcina                 0.210   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X7Y19.B1       net (fanout=1)        0.729   Result[4]
    SLICE_X7Y19.CLK      Tas                   0.373   M_countTest_q[6]
                                                       M_countTest_q_4_dpot
                                                       M_countTest_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (1.485ns logic, 1.426ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack:                  17.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_11 (FF)
  Destination:          M_countTest_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.325 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_11 to M_countTest_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.BQ       Tcko                  0.430   M_countTest_q[13]
                                                       M_countTest_q_11
    SLICE_X6Y20.D2       net (fanout=3)        0.761   M_countTest_q[11]
    SLICE_X6Y20.COUT     Topcyd                0.290   Mcount_M_countTest_q_cy[11]
                                                       M_countTest_q[11]_rt
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.AMUX     Tcina                 0.210   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X7Y21.C1       net (fanout=1)        0.728   Result[16]
    SLICE_X7Y21.CLK      Tas                   0.373   M_countTest_q[17]
                                                       M_countTest_q_16_dpot
                                                       M_countTest_q_16
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.394ns logic, 1.495ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  17.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_0 (FF)
  Destination:          M_countTest_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.887ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.327 - 0.347)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_0 to M_countTest_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.AQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_0
    SLICE_X6Y18.A4       net (fanout=3)        0.694   M_countTest_q[0]
    SLICE_X6Y18.COUT     Topcya                0.472   Mcount_M_countTest_q_cy[3]
                                                       Mcount_M_countTest_q_lut<0>_INV_0
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.BMUX     Tcinb                 0.277   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X7Y20.C1       net (fanout=1)        0.544   Result[9]
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_9_dpot
                                                       M_countTest_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (1.643ns logic, 1.244ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack:                  17.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_2 (FF)
  Destination:          M_countTest_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.015ns (0.189 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_2 to M_countTest_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y19.DQ       Tcko                  0.430   M_countTest_q[2]
                                                       M_countTest_q_2
    SLICE_X6Y18.C2       net (fanout=3)        0.749   M_countTest_q[2]
    SLICE_X6Y18.COUT     Topcyc                0.325   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[2]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.DMUX     Tcind                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.B5       net (fanout=1)        0.471   Result[19]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_19_dpot
                                                       M_countTest_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (1.656ns logic, 1.232ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  17.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_26 (FF)
  Destination:          M_countTest_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.327 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_26 to M_countTest_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.CQ      Tcko                  0.476   M_myBlinker_aa
                                                       myBlinker/M_counter_q_26
    SLICE_X5Y19.B3       net (fanout=4)        1.175   M_myBlinker_bb
    SLICE_X5Y19.B        Tilo                  0.259   M_countTest_q[2]
                                                       _n0058_inv11_rstpot
    SLICE_X7Y20.C4       net (fanout=11)       0.601   _n0058_inv11_rstpot
    SLICE_X7Y20.CLK      Tas                   0.373   M_countTest_q[10]
                                                       M_countTest_q_9_dpot
                                                       M_countTest_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.108ns logic, 1.776ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  17.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_26 (FF)
  Destination:          M_countTest_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.329 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_26 to M_countTest_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.CQ      Tcko                  0.476   M_myBlinker_aa
                                                       myBlinker/M_counter_q_26
    SLICE_X5Y19.B3       net (fanout=4)        1.175   M_myBlinker_bb
    SLICE_X5Y19.B        Tilo                  0.259   M_countTest_q[2]
                                                       _n0058_inv11_rstpot
    SLICE_X7Y19.B4       net (fanout=11)       0.603   _n0058_inv11_rstpot
    SLICE_X7Y19.CLK      Tas                   0.373   M_countTest_q[6]
                                                       M_countTest_q_4_dpot
                                                       M_countTest_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (1.108ns logic, 1.778ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  17.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_countTest_q_3 (FF)
  Destination:          M_countTest_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.857ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.326 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_countTest_q_3 to M_countTest_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y19.AQ       Tcko                  0.430   M_countTest_q[6]
                                                       M_countTest_q_3
    SLICE_X6Y18.D5       net (fanout=3)        0.452   M_countTest_q[3]
    SLICE_X6Y18.COUT     Topcyd                0.290   Mcount_M_countTest_q_cy[3]
                                                       M_countTest_q[3]_rt
                                                       Mcount_M_countTest_q_cy<3>
    SLICE_X6Y19.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[3]
    SLICE_X6Y19.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[7]
                                                       Mcount_M_countTest_q_cy<7>
    SLICE_X6Y20.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[7]
    SLICE_X6Y20.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[11]
                                                       Mcount_M_countTest_q_cy<11>
    SLICE_X6Y21.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[11]
    SLICE_X6Y21.COUT     Tbyp                  0.091   Mcount_M_countTest_q_cy[15]
                                                       Mcount_M_countTest_q_cy<15>
    SLICE_X6Y22.CIN      net (fanout=1)        0.003   Mcount_M_countTest_q_cy[15]
    SLICE_X6Y22.CMUX     Tcinc                 0.289   Result[19]
                                                       Mcount_M_countTest_q_xor<19>
    SLICE_X4Y21.A2       net (fanout=1)        0.772   Result[18]
    SLICE_X4Y21.CLK      Tas                   0.339   M_countTest_q[19]
                                                       M_countTest_q_18_dpot
                                                       M_countTest_q_18
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.621ns logic, 1.236ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X4Y16.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myFsm_q/CLK
  Logical resource: M_myFsm_q/CK
  Location pin: SLICE_X4Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_countTest_q[19]/CLK
  Logical resource: M_countTest_q_18/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_countTest_q[19]/CLK
  Logical resource: M_countTest_q_19/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[3]/CLK
  Logical resource: myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X10Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[7]/CLK
  Logical resource: myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X10Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X10Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X10Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X10Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[11]/CLK
  Logical resource: myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X10Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[15]/CLK
  Logical resource: myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X10Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[19]/CLK
  Logical resource: myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myBlinker/M_counter_q[23]/CLK
  Logical resource: myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 789 paths, 0 nets, and 188 connections

Design statistics:
   Minimum period:   3.331ns{1}   (Maximum frequency: 300.210MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 06 22:35:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



