var messages = { "messageData" :[
{"recid":0,"messageId":"2f0af0e0","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression FRAC_DECI_OUT[DATA_ADDR], LHS Width 20, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 176.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":176}],"argList":{"2":"20","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"0"},"argInstanceList":{},"argLineList":{"6":"176"},"rtlId":"2f4a23e7_00200"},
{"recid":1,"messageId":"e0190b6b","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression IIR_24_OUT[DATA_ADDR-72], LHS Width 20, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 181.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":181}],"argList":{"2":"20","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"1"},"argInstanceList":{},"argLineList":{"6":"181"},"rtlId":"2f4a23e7_00200"},
{"recid":2,"messageId":"44460aa2","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression IIR_5_1_OUT[DATA_ADDR-72-5], LHS Width 20, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 182.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":182}],"argList":{"2":"20","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"2"},"argInstanceList":{},"argLineList":{"6":"182"},"rtlId":"2f4a23e7_00200"},
{"recid":3,"messageId":"739cc68","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression IIR_5_2_OUT[DATA_ADDR-72-10], LHS Width 20, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 183.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[3],"fileLineList":[{"0":183}],"argList":{"2":"20","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"3"},"argInstanceList":{},"argLineList":{"6":"183"},"rtlId":"2f4a23e7_00200"},
{"recid":4,"messageId":"a98363b5","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression CIC_R_OUT, LHS Width 5, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 193.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[4],"fileLineList":[{"0":193}],"argList":{"2":"5","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"4"},"argInstanceList":{},"argLineList":{"6":"193"},"rtlId":"2f4a23e7_00200"},
{"recid":5,"messageId":"e4da99fc","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression CTRL[DATA_ADDR-72-15-1], LHS Width 1, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 197.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[5],"fileLineList":[{"0":197}],"argList":{"2":"1","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"5"},"argInstanceList":{},"argLineList":{"6":"197"},"rtlId":"2f4a23e7_00200"},
{"recid":6,"messageId":"2b03861b","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression OUT_SEL, LHS Width 2, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 199.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[6],"fileLineList":[{"0":199}],"argList":{"2":"2","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"6"},"argInstanceList":{},"argLineList":{"6":"199"},"rtlId":"2f4a23e7_00200"},
{"recid":7,"messageId":"42be5abb","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression COEFF_SEL, LHS Width 3, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 201.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[7],"fileLineList":[{"0":201}],"argList":{"2":"3","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"7"},"argInstanceList":{},"argLineList":{"6":"201"},"rtlId":"2f4a23e7_00200"},
{"recid":8,"messageId":"7b73c852","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression STATUS, LHS Width 3, RHS Width 32, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 203.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[8],"fileLineList":[{"0":203}],"argList":{"2":"3","3":"32","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"8"},"argInstanceList":{},"argLineList":{"6":"203"},"rtlId":"2f4a23e7_00200"},
{"recid":9,"messageId":"e697ba89","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression raw, LHS Width 20, RHS Width 38, Module rounding_overflow_arith, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv, Line 52.","moduleName":"rounding_overflow_arith","uniqueModuleName":"rounding_overflow_arith_604297174","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[9],"fileLineList":[{"1":52}],"argList":{"2":"20","3":"38","4":"rounding_overflow_arith"},"argFileList":{"5":"1"},"argSignalList":{"1":"9"},"argInstanceList":{},"argLineList":{"6":"52"},"rtlId":"f7f7df8b_00200"},
{"recid":10,"messageId":"9e3f450d","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_overflow","messagesString":"Width of assignment RHS is greater than width of LHS.  LHS Expression raw, LHS Width 24, RHS Width 42, Module rounding_overflow_arith, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv, Line 52.","moduleName":"rounding_overflow_arith","uniqueModuleName":"rounding_overflow_arith_1380457753","statusName":"uninspected","priority":"3","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.4.3, 2.10.6.1, 2.10.6.2","alias":"","instanceList":[],"signalList":[9],"fileLineList":[{"1":52}],"argList":{"2":"24","3":"42","4":"rounding_overflow_arith"},"argFileList":{"5":"1"},"argSignalList":{"1":"9"},"argInstanceList":{},"argLineList":{"6":"52"},"rtlId":"f7f7df8b_00200"},
{"recid":11,"messageId":"ead9700a","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 20, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 215.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":215}],"argList":{"2":"32","3":"20","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"215"},"rtlId":"cf612ebb_00200"},
{"recid":12,"messageId":"4708e486","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 20, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 217.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":217}],"argList":{"2":"32","3":"20","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"217"},"rtlId":"2b8191f1_00200"},
{"recid":13,"messageId":"6f2ee4bd","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 20, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 219.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":219}],"argList":{"2":"32","3":"20","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"219"},"rtlId":"bcae1000_00200"},
{"recid":14,"messageId":"faad0ddf","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 20, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 221.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":221}],"argList":{"2":"32","3":"20","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"221"},"rtlId":"448d19c_00200"},
{"recid":15,"messageId":"632092d9","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 5, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 223.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":223}],"argList":{"2":"32","3":"5","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"223"},"rtlId":"4727e2f7_00200"},
{"recid":16,"messageId":"dcede604","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 1, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 225.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":225}],"argList":{"2":"32","3":"1","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"225"},"rtlId":"111938fb_00200"},
{"recid":17,"messageId":"a12b0c83","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 2, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 227.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":227}],"argList":{"2":"32","3":"2","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"227"},"rtlId":"34fe96c4_00200"},
{"recid":18,"messageId":"1b12371d","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 3, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 229.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":229}],"argList":{"2":"32","3":"3","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"229"},"rtlId":"72a1a2ca_00200"},
{"recid":19,"messageId":"a6a48ab3","severityName":"Error","categoryName":"Rtl Design Style","checksName":"assign_width_underflow","messagesString":"Width of assignment RHS is less than width of LHS.  LHS Expression PRDATA, LHS Width 32, RHS Width 3, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 231.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"2","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.3.2, 2.10.3.3, 2.10.3.4, 2.10.6.2","alias":"","instanceList":[],"signalList":[10],"fileLineList":[{"0":231}],"argList":{"2":"32","3":"3","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"1":"10"},"argInstanceList":{},"argLineList":{"6":"231"},"rtlId":"e4bb2000_00200"},
{"recid":20,"messageId":"a7a1ca4d","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits result_interm[20:16], Module rounding_overflow_arith, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv, Line 41.","moduleName":"rounding_overflow_arith","uniqueModuleName":"rounding_overflow_arith_2155540","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[11],"fileLineList":[{"1":41}],"argList":{"4":"rounding_overflow_arith"},"argFileList":{"5":"1"},"argSignalList":{"7":"11"},"argInstanceList":{},"argLineList":{"6":"41"},"rtlId":""},
{"recid":21,"messageId":"39b80883","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"bus_bits_not_read","messagesString":"Bus has one or more bits that are not read. Bus unread bits result_interm[24:16], Module rounding_overflow_arith, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv, Line 41.","moduleName":"rounding_overflow_arith","uniqueModuleName":"rounding_overflow_arith_1380457753","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[12],"fileLineList":[{"1":41}],"argList":{"4":"rounding_overflow_arith"},"argFileList":{"5":"1"},"argSignalList":{"7":"12"},"argInstanceList":{},"argLineList":{"6":"41"},"rtlId":""},
{"recid":22,"messageId":"9cfcf0b3","severityName":"Info","categoryName":"Rtl Design Style","checksName":"implicit_wire","messagesString":"Module has an implicit wire. Signal cic_overflow, Module TOP, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv, Line 152.","moduleName":"TOP","uniqueModuleName":"TOP_1352812065","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[13],"fileLineList":[{"2":152}],"argList":{"4":"TOP"},"argFileList":{"5":"2"},"argSignalList":{"8":"13"},"argInstanceList":{},"argLineList":{"6":"152"},"rtlId":""},
{"recid":23,"messageId":"f1eba636","severityName":"Info","categoryName":"Rtl Design Style","checksName":"implicit_wire","messagesString":"Module has an implicit wire. Signal cic_underflow, Module TOP, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv, Line 153.","moduleName":"TOP","uniqueModuleName":"TOP_1352812065","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[14],"fileLineList":[{"2":153}],"argList":{"4":"TOP"},"argFileList":{"5":"2"},"argSignalList":{"8":"14"},"argInstanceList":{},"argLineList":{"6":"153"},"rtlId":""},
{"recid":24,"messageId":"4ba18ee0","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 184.","moduleName":"fractional_decimator","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":184}],"argList":{"4":"fractional_decimator"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"184"},"rtlId":"ee720f0d_00200"},
{"recid":25,"messageId":"deda56a0","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 187.","moduleName":"fractional_decimator","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":187}],"argList":{"4":"fractional_decimator"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"187"},"rtlId":"17bb8f04_00200"},
{"recid":26,"messageId":"16fab0d6","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 139.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":139}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"139"},"rtlId":"78614bc3_00200"},
{"recid":27,"messageId":"7a2827fa","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 141.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":141}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"141"},"rtlId":"7addccf7_00200"},
{"recid":28,"messageId":"33a7c447","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 143.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":143}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"143"},"rtlId":"f275cf33_00200"},
{"recid":29,"messageId":"4a742810","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 146.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":146}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"146"},"rtlId":"a4d16f57_00200"},
{"recid":30,"messageId":"94017fac","severityName":"Info","categoryName":"Rtl Design Style","checksName":"multiplication_operator","messagesString":"Expression has a multiplication operator. Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 148.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":148}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"148"},"rtlId":"be520ba9_00200"},
{"recid":31,"messageId":"b693565a","severityName":"Warning","categoryName":"Connectivity","checksName":"unconnected_inst_output","messagesString":"Instance output is not connected or drives no logic. Port valid_out, Instance COMB_INST_0, Instantiated in module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 117","moduleName":"CIC","uniqueModuleName":"CIC_1718598669","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[0],"signalList":[15],"fileLineList":[{"5":117}],"argList":{"4":"CIC"},"argFileList":{"5":"5"},"argSignalList":{"9":"15"},"argInstanceList":{"10":"0"},"argLineList":{"6":"117"},"rtlId":""},
{"recid":32,"messageId":"b646737a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name SETUP, Reason SDF or EDIF keyword, Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 33.","moduleName":"APB_Bridge","uniqueModuleName":"APB_Bridge_2107967174","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[16],"fileLineList":[{"6":33}],"argList":{"12":"SDF or EDIF keyword","4":"APB_Bridge"},"argFileList":{"5":"6"},"argSignalList":{"11":"16"},"argInstanceList":{},"argLineList":{"6":"33"},"rtlId":""},
{"recid":33,"messageId":"3cae603","severityName":"Info","categoryName":"Nomenclature Style","checksName":"reserved_keyword","messagesString":"Name of the design element matches a reserved keyword. Name ACCESS, Reason VHDL keyword, Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 34.","moduleName":"APB_Bridge","uniqueModuleName":"APB_Bridge_2107967174","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.1.3","alias":"","instanceList":[],"signalList":[17],"fileLineList":[{"6":34}],"argList":{"12":"VHDL keyword","4":"APB_Bridge"},"argFileList":{"5":"6"},"argSignalList":{"11":"17"},"argInstanceList":{},"argLineList":{"6":"34"},"rtlId":""},
{"recid":34,"messageId":"c4d28c99","severityName":"Error","categoryName":"Simulation","checksName":"case_default_missing","messagesString":"Case statement is missing the default clause or does not cover all possible scenarios, which infers a latch. Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 102.","moduleName":"APB_Bridge","uniqueModuleName":"APB_Bridge_2107967174","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.8.1.4","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"6":102}],"argList":{"4":"APB_Bridge"},"argFileList":{"5":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"102"},"rtlId":"279d97d4_00201"},
{"recid":35,"messageId":"b3785250","severityName":"Error","categoryName":"Simulation","checksName":"case_default_missing","messagesString":"Case statement is missing the default clause or does not cover all possible scenarios, which infers a latch. Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 174.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.8.1.4","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":174}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"174"},"rtlId":"a12815af_00201"},
{"recid":36,"messageId":"e16c5b91","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"latch_inferred","messagesString":"Latch inferred. Signal coeff_out[71:5], Module TOP, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv, Line 45.","moduleName":"TOP","uniqueModuleName":"TOP","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.1.1, 2.2.1.2, 2.2.3.1, 2.4.1.1, 2.7.1.3","alias":"","instanceList":[],"signalList":[18],"fileLineList":[{"2":45}],"argList":{"4":"TOP"},"argFileList":{"5":"2"},"argSignalList":{"8":"18"},"argInstanceList":{},"argLineList":{"6":"45"},"rtlId":""},
{"recid":37,"messageId":"8f1f298a","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_24_OUT[DATA_ADDR-TAPS], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 181.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[19],"fileLineList":[{"0":181}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"19"},"argInstanceList":{},"argLineList":{"6":"181"},"rtlId":""},
{"recid":38,"messageId":"843c47cb","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_5_1_OUT[DATA_ADDR-TAPS-NUM_DENUM], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 182.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[20],"fileLineList":[{"0":182}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"20"},"argInstanceList":{},"argLineList":{"6":"182"},"rtlId":""},
{"recid":39,"messageId":"b68c11b","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_5_2_OUT[DATA_ADDR-TAPS-2*NUM_DENUM], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 183.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[21],"fileLineList":[{"0":183}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"21"},"argInstanceList":{},"argLineList":{"6":"183"},"rtlId":""},
{"recid":40,"messageId":"a77bb694","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array CTRL[DATA_ADDR-TAPS-3*NUM_DENUM-1], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 197.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[22],"fileLineList":[{"0":197}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"22"},"argInstanceList":{},"argLineList":{"6":"197"},"rtlId":""},
{"recid":41,"messageId":"8f1f298a_1","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_24_OUT[DATA_ADDR-TAPS], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 217.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[19],"fileLineList":[{"0":217}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"19"},"argInstanceList":{},"argLineList":{"6":"217"},"rtlId":""},
{"recid":42,"messageId":"843c47cb_1","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_5_1_OUT[DATA_ADDR-TAPS-NUM_DENUM], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 219.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[20],"fileLineList":[{"0":219}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"20"},"argInstanceList":{},"argLineList":{"6":"219"},"rtlId":""},
{"recid":43,"messageId":"b68c11b_1","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array IIR_5_2_OUT[DATA_ADDR-TAPS-2*NUM_DENUM], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 221.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[21],"fileLineList":[{"0":221}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"21"},"argInstanceList":{},"argLineList":{"6":"221"},"rtlId":""},
{"recid":44,"messageId":"a77bb694_1","severityName":"Error","categoryName":"Rtl Design Style","checksName":"array_index_with_expr","messagesString":"Index value of an array has expression. Array CTRL[DATA_ADDR-TAPS-3*NUM_DENUM-1], Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 225.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.1.6.3","alias":"","instanceList":[],"signalList":[22],"fileLineList":[{"0":225}],"argList":{"4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"13":"22"},"argInstanceList":{},"argLineList":{"6":"225"},"rtlId":""},
{"recid":45,"messageId":"b6ebd680","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"for_stmt_with_complex_logic","messagesString":"For statement has complex logic. Module COMB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/comb.sv, For statement at line 34, Statement(s) at lines 35 and 35 may introduce cascading logic.","moduleName":"COMB","uniqueModuleName":"COMB_1853345348","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.9.1.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"7":34},{"7":35},{"7":35}],"argList":{"4":"COMB"},"argFileList":{"5":"7"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"34","14":"35","15":"35"},"rtlId":"b072e516_00200"},
{"recid":46,"messageId":"84093d41","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"for_stmt_with_complex_logic","messagesString":"For statement has complex logic. Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, For statement at line 146, Statement(s) at lines 147 and 147 may introduce cascading logic.","moduleName":"fractional_decimator","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.9.1.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":146},{"3":147},{"3":147}],"argList":{"4":"fractional_decimator"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"146","14":"147","15":"147"},"rtlId":"ccf243c5_00200"},
{"recid":47,"messageId":"394c2700","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"for_stmt_with_complex_logic","messagesString":"For statement has complex logic. Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, For statement at line 182, Statement(s) at lines 190 and 190 may introduce cascading logic.","moduleName":"fractional_decimator","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.9.1.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":182},{"3":190},{"3":190}],"argList":{"4":"fractional_decimator"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"182","14":"190","15":"190"},"rtlId":"85dfda7e_00200"},
{"recid":48,"messageId":"80dc742","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"assign_with_multi_arith_operations","messagesString":"Assignment statement has more than one arithmetic operation. Expression DATA_ADDR-72-5, Operator Count 2, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv Line 219.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.6, 2.10.6.7","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":219}],"argList":{"16":"DATA_ADDR-72-5","17":"2","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"219"},"rtlId":"7da2b6f8_00200"},
{"recid":49,"messageId":"2ba50abd","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"assign_with_multi_arith_operations","messagesString":"Assignment statement has more than one arithmetic operation. Expression DATA_ADDR-72-10, Operator Count 2, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv Line 221.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.6, 2.10.6.7","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":221}],"argList":{"16":"DATA_ADDR-72-10","17":"2","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"221"},"rtlId":"7714db7c_00200"},
{"recid":50,"messageId":"d8690a8c","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"assign_with_multi_arith_operations","messagesString":"Assignment statement has more than one arithmetic operation. Expression DATA_ADDR-72-15-1, Operator Count 3, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv Line 225.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.6, 2.10.6.7","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":225}],"argList":{"16":"DATA_ADDR-72-15-1","17":"3","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"225"},"rtlId":"646e12fe_00200"},
{"recid":51,"messageId":"bd7aeb06","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"assign_with_multi_arith_operations","messagesString":"Assignment statement has more than one arithmetic operation. Expression num_products[0]+num_products[1]+num_products[2]-(den_products[0]+den_products[1]), Operator Count 3, Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv Line 151.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.6.6, 2.10.6.7","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":151}],"argList":{"16":"num_products[0]+num_products[1]+num_products[2]-(den_products[0]+den_products[1])","17":"3","4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"151"},"rtlId":"fd16530f_00200"},
{"recid":52,"messageId":"79e73b98","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"if_else_nested_large","messagesString":"Number of if-if or if-else if statements defined are more than the specified limit. Limit 7, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, First Violated Line 228, Total Count 9.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.7.3.1, 2.7.3.4","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":228}],"argList":{"18":"7","4":"MPRAM","17":"9"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"228"},"rtlId":""},
{"recid":53,"messageId":"849ef868","severityName":"Info","categoryName":"Rtl Design Style","checksName":"fsm_without_one_hot_encoding","messagesString":"FSM encoding is not one-hot. Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 73.","moduleName":"APB_Bridge","uniqueModuleName":"APB_Bridge_2107967174","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.11.4.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"6":73}],"argList":{"4":"APB_Bridge"},"argFileList":{"5":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"73"},"rtlId":"7389c170_00200"},
{"recid":54,"messageId":"c5dfeac5","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"if_stmt_with_arith_expr","messagesString":"Arithmetic operation is used in conditional expression of if statement. Expression dec_factor-1, Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 87.","moduleName":"CIC","uniqueModuleName":"CIC_1718598669","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.10.7.1","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":87}],"argList":{"16":"dec_factor-1","4":"CIC"},"argFileList":{"5":"5"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"87"},"rtlId":""},
{"recid":55,"messageId":"f28324de","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 6, Specified limit 5, Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 95.","moduleName":"APB_Bridge","uniqueModuleName":"APB_Bridge_2107967174","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"6":95}],"argList":{"17":"6","18":"5","4":"APB_Bridge"},"argFileList":{"5":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"95"},"rtlId":""},
{"recid":56,"messageId":"f7d79026","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 15, Specified limit 5, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 98.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":98}],"argList":{"17":"15","18":"5","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"98"},"rtlId":""},
{"recid":57,"messageId":"2f96d7b1","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 7, Specified limit 5, Module rounding_overflow_arith, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/rounding_overflow_handling.sv, Line 79.","moduleName":"rounding_overflow_arith","uniqueModuleName":"rounding_overflow_arith_1380457753","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"1":79}],"argList":{"17":"7","18":"5","4":"rounding_overflow_arith"},"argFileList":{"5":"1"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"79"},"rtlId":""},
{"recid":58,"messageId":"1ae15ab6","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter ADDR_WIDTH, Total count 4, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 2, Second module: Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 2","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":2},{"6":2}],"argList":{"19":"ADDR_WIDTH","17":"4","20":"APB","22":"APB_Bridge"},"argFileList":{"21":"8","23":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"2","15":"2"},"rtlId":""},
{"recid":59,"messageId":"573dcc10","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter PDATA_WIDTH, Total count 2, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 3, Second module: Module TOP, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/TOP.sv, Line 19","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":3},{"2":19}],"argList":{"19":"PDATA_WIDTH","17":"2","20":"APB","22":"TOP"},"argFileList":{"21":"8","23":"2"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"3","15":"19"},"rtlId":""},
{"recid":60,"messageId":"17e6da01","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DATA_WIDTH, Total count 10, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 4, Second module: Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 3","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":4},{"6":3}],"argList":{"19":"DATA_WIDTH","17":"10","20":"APB","22":"APB_Bridge"},"argFileList":{"21":"8","23":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"4","15":"3"},"rtlId":""},
{"recid":61,"messageId":"41bd2566","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF_WIDTH, Total count 7, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 5, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 5","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":5},{"9":5}],"argList":{"19":"COEFF_WIDTH","17":"7","20":"APB","22":"CORE"},"argFileList":{"21":"8","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"5","15":"5"},"rtlId":""},
{"recid":62,"messageId":"d2ee2a2e","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter N_TAP, Total count 4, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 6, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 8","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":6},{"9":8}],"argList":{"19":"N_TAP","17":"4","20":"APB","22":"CORE"},"argFileList":{"21":"8","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"6","15":"8"},"rtlId":""},
{"recid":63,"messageId":"8075ca00","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter NUM_DENUM, Total count 3, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 7, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 6","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":7},{"0":6}],"argList":{"19":"NUM_DENUM","17":"3","20":"APB","22":"MPRAM"},"argFileList":{"21":"8","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"7","15":"6"},"rtlId":""},
{"recid":64,"messageId":"15b5399d","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COMP, Total count 4, First module: Module APB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB.sv, Line 8, Second module: Module APB_Bridge, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/APB_Bridge.sv, Line 7","moduleName":"APB","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"8":8},{"6":7}],"argList":{"19":"COMP","17":"4","20":"APB","22":"APB_Bridge"},"argFileList":{"21":"8","23":"6"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"8","15":"7"},"rtlId":""},
{"recid":65,"messageId":"9484471b","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF_FRAC, Total count 5, First module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 6, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 5","moduleName":"CORE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"9":6},{"4":5}],"argList":{"19":"COEFF_FRAC","17":"5","20":"CORE","22":"IIR"},"argFileList":{"21":"9","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"6","15":"5"},"rtlId":""},
{"recid":66,"messageId":"dad1e8c5","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter NUM_COEFF_DEPTH, Total count 3, First module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 11, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 8","moduleName":"CORE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"9":11},{"4":8}],"argList":{"19":"NUM_COEFF_DEPTH","17":"3","20":"CORE","22":"IIR"},"argFileList":{"21":"9","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"11","15":"8"},"rtlId":""},
{"recid":67,"messageId":"421590ca","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DEN_COEFF_DEPTH, Total count 3, First module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 12, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 9","moduleName":"CORE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"9":12},{"4":9}],"argList":{"19":"DEN_COEFF_DEPTH","17":"3","20":"CORE","22":"IIR"},"argFileList":{"21":"9","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"12","15":"9"},"rtlId":""},
{"recid":68,"messageId":"3ccd0e17","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF_DEPTH, Total count 3, First module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 13, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 10","moduleName":"CORE","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"9":13},{"4":10}],"argList":{"19":"COEFF_DEPTH","17":"3","20":"CORE","22":"IIR"},"argFileList":{"21":"9","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"13","15":"10"},"rtlId":""},
{"recid":69,"messageId":"778614df","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF0, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 48, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 32","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":48},{"3":32}],"argList":{"19":"COEFF0","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"48","15":"32"},"rtlId":""},
{"recid":70,"messageId":"9f0a3122","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF18, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 48, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 32","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":48},{"3":32}],"argList":{"19":"COEFF18","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"48","15":"32"},"rtlId":""},
{"recid":71,"messageId":"b6694bc5","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF1, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 49, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 33","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":49},{"3":33}],"argList":{"19":"COEFF1","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"49","15":"33"},"rtlId":""},
{"recid":72,"messageId":"5ee56e38","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF19, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 49, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 33","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":49},{"3":33}],"argList":{"19":"COEFF19","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"49","15":"33"},"rtlId":""},
{"recid":73,"messageId":"2f29acaa","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF2, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 50, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 34","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":50},{"3":34}],"argList":{"19":"COEFF2","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"50","15":"34"},"rtlId":""},
{"recid":74,"messageId":"fb51ea99","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF20, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 50, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 34","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":50},{"3":34}],"argList":{"19":"COEFF20","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"50","15":"34"},"rtlId":""},
{"recid":75,"messageId":"3abeb583","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF21, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 51, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 35","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":51},{"3":35}],"argList":{"19":"COEFF21","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"51","15":"35"},"rtlId":""},
{"recid":76,"messageId":"eec6f3b0","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF3, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 51, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 35","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":51},{"3":35}],"argList":{"19":"COEFF3","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"51","15":"35"},"rtlId":""},
{"recid":77,"messageId":"a3fe52ec","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF22, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 52, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 36","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":52},{"3":36}],"argList":{"19":"COEFF22","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"52","15":"36"},"rtlId":""},
{"recid":78,"messageId":"c6d96435","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF4, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 52, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 36","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":52},{"3":36}],"argList":{"19":"COEFF4","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"52","15":"36"},"rtlId":""},
{"recid":79,"messageId":"62110df6","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF23, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 53, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 37","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":53},{"3":37}],"argList":{"19":"COEFF23","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"53","15":"37"},"rtlId":""},
{"recid":80,"messageId":"7363b2f","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF5, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 53, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 37","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":53},{"3":37}],"argList":{"19":"COEFF5","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"53","15":"37"},"rtlId":""},
{"recid":81,"messageId":"4a0e9a73","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF24, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 54, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 38","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":54},{"3":38}],"argList":{"19":"COEFF24","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"54","15":"38"},"rtlId":""},
{"recid":82,"messageId":"9e76dc40","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF6, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 54, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 38","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":54},{"3":38}],"argList":{"19":"COEFF6","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"54","15":"38"},"rtlId":""},
{"recid":83,"messageId":"8be1c569","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF25, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 55, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 39","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":55},{"3":39}],"argList":{"19":"COEFF25","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"55","15":"39"},"rtlId":""},
{"recid":84,"messageId":"5f99835a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF7, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 55, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 39","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":55},{"3":39}],"argList":{"19":"COEFF7","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"55","15":"39"},"rtlId":""},
{"recid":85,"messageId":"12a12206","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF26, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 56, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 40","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":56},{"3":40}],"argList":{"19":"COEFF26","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"56","15":"40"},"rtlId":""},
{"recid":86,"messageId":"ce49f34a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF8, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 56, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 40","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":56},{"3":40}],"argList":{"19":"COEFF8","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"56","15":"40"},"rtlId":""},
{"recid":87,"messageId":"d34e7d1c","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF27, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 57, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 41","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":57},{"3":41}],"argList":{"19":"COEFF27","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"57","15":"41"},"rtlId":""},
{"recid":88,"messageId":"fa6ac50","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF9, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 57, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 41","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":57},{"3":41}],"argList":{"19":"COEFF9","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"57","15":"41"},"rtlId":""},
{"recid":89,"messageId":"26c5d6b7","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF10, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 58, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 42","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":58},{"3":42}],"argList":{"19":"COEFF10","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"58","15":"42"},"rtlId":""},
{"recid":90,"messageId":"429e0d0c","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF28, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 58, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 42","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":58},{"3":42}],"argList":{"19":"COEFF28","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"58","15":"42"},"rtlId":""},
{"recid":91,"messageId":"e72a89ad","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF11, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 59, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 43","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":59},{"3":43}],"argList":{"19":"COEFF11","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"59","15":"43"},"rtlId":""},
{"recid":92,"messageId":"83715216","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF29, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 59, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 43","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":59},{"3":43}],"argList":{"19":"COEFF29","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"59","15":"43"},"rtlId":""},
{"recid":93,"messageId":"7e6a6ec2","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF12, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 60, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 44","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":60},{"3":44}],"argList":{"19":"COEFF12","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"60","15":"44"},"rtlId":""},
{"recid":94,"messageId":"6f2fcbc","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF30, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 60, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 44","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":60},{"3":44}],"argList":{"19":"COEFF30","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"60","15":"44"},"rtlId":""},
{"recid":95,"messageId":"bf8531d8","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF13, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 61, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 45","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":61},{"3":45}],"argList":{"19":"COEFF13","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"61","15":"45"},"rtlId":""},
{"recid":96,"messageId":"c71da3a6","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF31, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 61, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 45","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":61},{"3":45}],"argList":{"19":"COEFF31","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"61","15":"45"},"rtlId":""},
{"recid":97,"messageId":"979aa65d","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF14, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 62, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 46","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":62},{"3":46}],"argList":{"19":"COEFF14","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"62","15":"46"},"rtlId":""},
{"recid":98,"messageId":"5e5d44c9","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF32, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 62, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 46","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":62},{"3":46}],"argList":{"19":"COEFF32","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"62","15":"46"},"rtlId":""},
{"recid":99,"messageId":"5675f947","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF15, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 63, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 47","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":63},{"3":47}],"argList":{"19":"COEFF15","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"63","15":"47"},"rtlId":""},
{"recid":100,"messageId":"9fb21bd3","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF33, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 63, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 47","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":63},{"3":47}],"argList":{"19":"COEFF33","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"63","15":"47"},"rtlId":""},
{"recid":101,"messageId":"cf351e28","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF16, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 64, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 48","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":64},{"3":48}],"argList":{"19":"COEFF16","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"64","15":"48"},"rtlId":""},
{"recid":102,"messageId":"b7ad8c56","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF34, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 64, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 48","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":64},{"3":48}],"argList":{"19":"COEFF34","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"64","15":"48"},"rtlId":""},
{"recid":103,"messageId":"eda4132","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF17, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 65, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 49","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":65},{"3":49}],"argList":{"19":"COEFF17","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"65","15":"49"},"rtlId":""},
{"recid":104,"messageId":"7642d34c","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter COEFF35, Total count 2, First module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 65, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 49","moduleName":"MPRAM","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":65},{"3":49}],"argList":{"19":"COEFF35","17":"2","20":"MPRAM","22":"fractional_decimator"},"argFileList":{"21":"0","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"65","15":"49"},"rtlId":""},
{"recid":105,"messageId":"3576c141","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DATA_FRAC, Total count 6, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 18, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 4","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":18},{"9":4}],"argList":{"19":"DATA_FRAC","17":"6","20":"CIC","22":"CORE"},"argFileList":{"21":"5","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"18","15":"4"},"rtlId":""},
{"recid":106,"messageId":"ae438b03","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter Q, Total count 3, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 19, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 16","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":19},{"9":16}],"argList":{"19":"Q","17":"3","20":"CIC","22":"CORE"},"argFileList":{"21":"5","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"19","15":"16"},"rtlId":""},
{"recid":107,"messageId":"589940ee","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter N, Total count 4, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 20, Second module: Module COMB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/comb.sv, Line 12","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":20},{"7":12}],"argList":{"19":"N","17":"4","20":"CIC","22":"COMB"},"argFileList":{"21":"5","23":"7"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"20","15":"12"},"rtlId":""},
{"recid":108,"messageId":"9c68b503","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter MAX_DEC_FACTOR, Total count 2, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 21, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 18","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":21},{"9":18}],"argList":{"19":"MAX_DEC_FACTOR","17":"2","20":"CIC","22":"CORE"},"argFileList":{"21":"5","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"21","15":"18"},"rtlId":""},
{"recid":109,"messageId":"88a24f12","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter ACC_FRAC, Total count 4, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 22, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 15","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":22},{"4":15}],"argList":{"19":"ACC_FRAC","17":"4","20":"CIC","22":"IIR"},"argFileList":{"21":"5","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"22","15":"15"},"rtlId":""},
{"recid":110,"messageId":"b6c9a509","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter ACC_WIDTH, Total count 6, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 23, Second module: Module COMB, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/comb.sv, Line 11","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":23},{"7":11}],"argList":{"19":"ACC_WIDTH","17":"6","20":"CIC","22":"COMB"},"argFileList":{"21":"5","23":"7"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"23","15":"11"},"rtlId":""},
{"recid":111,"messageId":"73548de3","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter DEC_WIDTH, Total count 2, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 24, Second module: Module CORE, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/CORE.sv, Line 19","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":24},{"9":19}],"argList":{"19":"DEC_WIDTH","17":"2","20":"CIC","22":"CORE"},"argFileList":{"21":"5","23":"9"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"24","15":"19"},"rtlId":""},
{"recid":112,"messageId":"1504a0bf","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter SCALE, Total count 4, First module: Module CIC, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/cic.sv, Line 25, Second module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 16","moduleName":"CIC","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"5":25},{"4":16}],"argList":{"19":"SCALE","17":"4","20":"CIC","22":"IIR"},"argFileList":{"21":"5","23":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"25","15":"16"},"rtlId":""},
{"recid":113,"messageId":"b88c149a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter PROD_WIDTH, Total count 3, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 12, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 9","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":12},{"3":9}],"argList":{"19":"PROD_WIDTH","17":"3","20":"IIR","22":"fractional_decimator"},"argFileList":{"21":"4","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"12","15":"9"},"rtlId":""},
{"recid":114,"messageId":"48eaaab3","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter PROD_FRAC, Total count 3, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 13, Second module: Module fractional_decimator, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 10","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":13},{"3":10}],"argList":{"19":"PROD_FRAC","17":"3","20":"IIR","22":"fractional_decimator"},"argFileList":{"21":"4","23":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"13","15":"10"},"rtlId":""},
{"recid":115,"messageId":"1c01d44b","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B0_1, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 38, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 69","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":38},{"0":69}],"argList":{"19":"B0_1","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"38","15":"69"},"rtlId":""},
{"recid":116,"messageId":"7578df2e","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B1_1, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 39, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 70","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":39},{"0":70}],"argList":{"19":"B1_1","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"39","15":"70"},"rtlId":""},
{"recid":117,"messageId":"cef3c281","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B2_1, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 40, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 71","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":40},{"0":71}],"argList":{"19":"B2_1","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"40","15":"71"},"rtlId":""},
{"recid":118,"messageId":"33aaea4a","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A1_1, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 42, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 73","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":42},{"0":73}],"argList":{"19":"A1_1","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"42","15":"73"},"rtlId":""},
{"recid":119,"messageId":"8821f7e5","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A2_1, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 43, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 74","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":43},{"0":74}],"argList":{"19":"A2_1","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"43","15":"74"},"rtlId":""},
{"recid":120,"messageId":"23caaade","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B0_2, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 46, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 77","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":46},{"0":77}],"argList":{"19":"B0_2","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"46","15":"77"},"rtlId":""},
{"recid":121,"messageId":"4ab3a1bb","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B1_2, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 47, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 78","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":47},{"0":78}],"argList":{"19":"B1_2","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"47","15":"78"},"rtlId":""},
{"recid":122,"messageId":"f138bc14","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B2_2, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 48, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 79","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":48},{"0":79}],"argList":{"19":"B2_2","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"48","15":"79"},"rtlId":""},
{"recid":123,"messageId":"c6194df","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A1_2, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 50, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 81","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":50},{"0":81}],"argList":{"19":"A1_2","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"50","15":"81"},"rtlId":""},
{"recid":124,"messageId":"b7ea8970","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A2_2, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 51, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 82","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":51},{"0":82}],"argList":{"19":"A2_2","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"51","15":"82"},"rtlId":""},
{"recid":125,"messageId":"bf3e4863","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B0_2_4, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 54, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 85","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":54},{"0":85}],"argList":{"19":"B0_2_4","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"54","15":"85"},"rtlId":""},
{"recid":126,"messageId":"30666770","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B1_2_4, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 55, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 86","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":55},{"0":86}],"argList":{"19":"B1_2_4","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"55","15":"86"},"rtlId":""},
{"recid":127,"messageId":"7aff1004","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter B2_2_4, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 56, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 87","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":56},{"0":87}],"argList":{"19":"B2_2_4","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"56","15":"87"},"rtlId":""},
{"recid":128,"messageId":"67444b22","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A1_2_4, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 58, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 89","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":58},{"0":89}],"argList":{"19":"A1_2_4","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"58","15":"89"},"rtlId":""},
{"recid":129,"messageId":"2ddd3c56","severityName":"Info","categoryName":"Nomenclature Style","checksName":"parameter_name_duplicate","messagesString":"Same parameter name is used in more than one module. Parameter A2_2_4, Total count 2, First module: Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 59, Second module: Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 90","moduleName":"IIR","uniqueModuleName":"none","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Nomenclature Style","starcReference":"1.1.4.3, 3.2.2.2","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":59},{"0":90}],"argList":{"19":"A2_2_4","17":"2","20":"IIR","22":"MPRAM"},"argFileList":{"21":"4","23":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"14":"59","15":"90"},"rtlId":""},
{"recid":130,"messageId":"a61b19b1","severityName":"Error","categoryName":"Reset","checksName":"reset_set_non_const_assign","messagesString":"Signal is assigned non-constant value under set/reset condition. Signal iir_out, Module IIR, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 179.","moduleName":"IIR","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"","alias":"","instanceList":[],"signalList":[23],"fileLineList":[{"4":179}],"argList":{"4":"IIR"},"argFileList":{"5":"4"},"argSignalList":{"8":"23"},"argInstanceList":{},"argLineList":{"6":"179"},"rtlId":"7a5614f0_00200"},
{"recid":131,"messageId":"4dc0e717","severityName":"Info","categoryName":"Rtl Design Style","checksName":"line_char_large","messagesString":"Line has more characters than the specified limit. Current Count 112, Specified Limit 110, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 70.","moduleName":"none","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.1.4.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":70}],"argList":{"17":"112","18":"110"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"70"},"rtlId":""},
{"recid":132,"messageId":"4dc0e717_1","severityName":"Info","categoryName":"Rtl Design Style","checksName":"line_char_large","messagesString":"Line has more characters than the specified limit. Current Count 112, Specified Limit 110, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 185.","moduleName":"none","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.1.4.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":185}],"argList":{"17":"112","18":"110"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"185"},"rtlId":""},
{"recid":133,"messageId":"4dc0e717_2","severityName":"Info","categoryName":"Rtl Design Style","checksName":"line_char_large","messagesString":"Line has more characters than the specified limit. Current Count 112, Specified Limit 110, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/fractional_decimator.sv, Line 188.","moduleName":"none","uniqueModuleName":"fractional_decimator_352577411","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.1.4.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"3":188}],"argList":{"17":"112","18":"110"},"argFileList":{"5":"3"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"188"},"rtlId":""},
{"recid":134,"messageId":"9fee261f","severityName":"Info","categoryName":"Rtl Design Style","checksName":"line_char_large","messagesString":"Line has more characters than the specified limit. Current Count 113, Specified Limit 110, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/iir.sv, Line 151.","moduleName":"none","uniqueModuleName":"IIR_160106162","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"3.1.4.5","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"4":151}],"argList":{"17":"113","18":"110"},"argFileList":{"5":"4"},"argSignalList":{},"argInstanceList":{},"argLineList":{"6":"151"},"rtlId":""},
{"recid":135,"messageId":"12ccdba1","severityName":"Warning","categoryName":"Simulation","checksName":"data_type_not_recommended","messagesString":"Data type used is not recommended. Signal i, Unrecommended Type int, Module MPRAM, File D:/Mustafa/Projects/Digital_Design/Si_Clash_N/Design/DFE_Filter_Array/System/MPRAM.sv, Line 92.","moduleName":"MPRAM","uniqueModuleName":"MPRAM_969154764","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Simulation","starcReference":"2.1.2.1, 2.1.2.2, 2.1.2.4., 2.10.4.1","alias":"","instanceList":[],"signalList":[24],"fileLineList":[{"0":92}],"argList":{"24":"int","4":"MPRAM"},"argFileList":{"5":"0"},"argSignalList":{"8":"24"},"argInstanceList":{},"argLineList":{"6":"92"},"rtlId":""}]};
