
init.elf:     file format elf32-littlearm

Disassembly of section .text:

00000000 <_start>:
   0:	e10f0000 	mrs	r0, CPSR
   4:	e3c0001f 	bic	r0, r0, #31	; 0x1f
   8:	e38000d3 	orr	r0, r0, #211	; 0xd3
   c:	e129f000 	msr	CPSR_fc, r0
  10:	e3a00453 	mov	r0, #1392508928	; 0x53000000
  14:	e3a01000 	mov	r1, #0	; 0x0
  18:	e5801000 	str	r1, [r0]
  1c:	e3e01000 	mvn	r1, #0	; 0x0
  20:	e59f00dc 	ldr	r0, [pc, #220]	; 104 <mem_cfg_val+0x34>
  24:	e5801000 	str	r1, [r0]
  28:	e59f10d8 	ldr	r1, [pc, #216]	; 108 <mem_cfg_val+0x38>
  2c:	e59f00d8 	ldr	r0, [pc, #216]	; 10c <mem_cfg_val+0x3c>
  30:	e5801000 	str	r1, [r0]
  34:	e3a00000 	mov	r0, #0	; 0x0
  38:	ee070f17 	mcr	15, 0, r0, cr7, cr7, {0}
  3c:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
  40:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  44:	e3c00c23 	bic	r0, r0, #8960	; 0x2300
  48:	e3c00087 	bic	r0, r0, #135	; 0x87
  4c:	e3800002 	orr	r0, r0, #2	; 0x2
  50:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  54:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  58:	e3a01312 	mov	r1, #1207959552	; 0x48000000
  5c:	e28f206c 	add	r2, pc, #108	; 0x6c
  60:	e1a00000 	nop			(mov r0,r0)
  64:	e2813034 	add	r3, r1, #52	; 0x34
  68:	e4924004 	ldr	r4, [r2], #4
  6c:	e4814004 	str	r4, [r1], #4
  70:	e1510003 	cmp	r1, r3
  74:	1afffffb 	bne	68 <_start+0x68>
  78:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
  7c:	e3811103 	orr	r1, r1, #-1073741824	; 0xc0000000
  80:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}

00000084 <leds_flicker>:
  84:	e59f2084 	ldr	r2, [pc, #132]	; 110 <mem_cfg_val+0x40>
  88:	e3a03c55 	mov	r3, #21760	; 0x5500
  8c:	e5823000 	str	r3, [r2]
  90:	e59f507c 	ldr	r5, [pc, #124]	; 114 <mem_cfg_val+0x44>
  94:	e3a04000 	mov	r4, #0	; 0x0

00000098 <led_loop>:
  98:	e59f0078 	ldr	r0, [pc, #120]	; 118 <mem_cfg_val+0x48>
  9c:	eb000005 	bl	b8 <wait>
  a0:	e1e03204 	mvn	r3, r4, lsl #4
  a4:	e2844001 	add	r4, r4, #1	; 0x1
  a8:	e3540010 	cmp	r4, #16	; 0x10
  ac:	02444010 	subeq	r4, r4, #16	; 0x10
  b0:	e5853000 	str	r3, [r5]
  b4:	eafffff7 	b	98 <led_loop>

000000b8 <wait>:
  b8:	e2500001 	subs	r0, r0, #1	; 0x1
  bc:	1afffffd 	bne	b8 <wait>
  c0:	e1a0f00e 	mov	pc, lr
	...

000000d0 <mem_cfg_val>:
  d0:	2201d110 	andcs	sp, r1, #4	; 0x4
  d4:	00000700 	andeq	r0, r0, r0, lsl #14
  d8:	00000700 	andeq	r0, r0, r0, lsl #14
  dc:	00000700 	andeq	r0, r0, r0, lsl #14
  e0:	00001f4c 	andeq	r1, r0, ip, asr #30
  e4:	00000700 	andeq	r0, r0, r0, lsl #14
  e8:	00000700 	andeq	r0, r0, r0, lsl #14
  ec:	00018005 	andeq	r8, r1, r5
  f0:	00018005 	andeq	r8, r1, r5
  f4:	008c04f4 	streqd	r0, [ip], r4
  f8:	000000b1 	streqh	r0, [r0], -r1
  fc:	00000030 	andeq	r0, r0, r0, lsr r0
 100:	00000030 	andeq	r0, r0, r0, lsr r0
 104:	4a000008 	bmi	12c <mem_cfg_val+0x5c>
 108:	000003ff 	streqd	r0, [r0], -pc
 10c:	4a00001c 	bmi	184 <mem_cfg_val+0xb4>
 110:	56000050 	undefined
 114:	56000054 	undefined
 118:	000aae60 	andeq	sl, sl, r0, ror #28
 11c:	e1a00000 	nop			(mov r0,r0)
Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
	...
Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000045 	andeq	r0, r0, r5, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	tsteq	r4, r0
	...
  14:	0000011c 	andeq	r0, r0, ip, lsl r1
  18:	74696e69 	strvcbt	r6, [r9], #-3689
  1c:	2f00532e 	swics	0x0000532e
  20:	6b726f77 	blvs	1c9be04 <__bss_end__+0x1c93ce4>
  24:	6c63652f 	cfstr64vs	mvdx6, [r3], #-188
  28:	65737069 	ldrvsb	r7, [r3, #-105]!
  2c:	6f72705f 	swivs	0x0072705f
  30:	7463656a 	strvcbt	r6, [r3], #-1386
  34:	6e692f73 	mcrvs	15, 3, r2, cr9, cr3, {3}
  38:	47007469 	strmi	r7, [r0, -r9, ror #8]
  3c:	4120554e 	teqmi	r0, lr, asr #10
  40:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  44:	01003531 	tsteq	r0, r1, lsr r5
  48:	Address 0x48 is out of bounds.

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <__bss_end__+0x1f8af4>
   c:	13082508 	tstne	r8, #33554432	; 0x2000000
  10:	00000005 	andeq	r0, r0, r5
Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005e 	andeq	r0, r0, lr, asr r0
   4:	001a0002 	andeqs	r0, sl, r2
   8:	01020000 	tsteq	r2, r0
   c:	000a0efb 	streqd	r0, [sl], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	tsteq	r0, r0
  18:	696e6900 	stmvsdb	lr!, {r8, fp, sp, lr}^
  1c:	00532e74 	subeqs	r2, r3, r4, ror lr
  20:	00000000 	andeq	r0, r0, r0
  24:	00020500 	andeq	r0, r2, r0, lsl #10
  28:	03000000 	tsteq	r0, #0	; 0x0
  2c:	2c2c010c 	stfcss	f0, [ip], #-48
  30:	2c2c2d2c 	stccs	13, cr2, [ip], #-176
  34:	2c2c2c2d 	stccs	12, cr2, [ip], #-180
  38:	2c2d2c2c 	stccs	12, cr2, [sp], #-176
  3c:	2f2c2c2c 	swics	0x002c2c2c
  40:	2e2c2c30 	mcrcs	12, 1, r2, cr12, cr0, {1}
  44:	2c2c482c 	stccs	8, cr4, [ip], #-176
  48:	2c2d2c2c 	stccs	12, cr2, [sp], #-176
  4c:	2c2c2f2c 	stccs	15, cr2, [ip], #-176
  50:	2c2e2c2d 	stccs	12, cr2, [lr], #-180
  54:	2c2c2c2d 	stccs	12, cr2, [ip], #-180
  58:	2c2e2c2c 	stccs	12, cr2, [lr], #-176
  5c:	002e022c 	eoreq	r0, lr, ip, lsr #4
  60:	Address 0x60 is out of bounds.

