
synthesis -f "FirstDemo_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jun 26 13:41:14 2019


Command Line:  synthesis -f FirstDemo_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Area
Top-level module name = FirstDemo.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project (searchpath added)
-p C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project/impl1 (searchpath added)
-p C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project (searchpath added)
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Clock_div.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Color_led.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Debounce.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/FirstDemo.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Heart_beat.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Lightness.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Segment_led.v
Verilog design file = C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/source/Water_led.v
NGD file = FirstDemo_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/color_led.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v. VERI-1482
    <postMsg mid="35901875" type="Warning" dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v(32): " arg1="clk_1Hz" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v" arg3="32"  />
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/heart_beat.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/lightness.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v. VERI-1482
Analyzing Verilog file c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/water_led.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): FirstDemo
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v(18): " arg1="FirstDemo" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/firstdemo.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v(18): " arg1="Debounce" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v" arg3="18"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v(33): " arg1="32" arg2="1" arg3="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/debounce.v" arg4="33"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v(9): " arg1="Clock_div" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v" arg3="9"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v(40): " arg1="32" arg2="25" arg3="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/clock_div.v" arg4="40"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/lightness.v(18): " arg1="Lightness" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/lightness.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/heart_beat.v(18): " arg1="Heart_beat" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/heart_beat.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/water_led.v(18): " arg1="Water_led" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/water_led.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/color_led.v(18): " arg1="Color_led" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/color_led.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(18): " arg1="Segment_led" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v" arg3="18"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(25): " arg1="mem" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v" arg3="25"  />
Last elaborated design is FirstDemo()
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = FirstDemo.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[24]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[23]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[22]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[21]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[20]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[19]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[18]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[17]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[16]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[15]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[14]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[13]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[12]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[11]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[10]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[9]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[8]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[7]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[6]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[5]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[4]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PULSE_PERIOD[1]"  />
    <postMsg mid="35931038" type="Warning" dynamic="2" navigation="2" arg0="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v(25): " arg1="mem_original_ramnet" arg2="c:/users/pc/desktop/for step fpga/step fpga user manual/mxo2/firstdemo/source/segment_led.v" arg3="25"  />



Applying 1.000000 MHz constraint to all clocks

Results of NGD DRC are available in FirstDemo_drc.log.
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    332 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FirstDemo_impl1.ngd.

################### Begin Area Report (FirstDemo)######################
Number of register bits => 86 of 4635 (1 % )
CCU2D => 23
FD1P3BX => 3
FD1S3BX => 24
FD1S3DX => 59
GSR => 1
IB => 9
LUT4 => 138
OB => 68
PFUMX => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_in_c, loads : 82
  Net : clk_1Hz_uut/GPIO_c, loads : 41
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : Debounce_uut/clk_in_c_enable_3, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Color_led_uut/rst_n_in_N_86, loads : 85
  Net : Heart_beat_uut/heart_cnt_3, loads : 25
  Net : Heart_beat_uut/heart_cnt_2, loads : 25
  Net : Heart_beat_uut/heart_cnt_0, loads : 25
  Net : cnt1_24__N_112, loads : 24
  Net : Heart_beat_uut/heart_cnt_1, loads : 22
  Net : clk_1Hz_uut/n7, loads : 20
  Net : Debounce_uut/n5, loads : 18
  Net : Lightness_uut/Lightness_out1, loads : 16
  Net : clk_1Hz_uut/PULSE_PERIOD_24__N_58, loads : 14
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets GPIO_c]                  |    1.000 MHz|  135.300 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |    1.000 MHz|   25.772 MHz|    35  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 443.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.094  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "FirstDemo_impl1.ngd" -o "FirstDemo_impl1_map.ncd" -pr "FirstDemo_impl1.prf" -mp "FirstDemo_impl1.mrp" -lpf "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project/impl1/FirstDemo_impl1.lpf" -lpf "C:/Users/PC/Desktop/FOR STEP FPGA/step fpga user manual/MXO2/FirstDemo/project/FirstDemo.lpf" -c 0            
map:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FirstDemo_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="rst_n_in_c"  />



Design Summary:
   Number of registers:     86 out of  4635 (2%)
      PFU registers:           86 out of  4320 (2%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:        94 out of  2160 (4%)
      SLICEs as Logic/ROM:     94 out of  2160 (4%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         23 out of  2160 (1%)
   Number of LUT4s:        184 out of  4320 (4%)
      Number used as logic LUTs:        138
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 77 + 4(JTAG) out of 105 (77%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net clk_in_c: 45 loads, 45 rising, 0 falling (Driver: PIO clk_in )
     Net GPIO_c: 2 loads, 2 rising, 0 falling (Driver: clk_1Hz_uut/clk_div_pulse_out_19 )
   Number of Clock Enables:  1
     Net Debounce_uut/clk_in_c_enable_3: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net rst_n_in_c merged into GSR:  86
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net heart_cnt_0: 26 loads
     Net heart_cnt_2: 26 loads
     Net heart_cnt_3: 26 loads
     Net cnt1_24__N_112: 24 loads
     Net heart_cnt_1: 23 loads
     Net n7: 21 loads
     Net Debounce_uut/n5: 18 loads
     Net Lightness_out1: 17 loads
     Net PULSE_PERIOD_24__N_58: 16 loads
     Net SW_c_3: 11 loads
 

   Number of warnings:  1
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 51 MB

Dumping design to file FirstDemo_impl1_map.ncd.

ncd2vdb "FirstDemo_impl1_map.ncd" ".vdbs/FirstDemo_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.

mpartrce -p "FirstDemo_impl1.p2t" -f "FirstDemo_impl1.p3t" -tf "FirstDemo_impl1.pt" "FirstDemo_impl1_map.ncd" "FirstDemo_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FirstDemo_impl1_map.ncd"
Wed Jun 26 13:41:19 2019

PAR: Place And Route Diamond (64-bit) 3.9.0.99.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF FirstDemo_impl1_map.ncd FirstDemo_impl1.dir/5_1.ncd FirstDemo_impl1.prf
Preference file: FirstDemo_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FirstDemo_impl1_map.ncd.
Design name: FirstDemo
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   77+4(JTAG)/280     29% used
                  77+4(JTAG)/105     77% bonded

   SLICE             94/2160          4% used

   GSR                1/1           100% used


Number of Signals: 294
Number of Connections: 788

Pin Constraint Summary:
   77 out of 77 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk_in_c (driver: clk_in, clk load #: 45)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_in_c" arg1="Primary" arg2="clk_in" arg3="C1" arg4="Primary"  />

No signal is selected as secondary clock.

Signal rst_n_in_c is selected as Global Set/Reset.
Starting Placer Phase 0.
.........
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
....................
Placer score = 49617.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  49541
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk_in_c" from comp "clk_in" on PIO site "C1 (PL4A)", clk load = 45

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   77 + 4(JTAG) out of 280 (28.9%) PIO sites used.
   77 + 4(JTAG) out of 105 (77.1%) bonded PIO sites used.
   Number of PIO comps: 77; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 26 ( 42%) | 3.3V       | -         |
| 1        | 21 / 26 ( 80%) | 3.3V       | -         |
| 2        | 26 / 28 ( 92%) | 3.3V       | -         |
| 3        | 6 / 7 ( 85%)   | 3.3V       | -         |
| 4        | 8 / 8 (100%)   | 3.3V       | -         |
| 5        | 5 / 10 ( 50%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 2 secs 

Dumping design to file FirstDemo_impl1.dir/5_1.ncd.


-----------------------------------------------------------------
INFO - par: ASE feature is off due to non timing-driven settings.  
-----------------------------------------------------------------

0 connections routed; 788 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=GPIO_c loads=39 clock_loads=2"  />

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 13:41:22 06/26/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 13:41:22 06/26/19

Start NBR section for initial routing at 13:41:22 06/26/19
Level 4, iteration 1
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 13:41:23 06/26/19
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for re-routing at 13:41:23 06/26/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; real time: 4 secs 

Start NBR section for post-routing at 13:41:23 06/26/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=GPIO_c loads=39 clock_loads=2"  />

Total CPU time 3 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  788 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file FirstDemo_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 secs 
Total REAL time to completion: 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "FirstDemo_impl1.t2b" -w "FirstDemo_impl1.ncd" -jedec "FirstDemo_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.9.0.99.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FirstDemo_impl1.ncd.
Design name: FirstDemo
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FirstDemo_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "FirstDemo_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
