* Z:\mnt\design.r\spice\examples\1521.asc
XU1 OUT N002 0 MP_01 N001 MP_02 MP_03 IN LT1521
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 1.5µ
R1 OUT N002 10K
Rload OUT 0 500
R2 N002 0 10K
.tran 1
.lib LT1521.lib
.backanno
.end
