# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.processor
# vsim -gui work.processor 
# Start time: 16:45:19 on Dec 27,2022
# Loading sv_std.std
# Loading work.processor
# Loading work.fetch_stage
# Loading work.var_reg
# Loading work.mem_fetch
# Loading work.decode_stage
# Loading work.sm
# Loading work.reg_file
# Loading work.execute_stage
# Loading work.branch_controller
# Loading work.var_reg_with_enable
# Loading work.alu
# Loading work.memory_stage
# Loading work.memory_stage_without_buffers
# Loading work.write_back_stage
add wave -position insertpoint  \
sim:/processor/write_back_sel_to_wb \
sim:/processor/write_back_data \
sim:/processor/write_address_to_mem \
sim:/processor/write_address_from_wb \
sim:/processor/write_address_from_decode \
sim:/processor/wb_sel_mem \
sim:/processor/wb_sel_ex \
sim:/processor/wb_sel_dec \
sim:/processor/shift_reg \
sim:/processor/shamt_ex \
sim:/processor/shamt_dec \
sim:/processor/shamt \
sim:/processor/rst \
sim:/processor/reg_write_mem \
sim:/processor/reg_write_ex \
sim:/processor/reg_write_dec \
sim:/processor/reg_write_address_mem \
sim:/processor/reg_write_address_ex \
sim:/processor/reg_write_address_dec \
sim:/processor/reg_data2_from_mem \
sim:/processor/reg_data2_from_dec \
sim:/processor/reg_data1_from_mem \
sim:/processor/reg_data1_from_dec \
sim:/processor/read_data2_out \
sim:/processor/read_data2_ex \
sim:/processor/read_data1_out \
sim:/processor/read_data1_ex \
sim:/processor/pc_write_dec \
sim:/processor/pc_write_back_value \
sim:/processor/pc_write \
sim:/processor/pc_plus_one_r \
sim:/processor/pc_plus_one_ex \
sim:/processor/pc_plus_one_dec \
sim:/processor/PC_ex \
sim:/processor/PC_dec \
sim:/processor/pc_choose_memory_ex \
sim:/processor/pc_choose_memory_dec \
sim:/processor/outport_enable_mem \
sim:/processor/outport_enable_ex \
sim:/processor/outport_enable_dec \
sim:/processor/out_port \
sim:/processor/new_PC_ex \
sim:/processor/memory_write_src_select_ex \
sim:/processor/memory_write_src_select_dec \
sim:/processor/memory_address_select_ex \
sim:/processor/memory_address_select_dec \
sim:/processor/mem_write_ex \
sim:/processor/mem_write_dec \
sim:/processor/mem_src_select_r \
sim:/processor/mem_read_ex \
sim:/processor/mem_read_dec \
sim:/processor/mem_push_ex \
sim:/processor/mem_push_dec \
sim:/processor/mem_pop_ex \
sim:/processor/mem_pop_dec \
sim:/processor/mem_data \
sim:/processor/ldm_value_mem \
sim:/processor/LDM_value_fet \
sim:/processor/LDM_value_ex \
sim:/processor/LDM_value_dec \
sim:/processor/jump_selector_dec \
sim:/processor/jump_selector \
sim:/processor/interrupt_signal \
sim:/processor/instruction \
sim:/processor/input_port \
sim:/processor/inport_sel_r \
sim:/processor/flagreg_enable \
sim:/processor/flag_register_ex \
sim:/processor/flag_reg_select_dec \
sim:/processor/flag_reg_select \
sim:/processor/flag_reg_enable_dec \
sim:/processor/final_pc \
sim:/processor/conditions_from_memory_pop \
sim:/processor/clk \
sim:/processor/clear_instruction_dec \
sim:/processor/carry_sel_dec \
sim:/processor/alu_value_mem \
sim:/processor/alu_src_dec \
sim:/processor/alu_src2_select \
sim:/processor/alu_src1_select \
sim:/processor/ALU_out_to_wb \
sim:/processor/alu_op_dec \
sim:/processor/ALU_ex
add wave -position insertpoint  \
sim:/processor/rst
add wave -position insertpoint  \
sim:/processor/clk \
sim:/processor/interrupt_signal
add wave -position insertpoint  \
sim:/processor/input_port \
sim:/processor/out_port
add wave -position insertpoint  \
sim:/processor/instruction
force -freeze sim:/processor/rst Hi1 0
force -freeze sim:/processor/rst 1 0
force -freeze sim:/processor/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/processor/instruction 4'h8905 0
run
run
run
run
force -freeze sim:/processor/instruction {4'h0900
} 0
# Invalid hexadecimal digit: 
# .
# ** UI-Msg: (vsim-4011) Invalid force value: {4'h0900
# } 0.
# 
run
force -freeze sim:/processor/instruction 4'h0900 0
run
run
run
force -freeze sim:/processor/rst 0
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h7300

run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/processor/memory_stage_dut/memory_stage_without_buffers_dut/sp
run
run
run
run
force -freeze sim:/processor/instruction 4'h0900 
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h7300
force -freeze sim:/processor/instruction 4'h6900
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/processor/instruction 4'h7300
run
run
run
run
run
run
run
run
run
# Compile of write_back_stage.v was successful.
# Compile of memory_stage.sv was successful.
# Compile of memory_stage_without_buffers.sv was successful.
# Compile of decode_stage.sv was successful.
# Compile of reg_file.v was successful.
# Compile of sign_extend.v was successful.
# Compile of sm.sv was successful.
# Compile of alu.sv was successful.
# Compile of branch_controller.sv was successful.
# Compile of execute_stage.sv was successful.
# Compile of execute_stage_tb.sv was successful.
# Compile of forwarding_unit.sv was successful.
# Compile of fetch_stage.sv was successful.
# Compile of mem_fetch.sv was successful.
# Compile of processor.sv was successful.
# Compile of var_reg.v was successful.
# Compile of var_reg_with_enable.v was successful.
# 17 compiles, 0 failed with no errors.
add wave -position insertpoint  \
sim:/processor/decode_stage_dut/wb_sel
force -freeze sim:/processor/decode_stage_dut/wb_sel 2'b10 0
run
run
run
run
run
# End time: 17:27:19 on Dec 27,2022, Elapsed time: 0:42:00
# Errors: 0, Warnings: 13
